{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769052351695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769052351699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 22:25:51 2026 " "Processing started: Wed Jan 21 22:25:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769052351699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052351699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052351699 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1769052358518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1 " "Found entity 1: DE1_SOC_mm_interconnect_1" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_1_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052365997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052365997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366000 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_1_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_1_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_1_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366063 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366063 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366063 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366063 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366169 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_router_002_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_1_router_002_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366180 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_1_router_002 " "Found entity 2: DE1_SOC_mm_interconnect_1_router_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_1_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366197 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_1_router " "Found entity 2: DE1_SOC_mm_interconnect_1_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0 " "Found entity 1: DE1_SOC_mm_interconnect_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366362 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router_003 " "Found entity 2: DE1_SOC_mm_interconnect_0_router_003" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366368 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router_002 " "Found entity 2: DE1_SOC_mm_interconnect_0_router_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769052366371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366374 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router " "Found entity 2: DE1_SOC_mm_interconnect_0_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_sys_sdram_pll_0 " "Found entity 1: DE1_SOC_sys_sdram_pll_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "DE1_SOC/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_sys_sdram_pll_0_sys_pll " "Found entity 1: DE1_SOC_sys_sdram_pll_0_sys_pll" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc/synthesis/submodules/de1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE1_SOC_jtag_uart_0_sim_scfifo_w" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366428 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_jtag_uart_0_scfifo_w " "Found entity 2: DE1_SOC_jtag_uart_0_scfifo_w" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366428 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SOC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE1_SOC_jtag_uart_0_sim_scfifo_r" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366428 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SOC_jtag_uart_0_scfifo_r " "Found entity 4: DE1_SOC_jtag_uart_0_scfifo_r" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366428 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SOC_jtag_uart_0 " "Found entity 5: DE1_SOC_jtag_uart_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0 " "Found entity 1: DE1_SOC_hps_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_hps_io " "Found entity 1: DE1_SOC_hps_0_hps_io" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_hps_io_border " "Found entity 1: DE1_SOC_hps_0_hps_io_border" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_fpga_interfaces " "Found entity 1: DE1_SOC_hps_0_fpga_interfaces" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_LEDS " "Found entity 1: DE1_SOC_LEDS" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_LEDS.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_KEYS " "Found entity 1: DE1_SOC_KEYS" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_KEYS.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_KEYS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hex5_4.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hex5_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_HEX5_4 " "Found entity 1: DE1_SOC_HEX5_4" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_HEX5_4.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_HEX5_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hex3_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hex3_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_HEX3_0 " "Found entity 1: DE1_SOC_HEX3_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_HEX3_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_HEX3_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soctop.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soctop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOCTop " "Found entity 1: DE1_SOCTop" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052366749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052366749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOCTop " "Elaborating entity \"DE1_SOCTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769052366887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC DE1_SOC:u0 " "Elaborating entity \"DE1_SOC\" for hierarchy \"DE1_SOC:u0\"" {  } { { "DE1_SOCTop.v" "u0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_HEX3_0 DE1_SOC:u0\|DE1_SOC_HEX3_0:hex3_0 " "Elaborating entity \"DE1_SOC_HEX3_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_HEX3_0:hex3_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hex3_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_HEX5_4 DE1_SOC:u0\|DE1_SOC_HEX5_4:hex5_4 " "Elaborating entity \"DE1_SOC_HEX5_4\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_HEX5_4:hex5_4\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hex5_4" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_KEYS DE1_SOC:u0\|DE1_SOC_KEYS:keys " "Elaborating entity \"DE1_SOC_KEYS\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_KEYS:keys\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "keys" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_LEDS DE1_SOC:u0\|DE1_SOC_LEDS:leds " "Elaborating entity \"DE1_SOC_LEDS\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_LEDS:leds\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "leds" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0 " "Elaborating entity \"DE1_SOC_hps_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hps_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052366992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_fpga_interfaces DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SOC_hps_0_fpga_interfaces\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "fpga_interfaces" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_hps_io DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SOC_hps_0_hps_io\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "hps_io" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_hps_io_border DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SOC_hps_0_hps_io_border\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" "border" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769052367120 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052367120 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367132 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052367134 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367167 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1769052367169 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367170 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1769052367174 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052367174 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769052367233 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769052367233 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367245 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052367250 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052367572 ""}  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769052367572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052367627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052367627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367797 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1769052367798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052367809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367838 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367838 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367838 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367838 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367838 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769052367838 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE1_SOC_jtag_uart_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "jtag_uart_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0_scfifo_w DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w " "Elaborating entity \"DE1_SOC_jtag_uart_0_scfifo_w\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "the_DE1_SOC_jtag_uart_0_scfifo_w" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "wfifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368346 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769052368346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052368401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052368401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052368430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052368430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052368462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052368462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052368522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052368522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052368584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052368584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052368645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052368645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0_scfifo_r DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_r:the_DE1_SOC_jtag_uart_0_scfifo_r " "Elaborating entity \"DE1_SOC_jtag_uart_0_scfifo_r\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_r:the_DE1_SOC_jtag_uart_0_scfifo_r\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "the_DE1_SOC_jtag_uart_0_scfifo_r" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "DE1_SOC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052368994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052368994 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769052368994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram DE1_SOC:u0\|single_port_ram:single_port_ram_0 " "Elaborating entity \"single_port_ram\" for hierarchy \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "single_port_ram_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369651 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 single_port_ram.v(23) " "Output port \"hex0\" at single_port_ram.v(23) has no driver" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052369653 "|DE1_SOCTop|DE1_SOC:u0|single_port_ram:single_port_ram_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 single_port_ram.v(25) " "Output port \"hex1\" at single_port_ram.v(25) has no driver" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052369653 "|DE1_SOCTop|DE1_SOC:u0|single_port_ram:single_port_ram_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_sys_sdram_pll_0 DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"DE1_SOC_sys_sdram_pll_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "sys_sdram_pll_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_sys_sdram_pll_0_sys_pll DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"DE1_SOC_sys_sdram_pll_0_sys_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1769052369755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052369764 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769052369764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:single_port_ram_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:single_port_ram_0_avalon_slave_0_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052369986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\|DE1_SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\|DE1_SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_002_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\|DE1_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\|DE1_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_003 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_003\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router_003" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_003_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003\|DE1_SOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003\|DE1_SOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_rsp_width_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769052370695 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769052370697 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769052370697 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_cmd_width_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370739 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769052370751 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769052370751 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter_001 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE1_SOC_mm_interconnect_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hex5_4_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hex5_4_s1_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hex5_4_s1_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052370999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hex5_4_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hex5_4_s1_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hex5_4_s1_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hex5_4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hex5_4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hex5_4_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hex5_4_s1_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hex5_4_s1_agent_rsp_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "router" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\|DE1_SOC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\|DE1_SOC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "router_002" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_002_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\|DE1_SOC_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_002_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\|DE1_SOC_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hex5_4_s1_burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hex5_4_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SOC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "rst_controller" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:u1 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:u1\"" {  } { { "DE1_SOCTop.v" "u1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052371771 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 single_port_ram.v(23) " "Output port \"hex0\" at single_port_ram.v(23) has no driver" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052371772 "|DE1_SOCTop|single_port_ram:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 single_port_ram.v(25) " "Output port \"hex1\" at single_port_ram.v(25) has no driver" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769052371773 "|DE1_SOCTop|single_port_ram:u1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769052373650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.21.22:26:16 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2026.01.21.22:26:16 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052376635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052378284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052378395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052379858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052379920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052379983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052380063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052380079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052380080 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769052380787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052381006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052381075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052381103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052381153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381223 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052381223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052381275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052381275 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DE1_SOC:u0\|single_port_ram:single_port_ram_0\|ram_rtl_0 " "Inferred RAM node \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1769052383176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE1_SOC:u0\|single_port_ram:single_port_ram_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1769052384306 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1769052384306 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1769052384306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|single_port_ram:single_port_ram_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052384515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|single_port_ram:single_port_ram_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769052384516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769052384516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvj1 " "Found entity 1: altsyncram_fvj1" {  } { { "db/altsyncram_fvj1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_fvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769052384589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052384589 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1769052385355 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769052385482 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1769052385482 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052386817 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1769052386817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Pin \"LEDR\[2\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Pin \"LEDR\[6\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769052386818 "|DE1_SOCTop|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769052386818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052387040 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "504 " "504 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769052388334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "DE1_SOC_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"DE1_SOC_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052388579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052388956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC.map.smsg " "Generated suppressed messages file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052389871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 2 0 0 " "Adding 22 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769052567866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769052567866 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1769052568089 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1769052568089 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1769052568099 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1769052568099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769052568344 "|DE1_SOCTop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769052568344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3780 " "Implemented 3780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769052568354 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769052568354 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "41 " "Implemented 41 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1769052568354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3332 " "Implemented 3332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769052568354 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1769052568354 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1769052568354 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1769052568354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769052568354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769052568425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 22:29:28 2026 " "Processing ended: Wed Jan 21 22:29:28 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769052568425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:37 " "Elapsed time: 00:03:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769052568425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:56 " "Total CPU time (on all processors): 00:03:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769052568425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769052568425 ""}
