 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:40:41 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[8]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[8]/QN (DFF_X2)                             0.4924     0.4924 r
  U764/ZN (INV_X8)                                      0.0998     0.5922 f
  U756/ZN (XNOR2_X2)                                    0.2952     0.8874 r
  U766/ZN (XNOR2_X2)                                    0.3054     1.1928 r
  U909/ZN (XNOR2_X1)                                    0.3373     1.5301 r
  U1292/ZN (INV_X1)                                     0.1074     1.6375 f
  U1293/ZN (NAND3_X1)                                   0.2396     1.8771 r
  U1294/ZN (NAND2_X2)                                   0.0913     1.9684 f
  U1299/ZN (NAND2_X2)                                   0.0890     2.0575 r
  U1300/ZN (NAND2_X2)                                   0.0591     2.1166 f
  U1301/ZN (NAND2_X2)                                   0.0805     2.1971 r
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.1971 r
  data arrival time                                                2.1971

  clock clk (rise edge)                                 2.4320     2.4320
  clock network delay (ideal)                           0.0000     2.4320
  clock uncertainty                                    -0.0500     2.3820
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.3820 r
  library setup time                                   -0.1846     2.1974
  data required time                                               2.1974
  --------------------------------------------------------------------------
  data required time                                               2.1974
  data arrival time                                               -2.1971
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0003


1
