

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3'
================================================================
* Date:           Mon Jan 29 11:40:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.279 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_conv1_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_conv1_load"   --->   Operation 8 'read' 'output_conv1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln118_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln118"   --->   Operation 10 'read' 'sext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp17_i_mid116_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_i_mid116"   --->   Operation 11 'read' 'cmp17_i_mid116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound_read = read i126 @_ssdm_op_Read.ap_auto.i126, i126 %bound"   --->   Operation 12 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bound7_read = read i132 @_ssdm_op_Read.ap_auto.i132, i132 %bound7"   --->   Operation 13 'read' 'bound7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln118_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln118_1"   --->   Operation 14 'read' 'sext_ln118_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln118_cast = sext i32 %sext_ln118_read"   --->   Operation 15 'sext' 'sext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bound_cast = zext i126 %bound_read"   --->   Operation 16 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln118_1_cast = sext i32 %sext_ln118_1_read"   --->   Operation 17 'sext' 'sext_ln118_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i132 0, i132 %indvar_flatten20"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i"   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i132 %indvar_flatten20" [./CNN.h:118]   --->   Operation 24 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node cmp17_i)   --->   "%empty_36 = or i64 %i_1, i64 1"   --->   Operation 25 'or' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.06ns) (out node of the LUT)   --->   "%cmp17_i = icmp_slt  i64 %empty_36, i64 %sext_ln118_1_cast"   --->   Operation 26 'icmp' 'cmp17_i' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.25ns)   --->   "%icmp_ln118 = icmp_eq  i132 %indvar_flatten20_load, i132 %bound7_read" [./CNN.h:118]   --->   Operation 28 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.51ns)   --->   "%add_ln118 = add i132 %indvar_flatten20_load, i132 1" [./CNN.h:118]   --->   Operation 29 'add' 'add_ln118' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %._crit_edge13.i.loopexit, void %_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi2EEviiPT_PT0_.exit.exitStub" [./CNN.h:118]   --->   Operation 30 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [./CNN.h:120]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i128 %indvar_flatten" [./CNN.h:119]   --->   Operation 32 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.25ns)   --->   "%icmp_ln119 = icmp_eq  i128 %indvar_flatten_load_1, i128 %bound_cast" [./CNN.h:119]   --->   Operation 34 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln118)> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln118 = select i1 %icmp_ln119, i64 0, i64 %i_1" [./CNN.h:118]   --->   Operation 35 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln119)   --->   "%select_ln118_1 = select i1 %icmp_ln119, i64 0, i64 %j_load" [./CNN.h:118]   --->   Operation 36 'select' 'select_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln126)   --->   "%select_ln118_2 = select i1 %icmp_ln119, i1 %cmp17_i_mid116_read, i1 %cmp17_i" [./CNN.h:118]   --->   Operation 37 'select' 'select_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.06ns)   --->   "%icmp_ln120 = icmp_slt  i64 %j_load, i64 %sext_ln118_cast" [./CNN.h:120]   --->   Operation 39 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln118)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln118_3 = select i1 %icmp_ln119, i1 %tmp, i1 %icmp_ln120" [./CNN.h:118]   --->   Operation 40 'select' 'select_ln118_3' <Predicate = (!icmp_ln118)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln119 = add i64 %select_ln118, i64 2" [./CNN.h:119]   --->   Operation 41 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_2_VITIS_LOOP_120_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln119 = select i1 %select_ln118_3, i64 %select_ln118_1, i64 0" [./CNN.h:119]   --->   Operation 43 'select' 'select_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node cmp17_i_mid1)   --->   "%p_mid1 = or i64 %add_ln119, i64 1" [./CNN.h:119]   --->   Operation 44 'or' 'p_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.06ns) (out node of the LUT)   --->   "%cmp17_i_mid1 = icmp_slt  i64 %p_mid1, i64 %sext_ln118_1_cast" [./CNN.h:119]   --->   Operation 45 'icmp' 'cmp17_i_mid1' <Predicate = (!icmp_ln118)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln126)   --->   "%select_ln119_1 = select i1 %select_ln118_3, i1 %select_ln118_2, i1 %cmp17_i_mid1" [./CNN.h:119]   --->   Operation 46 'select' 'select_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln119_2 = select i1 %select_ln118_3, i64 %select_ln118, i64 %add_ln119" [./CNN.h:119]   --->   Operation 48 'select' 'select_ln119_2' <Predicate = (!icmp_ln118)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./CNN.h:120]   --->   Operation 49 'specloopname' 'specloopname_ln120' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln126)   --->   "%or_ln126 = or i64 %select_ln119, i64 1" [./CNN.h:126]   --->   Operation 50 'or' 'or_ln126' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln126 = icmp_slt  i64 %or_ln126, i64 %sext_ln118_cast" [./CNN.h:126]   --->   Operation 51 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln118)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln126 = and i1 %select_ln119_1, i1 %icmp_ln126" [./CNN.h:126]   --->   Operation 52 'and' 'and_ln126' <Predicate = (!icmp_ln118)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126, void %._crit_edge, void %.split4.0" [./CNN.h:126]   --->   Operation 53 'br' 'br_ln126' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %output_pooling1, i64 %output_conv1_load_read" [./CNN.h:134]   --->   Operation 54 'write' 'write_ln134' <Predicate = (!icmp_ln118 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln135 = br void %._crit_edge" [./CNN.h:135]   --->   Operation 55 'br' 'br_ln135' <Predicate = (!icmp_ln118 & and_ln126)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i128 %indvar_flatten" [./CNN.h:119]   --->   Operation 56 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln120 = add i64 %select_ln119, i64 2" [./CNN.h:120]   --->   Operation 57 'add' 'add_ln120' <Predicate = (!icmp_ln118)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.49ns)   --->   "%add_ln119_1 = add i128 %indvar_flatten_load, i128 1" [./CNN.h:119]   --->   Operation 58 'add' 'add_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.34ns)   --->   "%select_ln119_3 = select i1 %icmp_ln119, i128 1, i128 %add_ln119_1" [./CNN.h:119]   --->   Operation 59 'select' 'select_ln119_3' <Predicate = (!icmp_ln118)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln118 = store i132 %add_ln118, i132 %indvar_flatten20" [./CNN.h:118]   --->   Operation 60 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln119 = store i128 %select_ln119_3, i128 %indvar_flatten" [./CNN.h:119]   --->   Operation 61 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln119 = store i64 %select_ln119_2, i64 %i" [./CNN.h:119]   --->   Operation 62 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln120 = store i64 %add_ln120, i64 %j" [./CNN.h:120]   --->   Operation 63 'store' 'store_ln120' <Predicate = (!icmp_ln118)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten20') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten20' [23]  (0.387 ns)

 <State 2>: 4.28ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', ./CNN.h:119) on local variable 'indvar_flatten' [39]  (0 ns)
	'icmp' operation ('icmp_ln119', ./CNN.h:119) [41]  (1.26 ns)
	'select' operation ('select_ln118', ./CNN.h:118) [42]  (0.411 ns)
	'add' operation ('add_ln119', ./CNN.h:119) [48]  (1.15 ns)
	'or' operation ('p_mid1', ./CNN.h:119) [51]  (0 ns)
	'icmp' operation ('cmp17_i_mid1', ./CNN.h:119) [52]  (1.06 ns)
	'select' operation ('select_ln119_1', ./CNN.h:119) [53]  (0 ns)
	'and' operation ('and_ln126', ./CNN.h:126) [59]  (0.278 ns)
	blocking operation 0.122 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
