# Control-Sequencer-for-SAP-1-Architecture
This project implements a control sequencer for the SAP-1 (Simple As Possible) architecture. The sequencer coordinates the execution of a 6 T-state instruction cycle (fetch and execute phases) for instructions including LDA, LDB, ADD, SUB, OUT, and HLT. 
