Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ran/bin/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFFNRX1
Compiling module xil_defaultlib.blackbox0_W3
Compiling module xil_defaultlib.blackbox0_W13
Compiling module xil_defaultlib.blackbox0_W8
Compiling module xil_defaultlib.blackbox0_W19_1
Compiling module xil_defaultlib.blackbox0_W1
Compiling module xil_defaultlib.blackbox0_W19_0
Compiling module xil_defaultlib.INVX1
Compiling module xil_defaultlib.NOR2
Compiling module xil_defaultlib.NAND2
Compiling module xil_defaultlib.blackbox1_W3_MAX6
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.blackbox2_ST_W3_IN0_W4_IN1_W4_IN...
Compiling module xil_defaultlib.blackbox3_s_IN0_W5_IN1_W8
Compiling module xil_defaultlib.blackbox3_IN_W4
Compiling module xil_defaultlib.blackbox4_ST_W3_IN0_W13_IN1_W19_...
Compiling module xil_defaultlib.blackbox5_IN0_W19_IN1_W13_OUT_W1...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
