<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="C:/Users/costa/Documents/MuzzleFlashDetection/trunk/projects/muzzle_flash_detector/muzzle_flash_detector.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="fb14616425274316a5333a58fe8b5331"/>
    <Option Name="Part" Val="xc7vx690tffg1761-3"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../lib/hw/contrib/cores"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_0_fifo_ram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/fifo/axi_10g_ethernet_0_fifo_ram.v"/>
          <Attr Name="ImportTime" Val="1497470725"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_0_ff_synchronizer_rst2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/support/axi_10g_ethernet_0_ff_synchronizer_rst2.v"/>
          <Attr Name="ImportTime" Val="1497470734"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_fifo_v.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/fifo/axi_fifo_v.v"/>
          <Attr Name="ImportTime" Val="1497470725"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_0_shared_clock_and_reset.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/support/axi_10g_ethernet_0_shared_clock_and_reset.v"/>
          <Attr Name="ImportTime" Val="1497470734"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_0_gt_common.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/support/axi_10g_ethernet_0_gt_common.v"/>
          <Attr Name="ImportTime" Val="1497470736"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_0_xgmac_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/fifo/axi_10g_ethernet_0_xgmac_fifo.v"/>
          <Attr Name="ImportTime" Val="1497470725"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_sync_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_sync_block.v"/>
          <Attr Name="ImportTime" Val="1497470732"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_0_support.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/support/axi_10g_ethernet_0_support.v"/>
          <Attr Name="ImportTime" Val="1497470736"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_reset_sync_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_reset_sync_block.v"/>
          <Attr Name="ImportTime" Val="1497470732"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_axi_pat_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_axi_pat_gen.v"/>
          <Attr Name="ImportTime" Val="1497470731"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_axi_pat_check.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_axi_pat_check.v"/>
          <Attr Name="ImportTime" Val="1497470729"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_axi_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_axi_mux.v"/>
          <Attr Name="ImportTime" Val="1497470726"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_address_swap.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_address_swap.v"/>
          <Attr Name="ImportTime" Val="1497470726"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/spad_emulator.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_gen_check_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_gen_check_wrapper.v"/>
          <Attr Name="ImportTime" Val="1497470732"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_fifo_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_fifo_block.v"/>
          <Attr Name="ImportTime" Val="1497470728"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/spad_control_subsystem.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/frame_dpr.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_0_example_design.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_example_design.v"/>
          <Attr Name="ImportTime" Val="1497470727"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/port_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/symetricWave.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../lib/hw/contrib/cores/spad_manager/matlab_sim/symetricWaveForRomForCoe.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/spad_controller_definitions.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/spad_controller_definitions.vh"/>
          <Attr Name="ImportTime" Val="1503255051"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/read_control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ethernet_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_util_vector2axis.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_util_axis2vector.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_util_aclken_converter.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_mux_enc.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_clock_synchronizer.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/verilog/axis_infrastructure_v1_1_axis_infrastructure.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_axis_infrastructure.vh"/>
          <Attr Name="ImportTime" Val="1506896970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/axi_clocking.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/axi_clocking.v"/>
          <Attr Name="ImportTime" Val="1497152525"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/all_reset.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/all_reset.v"/>
          <Attr Name="ImportTime" Val="1508683332"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/btn_release_count.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="port_wraper"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/nf_sume_general.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../reference_switch/hw/constraints/nf_sume_general.xdc"/>
          <Attr Name="ImportTime" Val="1497152525"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_10g_ethernet_0/bd_1/ip/ip_1/synth/bd_1_ten_gig_eth_pcs_pma_0.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="axi_10g_ethernet_0"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/nf_sume_10g.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../reference_switch/hw/constraints/nf_sume_10g.xdc"/>
          <Attr Name="ImportTime" Val="1497152525"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/axi_10g_ethernet_0_example_design.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/example_design/axi_10g_ethernet_0_example_design.xdc"/>
          <Attr Name="ImportTime" Val="1497470727"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/spad_fmc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constraints/nf_sume_general.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/spad_emulator_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/axi_10g_ethernet_0_demo_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/simulation/axi_10g_ethernet_0_demo_tb.v"/>
          <Attr Name="ImportTime" Val="1497470743"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/new/spad_ss_and_dpr_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sim_1/new/spad_ss_and_dpr_tb.v"/>
          <Attr Name="ImportTime" Val="1505178877"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/frame_buffer_io.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/spad_ss_and_dpr_eth_tb_behav1.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/fifo_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/eth_wrapper.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="spad_ss_and_dpr_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/frame_buffer_io.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/spad_ss_and_dpr_eth_tb_behav1.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/eth_wrapper.wcfg"/>
        <Option Name="NLNetlistMode" Val="funcsim"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_10g_ethernet_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_10g_ethernet_0">
      <File Path="$PSRCDIR/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../muzzle_flash_detector_from_scratch/muzzle_flash_detector.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0.xci"/>
          <Attr Name="ImportTime" Val="1497470687"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_10g_ethernet_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_0">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_1">
      <File Path="W:/projects/muzzle_flash_detector/muzzle_flash_detector.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axis_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axis_data_fifo_0">
      <File Path="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axis_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="my_ila" Type="BlockSrcs" RelSrcDir="$PSRCDIR/my_ila">
      <File Path="$PSRCDIR/sources_1/ip/my_ila/my_ila.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="my_ila"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_ip" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_ip">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_ip"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_1">
      <File Path="$PSRCDIR/sources_1/ip/ila_1/ila_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_1"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_dpr_read" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_dpr_read">
      <File Path="$PSRCDIR/sources_1/ip/ila_dpr_read/ila_dpr_read.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_dpr_read"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_2">
      <File Path="$PSRCDIR/sources_1/ip/ila_2/ila_2.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_2"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_3">
      <File Path="$PSRCDIR/sources_1/ip/ila_3/ila_3.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_3"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="spad_manager_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/spad_manager_0">
      <File Path="$PSRCDIR/sources_1/ip/spad_manager_0/spad_manager_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="spad_manager_0"/>
        <Option Name="VerilogDir" Val="$PSRCDIR/sources_1/ip/axis_data_fifo_0/axis_infrastructure_v1_1/hdl/verilog"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx690tffg1761-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_10g_ethernet_0_synth_1" Type="Ft3:Synth" SrcSet="axi_10g_ethernet_0" Part="xc7vx690tffg1761-3" ConstrsSet="axi_10g_ethernet_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axi_10g_ethernet_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_0_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_0" Part="xc7vx690tffg1761-3" ConstrsSet="blk_mem_gen_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="blk_mem_gen_1_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_1" Part="xc7vx690tffg1761-3" ConstrsSet="blk_mem_gen_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_gen_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axis_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="axis_data_fifo_0" Part="xc7vx690tffg1761-3" ConstrsSet="axis_data_fifo_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axis_data_fifo_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="my_ila_synth_1" Type="Ft3:Synth" SrcSet="my_ila" Part="xc7vx690tffg1761-3" ConstrsSet="my_ila" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/my_ila_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_wiz_ip_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_ip" Part="xc7vx690tffg1761-3" ConstrsSet="clk_wiz_ip" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_ip_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7vx690tffg1761-3" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_1_synth_1" Type="Ft3:Synth" SrcSet="ila_1" Part="xc7vx690tffg1761-3" ConstrsSet="ila_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_dpr_read_synth_1" Type="Ft3:Synth" SrcSet="ila_dpr_read" Part="xc7vx690tffg1761-3" ConstrsSet="ila_dpr_read" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_dpr_read_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_2_synth_1" Type="Ft3:Synth" SrcSet="ila_2" Part="xc7vx690tffg1761-3" ConstrsSet="ila_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_3_synth_1" Type="Ft3:Synth" SrcSet="ila_3" Part="xc7vx690tffg1761-3" ConstrsSet="ila_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="spad_manager_0_synth_1" Type="Ft3:Synth" SrcSet="spad_manager_0" Part="xc7vx690tffg1761-3" ConstrsSet="spad_manager_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/spad_manager_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_10g_ethernet_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="axi_10g_ethernet_0" Description="Vivado Implementation Defaults" SynthRun="axi_10g_ethernet_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="blk_mem_gen_0" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="blk_mem_gen_1_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="blk_mem_gen_1" Description="Vivado Implementation Defaults" SynthRun="blk_mem_gen_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="axis_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="axis_data_fifo_0" Description="Vivado Implementation Defaults" SynthRun="axis_data_fifo_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="my_ila_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="my_ila" Description="Vivado Implementation Defaults" SynthRun="my_ila_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="clk_wiz_ip_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="clk_wiz_ip" Description="Vivado Implementation Defaults" SynthRun="clk_wiz_ip_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="ila_0" Description="Vivado Implementation Defaults" SynthRun="ila_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_1_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="ila_1" Description="Vivado Implementation Defaults" SynthRun="ila_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_dpr_read_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="ila_dpr_read" Description="Vivado Implementation Defaults" SynthRun="ila_dpr_read_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_2_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="ila_2" Description="Vivado Implementation Defaults" SynthRun="ila_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_3_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="ila_3" Description="Vivado Implementation Defaults" SynthRun="ila_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="spad_manager_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-3" ConstrsSet="spad_manager_0" Description="Vivado Implementation Defaults" SynthRun="spad_manager_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
