{"Source Block": ["hdl/library/common/ad_tdd_control.v@222:240@HdlStmProcess", "      tdd_sync_d2 <= tdd_sync_d1;\n    end\n  end\n\n  // edge detection circuit\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      tdd_sync_d3 <= 1'b1;\n      tdd_sync_pulse <= 1'b0;\n    end else begin\n      tdd_sync_d3 <= tdd_sync_d2;\n      tdd_sync_pulse <= (~tdd_sync_d3 & tdd_sync_d2) ? 1'b1 : 1'b0;\n    end\n  end\n\n\n  // ***************************************************************************\n  // tdd counter (state machine)\n  // ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[229, "      tdd_sync_d3 <= 1'b1;\n"]], "Add": [[229, "      tdd_sync_d3 <= 1'b0;\n"]]}}