

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

4 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance             
------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ULPI_CLK                    port                   19         reset_sync_ulpi[2]          
@KP:ckid0_1       u_lpddr3.pll_inst.CLKOP     EHXPLLL                8          u_lpddr3.toggle_counter[7:0]
@KP:ckid0_2       ETH_REFCLK                  port                   3          reset_sync_rgmii[2]         
@KP:ckid0_3       CLK_100MHZ                  port                   3          reset_sync_100mhz[2]        
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

