// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/05/2018 08:59:29"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 10 ns/ 1 ps

module mario_cv_game (
	CLOCK_50,
	KEY,
	SYS_CLK,
	S_D,
	S_X,
	S_Y,
	S_W,
	S_H,
	S_ID,
	S_A,
	S_DO,
	S_AV,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_INT,
	DRAM_ADDR,
	DRAM_DQ,
	DRAM_BA,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_WE_N,
	DRAM_CS_N,
	DRAM_CLK);
input 	logic CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic SYS_CLK ;
input 	logic [7:0] S_D ;
input 	logic [15:0] S_X ;
input 	logic [15:0] S_Y ;
input 	logic [15:0] S_W ;
input 	logic [15:0] S_H ;
input 	logic [15:0] S_ID ;
input 	logic [17:0] S_A ;
input 	logic S_DO ;
input 	logic S_AV ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_CLK ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_VS ;
output 	logic VGA_HS ;
inout 	reg [15:0] OTG_DATA ;
output 	logic [1:0] OTG_ADDR ;
output 	logic OTG_CS_N ;
output 	logic OTG_RD_N ;
output 	logic OTG_WR_N ;
output 	logic OTG_RST_N ;
input 	logic [1:0] OTG_INT ;
output 	logic [12:0] DRAM_ADDR ;
inout 	reg [31:0] DRAM_DQ ;
output 	logic [1:0] DRAM_BA ;
output 	logic [3:0] DRAM_DQM ;
output 	logic DRAM_RAS_N ;
output 	logic DRAM_CAS_N ;
output 	logic DRAM_CKE ;
output 	logic DRAM_WE_N ;
output 	logic DRAM_CS_N ;
output 	logic DRAM_CLK ;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[0]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[2]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[3]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[4]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_D[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[0]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[1]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[2]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[6]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[8]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[9]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[10]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[14]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_X[15]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[5]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[8]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[9]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[10]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[12]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[13]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[14]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_Y[15]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[0]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[3]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[4]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[6]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[7]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[9]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[11]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[12]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[14]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[15]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[16]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[17]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_RD_N	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_WR_N	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_INT[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_INT[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[15]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[14]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[13]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[12]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[11]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[10]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[9]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[8]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[5]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[2]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[1]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_ID[0]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_AV	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DO	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[1]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[2]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[4]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[5]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[7]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[8]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[9]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[10]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[12]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[13]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[14]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_H[15]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[0]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[2]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[5]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[6]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[8]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[9]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[10]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[11]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[13]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[14]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_W[15]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_CLK	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mario_cv_game_v.sdo");
// synopsys translate_on

wire \CLOCK_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \S_D[0]~input_o ;
wire \S_D[1]~input_o ;
wire \S_D[2]~input_o ;
wire \S_D[3]~input_o ;
wire \S_D[4]~input_o ;
wire \S_D[5]~input_o ;
wire \S_D[6]~input_o ;
wire \S_D[7]~input_o ;
wire \S_X[0]~input_o ;
wire \S_X[1]~input_o ;
wire \S_X[2]~input_o ;
wire \S_X[3]~input_o ;
wire \S_X[4]~input_o ;
wire \S_X[5]~input_o ;
wire \S_X[6]~input_o ;
wire \S_X[7]~input_o ;
wire \S_X[8]~input_o ;
wire \S_X[9]~input_o ;
wire \S_X[10]~input_o ;
wire \S_X[11]~input_o ;
wire \S_X[12]~input_o ;
wire \S_X[13]~input_o ;
wire \S_X[14]~input_o ;
wire \S_X[15]~input_o ;
wire \S_Y[0]~input_o ;
wire \S_Y[1]~input_o ;
wire \S_Y[2]~input_o ;
wire \S_Y[3]~input_o ;
wire \S_Y[4]~input_o ;
wire \S_Y[5]~input_o ;
wire \S_Y[6]~input_o ;
wire \S_Y[7]~input_o ;
wire \S_Y[8]~input_o ;
wire \S_Y[9]~input_o ;
wire \S_Y[10]~input_o ;
wire \S_Y[11]~input_o ;
wire \S_Y[12]~input_o ;
wire \S_Y[13]~input_o ;
wire \S_Y[14]~input_o ;
wire \S_Y[15]~input_o ;
wire \S_A[0]~input_o ;
wire \S_A[1]~input_o ;
wire \S_A[2]~input_o ;
wire \S_A[3]~input_o ;
wire \S_A[4]~input_o ;
wire \S_A[5]~input_o ;
wire \S_A[6]~input_o ;
wire \S_A[7]~input_o ;
wire \S_A[8]~input_o ;
wire \S_A[9]~input_o ;
wire \S_A[10]~input_o ;
wire \S_A[11]~input_o ;
wire \S_A[12]~input_o ;
wire \S_A[13]~input_o ;
wire \S_A[14]~input_o ;
wire \S_A[15]~input_o ;
wire \S_A[16]~input_o ;
wire \S_A[17]~input_o ;
wire \OTG_INT[0]~input_o ;
wire \OTG_INT[1]~input_o ;
wire \S_ID[15]~input_o ;
wire \S_ID[14]~input_o ;
wire \S_ID[13]~input_o ;
wire \S_ID[12]~input_o ;
wire \S_ID[11]~input_o ;
wire \S_ID[10]~input_o ;
wire \S_ID[9]~input_o ;
wire \S_ID[8]~input_o ;
wire \S_ID[7]~input_o ;
wire \S_ID[6]~input_o ;
wire \S_ID[5]~input_o ;
wire \S_ID[4]~input_o ;
wire \S_ID[3]~input_o ;
wire \S_ID[2]~input_o ;
wire \S_ID[1]~input_o ;
wire \S_ID[0]~input_o ;
wire \S_AV~input_o ;
wire \S_DO~input_o ;
wire \S_H[0]~input_o ;
wire \S_H[1]~input_o ;
wire \S_H[2]~input_o ;
wire \S_H[3]~input_o ;
wire \S_H[4]~input_o ;
wire \S_H[5]~input_o ;
wire \S_H[6]~input_o ;
wire \S_H[7]~input_o ;
wire \S_H[8]~input_o ;
wire \S_H[9]~input_o ;
wire \S_H[10]~input_o ;
wire \S_H[11]~input_o ;
wire \S_H[12]~input_o ;
wire \S_H[13]~input_o ;
wire \S_H[14]~input_o ;
wire \S_H[15]~input_o ;
wire \S_W[0]~input_o ;
wire \S_W[1]~input_o ;
wire \S_W[2]~input_o ;
wire \S_W[3]~input_o ;
wire \S_W[4]~input_o ;
wire \S_W[5]~input_o ;
wire \S_W[6]~input_o ;
wire \S_W[7]~input_o ;
wire \S_W[8]~input_o ;
wire \S_W[9]~input_o ;
wire \S_W[10]~input_o ;
wire \S_W[11]~input_o ;
wire \S_W[12]~input_o ;
wire \S_W[13]~input_o ;
wire \S_W[14]~input_o ;
wire \S_W[15]~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \OTG_DATA[0]~output_o ;
wire \OTG_DATA[1]~output_o ;
wire \OTG_DATA[2]~output_o ;
wire \OTG_DATA[3]~output_o ;
wire \OTG_DATA[4]~output_o ;
wire \OTG_DATA[5]~output_o ;
wire \OTG_DATA[6]~output_o ;
wire \OTG_DATA[7]~output_o ;
wire \OTG_DATA[8]~output_o ;
wire \OTG_DATA[9]~output_o ;
wire \OTG_DATA[10]~output_o ;
wire \OTG_DATA[11]~output_o ;
wire \OTG_DATA[12]~output_o ;
wire \OTG_DATA[13]~output_o ;
wire \OTG_DATA[14]~output_o ;
wire \OTG_DATA[15]~output_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_DQ[16]~output_o ;
wire \DRAM_DQ[17]~output_o ;
wire \DRAM_DQ[18]~output_o ;
wire \DRAM_DQ[19]~output_o ;
wire \DRAM_DQ[20]~output_o ;
wire \DRAM_DQ[21]~output_o ;
wire \DRAM_DQ[22]~output_o ;
wire \DRAM_DQ[23]~output_o ;
wire \DRAM_DQ[24]~output_o ;
wire \DRAM_DQ[25]~output_o ;
wire \DRAM_DQ[26]~output_o ;
wire \DRAM_DQ[27]~output_o ;
wire \DRAM_DQ[28]~output_o ;
wire \DRAM_DQ[29]~output_o ;
wire \DRAM_DQ[30]~output_o ;
wire \DRAM_DQ[31]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_HS~output_o ;
wire \OTG_ADDR[0]~output_o ;
wire \OTG_ADDR[1]~output_o ;
wire \OTG_CS_N~output_o ;
wire \OTG_RD_N~output_o ;
wire \OTG_WR_N~output_o ;
wire \OTG_RST_N~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_DQM[0]~output_o ;
wire \DRAM_DQM[1]~output_o ;
wire \DRAM_DQM[2]~output_o ;
wire \DRAM_DQM[3]~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_WE_N~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_CLK~output_o ;
wire \SYS_CLK~input_o ;
wire \KEY[0]~input_o ;
wire \vga_controller|VGA_COUNTER~0_combout ;
wire \vga_controller|VGA_COUNTER~q ;
wire \vga_controller|VGA_CLK~0_combout ;
wire \vga_controller|VGA_CLK~q ;
wire \vga_controller|VGA_CLK~clkctrl_outclk ;
wire \vga_controller|Add1~0_combout ;
wire \vga_controller|Add1~1 ;
wire \vga_controller|Add1~2_combout ;
wire \vga_controller|Add1~3 ;
wire \vga_controller|Add1~4_combout ;
wire \vga_controller|Add1~5 ;
wire \vga_controller|Add1~6_combout ;
wire \vga_controller|h_counter_in[5]~0_combout ;
wire \vga_controller|Add1~7 ;
wire \vga_controller|Add1~8_combout ;
wire \vga_controller|Add1~9 ;
wire \vga_controller|Add1~10_combout ;
wire \vga_controller|Add1~11 ;
wire \vga_controller|Add1~12_combout ;
wire \vga_controller|Add1~13 ;
wire \vga_controller|Add1~14_combout ;
wire \vga_controller|Equal0~1_combout ;
wire \vga_controller|Equal0~0_combout ;
wire \vga_controller|h_counter_in[9]~2_combout ;
wire \vga_controller|Add1~15 ;
wire \vga_controller|Add1~17 ;
wire \vga_controller|Add1~18_combout ;
wire \vga_controller|h_counter_in[8]~1_combout ;
wire \vga_controller|Add1~16_combout ;
wire \vga_controller|Equal0~2_combout ;
wire \vga_controller|v_counter_in[7]~2_combout ;
wire \vga_controller|Add2~13 ;
wire \vga_controller|Add2~14_combout ;
wire \vga_controller|v_counter_in[8]~3_combout ;
wire \vga_controller|Add2~15 ;
wire \vga_controller|Add2~16_combout ;
wire \vga_controller|Equal1~0_combout ;
wire \vga_controller|v_counter_in[9]~4_combout ;
wire \vga_controller|Add2~17 ;
wire \vga_controller|Add2~18_combout ;
wire \vga_controller|Equal1~2_combout ;
wire \vga_controller|v_counter[0]~1_combout ;
wire \vga_controller|Add2~0_combout ;
wire \vga_controller|Add2~1 ;
wire \vga_controller|Add2~2_combout ;
wire \vga_controller|v_counter_in[1]~8_combout ;
wire \vga_controller|Add2~3 ;
wire \vga_controller|Add2~4_combout ;
wire \vga_controller|v_counter_in[2]~5_combout ;
wire \vga_controller|Add2~5 ;
wire \vga_controller|Add2~6_combout ;
wire \vga_controller|Equal1~1_combout ;
wire \vga_controller|v_counter[0]~0_combout ;
wire \vga_controller|v_counter_in[3]~7_combout ;
wire \vga_controller|Add2~7 ;
wire \vga_controller|Add2~8_combout ;
wire \vga_controller|v_counter_in[4]~6_combout ;
wire \vga_controller|Add2~9 ;
wire \vga_controller|Add2~10_combout ;
wire \vga_controller|v_counter_in[5]~0_combout ;
wire \vga_controller|Add2~11 ;
wire \vga_controller|Add2~12_combout ;
wire \vga_controller|v_counter_in[6]~1_combout ;
wire \vga_controller|LessThan5~0_combout ;
wire \vga_controller|always2~0_combout ;
wire \vga_controller|always2~1_combout ;
wire \vga_controller|VGA_BLANK_N~q ;
wire \vga_controller|always2~2_combout ;
wire \vga_controller|always2~3_combout ;
wire \vga_controller|VGA_VS~q ;
wire \vga_controller|always2~4_combout ;
wire \vga_controller|always2~5_combout ;
wire \vga_controller|VGA_HS~q ;
wire [9:0] \vga_controller|h_counter ;
wire [9:0] \vga_controller|v_counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\vga_controller|VGA_CLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga_controller|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RD_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \OTG_WR_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_WR_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_WR_N~output .bus_hold = "false";
defparam \OTG_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \SYS_CLK~input (
	.i(SYS_CLK),
	.ibar(gnd),
	.o(\SYS_CLK~input_o ));
// synopsys translate_off
defparam \SYS_CLK~input .bus_hold = "false";
defparam \SYS_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N18
cycloneive_lcell_comb \vga_controller|VGA_COUNTER~0 (
// Equation(s):
// \vga_controller|VGA_COUNTER~0_combout  = (!\vga_controller|VGA_COUNTER~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_controller|VGA_COUNTER~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\vga_controller|VGA_COUNTER~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|VGA_COUNTER~0 .lut_mask = 16'h0F00;
defparam \vga_controller|VGA_COUNTER~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N19
dffeas \vga_controller|VGA_COUNTER (
	.clk(\SYS_CLK~input_o ),
	.d(\vga_controller|VGA_COUNTER~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|VGA_COUNTER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|VGA_COUNTER .is_wysiwyg = "true";
defparam \vga_controller|VGA_COUNTER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N0
cycloneive_lcell_comb \vga_controller|VGA_CLK~0 (
// Equation(s):
// \vga_controller|VGA_CLK~0_combout  = \vga_controller|VGA_CLK~q  $ (\vga_controller|VGA_COUNTER~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_controller|VGA_CLK~q ),
	.datad(\vga_controller|VGA_COUNTER~q ),
	.cin(gnd),
	.combout(\vga_controller|VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|VGA_CLK~0 .lut_mask = 16'h0FF0;
defparam \vga_controller|VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N1
dffeas \vga_controller|VGA_CLK (
	.clk(\SYS_CLK~input_o ),
	.d(\vga_controller|VGA_CLK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|VGA_CLK .is_wysiwyg = "true";
defparam \vga_controller|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \vga_controller|VGA_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_controller|VGA_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_controller|VGA_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_controller|VGA_CLK~clkctrl .clock_type = "global clock";
defparam \vga_controller|VGA_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X58_Y71_N17
dffeas \vga_controller|h_counter[3] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[3] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N10
cycloneive_lcell_comb \vga_controller|Add1~0 (
// Equation(s):
// \vga_controller|Add1~0_combout  = \vga_controller|h_counter [0] $ (VCC)
// \vga_controller|Add1~1  = CARRY(\vga_controller|h_counter [0])

	.dataa(\vga_controller|h_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_controller|Add1~0_combout ),
	.cout(\vga_controller|Add1~1 ));
// synopsys translate_off
defparam \vga_controller|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N11
dffeas \vga_controller|h_counter[0] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[0] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N12
cycloneive_lcell_comb \vga_controller|Add1~2 (
// Equation(s):
// \vga_controller|Add1~2_combout  = (\vga_controller|h_counter [1] & (!\vga_controller|Add1~1 )) # (!\vga_controller|h_counter [1] & ((\vga_controller|Add1~1 ) # (GND)))
// \vga_controller|Add1~3  = CARRY((!\vga_controller|Add1~1 ) # (!\vga_controller|h_counter [1]))

	.dataa(gnd),
	.datab(\vga_controller|h_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~1 ),
	.combout(\vga_controller|Add1~2_combout ),
	.cout(\vga_controller|Add1~3 ));
// synopsys translate_off
defparam \vga_controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y71_N13
dffeas \vga_controller|h_counter[1] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[1] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N14
cycloneive_lcell_comb \vga_controller|Add1~4 (
// Equation(s):
// \vga_controller|Add1~4_combout  = (\vga_controller|h_counter [2] & (\vga_controller|Add1~3  $ (GND))) # (!\vga_controller|h_counter [2] & (!\vga_controller|Add1~3  & VCC))
// \vga_controller|Add1~5  = CARRY((\vga_controller|h_counter [2] & !\vga_controller|Add1~3 ))

	.dataa(\vga_controller|h_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~3 ),
	.combout(\vga_controller|Add1~4_combout ),
	.cout(\vga_controller|Add1~5 ));
// synopsys translate_off
defparam \vga_controller|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y71_N15
dffeas \vga_controller|h_counter[2] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[2] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N16
cycloneive_lcell_comb \vga_controller|Add1~6 (
// Equation(s):
// \vga_controller|Add1~6_combout  = (\vga_controller|h_counter [3] & (!\vga_controller|Add1~5 )) # (!\vga_controller|h_counter [3] & ((\vga_controller|Add1~5 ) # (GND)))
// \vga_controller|Add1~7  = CARRY((!\vga_controller|Add1~5 ) # (!\vga_controller|h_counter [3]))

	.dataa(gnd),
	.datab(\vga_controller|h_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~5 ),
	.combout(\vga_controller|Add1~6_combout ),
	.cout(\vga_controller|Add1~7 ));
// synopsys translate_off
defparam \vga_controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N8
cycloneive_lcell_comb \vga_controller|h_counter_in[5]~0 (
// Equation(s):
// \vga_controller|h_counter_in[5]~0_combout  = (!\vga_controller|Equal0~2_combout  & \vga_controller|Add1~10_combout )

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_controller|h_counter_in[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|h_counter_in[5]~0 .lut_mask = 16'h5500;
defparam \vga_controller|h_counter_in[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N9
dffeas \vga_controller|h_counter[5] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|h_counter_in[5]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[5] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N18
cycloneive_lcell_comb \vga_controller|Add1~8 (
// Equation(s):
// \vga_controller|Add1~8_combout  = (\vga_controller|h_counter [4] & (\vga_controller|Add1~7  $ (GND))) # (!\vga_controller|h_counter [4] & (!\vga_controller|Add1~7  & VCC))
// \vga_controller|Add1~9  = CARRY((\vga_controller|h_counter [4] & !\vga_controller|Add1~7 ))

	.dataa(\vga_controller|h_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~7 ),
	.combout(\vga_controller|Add1~8_combout ),
	.cout(\vga_controller|Add1~9 ));
// synopsys translate_off
defparam \vga_controller|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y71_N19
dffeas \vga_controller|h_counter[4] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[4] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N20
cycloneive_lcell_comb \vga_controller|Add1~10 (
// Equation(s):
// \vga_controller|Add1~10_combout  = (\vga_controller|h_counter [5] & (!\vga_controller|Add1~9 )) # (!\vga_controller|h_counter [5] & ((\vga_controller|Add1~9 ) # (GND)))
// \vga_controller|Add1~11  = CARRY((!\vga_controller|Add1~9 ) # (!\vga_controller|h_counter [5]))

	.dataa(gnd),
	.datab(\vga_controller|h_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~9 ),
	.combout(\vga_controller|Add1~10_combout ),
	.cout(\vga_controller|Add1~11 ));
// synopsys translate_off
defparam \vga_controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y71_N25
dffeas \vga_controller|h_counter[7] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[7] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N22
cycloneive_lcell_comb \vga_controller|Add1~12 (
// Equation(s):
// \vga_controller|Add1~12_combout  = (\vga_controller|h_counter [6] & (\vga_controller|Add1~11  $ (GND))) # (!\vga_controller|h_counter [6] & (!\vga_controller|Add1~11  & VCC))
// \vga_controller|Add1~13  = CARRY((\vga_controller|h_counter [6] & !\vga_controller|Add1~11 ))

	.dataa(\vga_controller|h_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~11 ),
	.combout(\vga_controller|Add1~12_combout ),
	.cout(\vga_controller|Add1~13 ));
// synopsys translate_off
defparam \vga_controller|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y71_N23
dffeas \vga_controller|h_counter[6] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[6] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N24
cycloneive_lcell_comb \vga_controller|Add1~14 (
// Equation(s):
// \vga_controller|Add1~14_combout  = (\vga_controller|h_counter [7] & (!\vga_controller|Add1~13 )) # (!\vga_controller|h_counter [7] & ((\vga_controller|Add1~13 ) # (GND)))
// \vga_controller|Add1~15  = CARRY((!\vga_controller|Add1~13 ) # (!\vga_controller|h_counter [7]))

	.dataa(\vga_controller|h_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~13 ),
	.combout(\vga_controller|Add1~14_combout ),
	.cout(\vga_controller|Add1~15 ));
// synopsys translate_off
defparam \vga_controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N4
cycloneive_lcell_comb \vga_controller|Equal0~1 (
// Equation(s):
// \vga_controller|Equal0~1_combout  = (!\vga_controller|Add1~6_combout  & (\vga_controller|Add1~10_combout  & (!\vga_controller|Add1~4_combout  & !\vga_controller|Add1~14_combout )))

	.dataa(\vga_controller|Add1~6_combout ),
	.datab(\vga_controller|Add1~10_combout ),
	.datac(\vga_controller|Add1~4_combout ),
	.datad(\vga_controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Equal0~1 .lut_mask = 16'h0004;
defparam \vga_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N2
cycloneive_lcell_comb \vga_controller|Equal0~0 (
// Equation(s):
// \vga_controller|Equal0~0_combout  = (!\vga_controller|Add1~2_combout  & (!\vga_controller|Add1~0_combout  & (!\vga_controller|Add1~12_combout  & !\vga_controller|Add1~8_combout )))

	.dataa(\vga_controller|Add1~2_combout ),
	.datab(\vga_controller|Add1~0_combout ),
	.datac(\vga_controller|Add1~12_combout ),
	.datad(\vga_controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\vga_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N0
cycloneive_lcell_comb \vga_controller|h_counter_in[9]~2 (
// Equation(s):
// \vga_controller|h_counter_in[9]~2_combout  = (\vga_controller|Add1~18_combout  & (((!\vga_controller|Add1~16_combout ) # (!\vga_controller|Equal0~0_combout )) # (!\vga_controller|Equal0~1_combout )))

	.dataa(\vga_controller|Equal0~1_combout ),
	.datab(\vga_controller|Equal0~0_combout ),
	.datac(\vga_controller|Add1~16_combout ),
	.datad(\vga_controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|h_counter_in[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|h_counter_in[9]~2 .lut_mask = 16'h7F00;
defparam \vga_controller|h_counter_in[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N1
dffeas \vga_controller|h_counter[9] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|h_counter_in[9]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[9] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N26
cycloneive_lcell_comb \vga_controller|Add1~16 (
// Equation(s):
// \vga_controller|Add1~16_combout  = (\vga_controller|h_counter [8] & (\vga_controller|Add1~15  $ (GND))) # (!\vga_controller|h_counter [8] & (!\vga_controller|Add1~15  & VCC))
// \vga_controller|Add1~17  = CARRY((\vga_controller|h_counter [8] & !\vga_controller|Add1~15 ))

	.dataa(\vga_controller|h_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add1~15 ),
	.combout(\vga_controller|Add1~16_combout ),
	.cout(\vga_controller|Add1~17 ));
// synopsys translate_off
defparam \vga_controller|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N28
cycloneive_lcell_comb \vga_controller|Add1~18 (
// Equation(s):
// \vga_controller|Add1~18_combout  = \vga_controller|Add1~17  $ (\vga_controller|h_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_controller|h_counter [9]),
	.cin(\vga_controller|Add1~17 ),
	.combout(\vga_controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N30
cycloneive_lcell_comb \vga_controller|h_counter_in[8]~1 (
// Equation(s):
// \vga_controller|h_counter_in[8]~1_combout  = (\vga_controller|Add1~16_combout  & (((!\vga_controller|Add1~18_combout ) # (!\vga_controller|Equal0~0_combout )) # (!\vga_controller|Equal0~1_combout )))

	.dataa(\vga_controller|Equal0~1_combout ),
	.datab(\vga_controller|Equal0~0_combout ),
	.datac(\vga_controller|Add1~16_combout ),
	.datad(\vga_controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|h_counter_in[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|h_counter_in[8]~1 .lut_mask = 16'h70F0;
defparam \vga_controller|h_counter_in[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y71_N31
dffeas \vga_controller|h_counter[8] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|h_counter_in[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_counter[8] .is_wysiwyg = "true";
defparam \vga_controller|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y71_N6
cycloneive_lcell_comb \vga_controller|Equal0~2 (
// Equation(s):
// \vga_controller|Equal0~2_combout  = (\vga_controller|Equal0~1_combout  & (\vga_controller|Equal0~0_combout  & (\vga_controller|Add1~16_combout  & \vga_controller|Add1~18_combout )))

	.dataa(\vga_controller|Equal0~1_combout ),
	.datab(\vga_controller|Equal0~0_combout ),
	.datac(\vga_controller|Add1~16_combout ),
	.datad(\vga_controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Equal0~2 .lut_mask = 16'h8000;
defparam \vga_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N11
dffeas \vga_controller|v_counter[6] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[6]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[6] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N28
cycloneive_lcell_comb \vga_controller|v_counter_in[7]~2 (
// Equation(s):
// \vga_controller|v_counter_in[7]~2_combout  = (\vga_controller|Equal0~2_combout  & (\vga_controller|Add2~14_combout )) # (!\vga_controller|Equal0~2_combout  & ((\vga_controller|v_counter [7])))

	.dataa(\vga_controller|Add2~14_combout ),
	.datab(gnd),
	.datac(\vga_controller|v_counter [7]),
	.datad(\vga_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[7]~2 .lut_mask = 16'hAAF0;
defparam \vga_controller|v_counter_in[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N29
dffeas \vga_controller|v_counter[7] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[7] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N18
cycloneive_lcell_comb \vga_controller|Add2~12 (
// Equation(s):
// \vga_controller|Add2~12_combout  = (\vga_controller|v_counter [6] & (\vga_controller|Add2~11  $ (GND))) # (!\vga_controller|v_counter [6] & (!\vga_controller|Add2~11  & VCC))
// \vga_controller|Add2~13  = CARRY((\vga_controller|v_counter [6] & !\vga_controller|Add2~11 ))

	.dataa(\vga_controller|v_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~11 ),
	.combout(\vga_controller|Add2~12_combout ),
	.cout(\vga_controller|Add2~13 ));
// synopsys translate_off
defparam \vga_controller|Add2~12 .lut_mask = 16'hA50A;
defparam \vga_controller|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N20
cycloneive_lcell_comb \vga_controller|Add2~14 (
// Equation(s):
// \vga_controller|Add2~14_combout  = (\vga_controller|v_counter [7] & (!\vga_controller|Add2~13 )) # (!\vga_controller|v_counter [7] & ((\vga_controller|Add2~13 ) # (GND)))
// \vga_controller|Add2~15  = CARRY((!\vga_controller|Add2~13 ) # (!\vga_controller|v_counter [7]))

	.dataa(gnd),
	.datab(\vga_controller|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~13 ),
	.combout(\vga_controller|Add2~14_combout ),
	.cout(\vga_controller|Add2~15 ));
// synopsys translate_off
defparam \vga_controller|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N14
cycloneive_lcell_comb \vga_controller|v_counter_in[8]~3 (
// Equation(s):
// \vga_controller|v_counter_in[8]~3_combout  = (\vga_controller|Equal0~2_combout  & ((\vga_controller|Add2~16_combout ))) # (!\vga_controller|Equal0~2_combout  & (\vga_controller|v_counter [8]))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_controller|v_counter [8]),
	.datad(\vga_controller|Add2~16_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[8]~3 .lut_mask = 16'hFA50;
defparam \vga_controller|v_counter_in[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N15
dffeas \vga_controller|v_counter[8] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[8]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[8] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N22
cycloneive_lcell_comb \vga_controller|Add2~16 (
// Equation(s):
// \vga_controller|Add2~16_combout  = (\vga_controller|v_counter [8] & (\vga_controller|Add2~15  $ (GND))) # (!\vga_controller|v_counter [8] & (!\vga_controller|Add2~15  & VCC))
// \vga_controller|Add2~17  = CARRY((\vga_controller|v_counter [8] & !\vga_controller|Add2~15 ))

	.dataa(\vga_controller|v_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~15 ),
	.combout(\vga_controller|Add2~16_combout ),
	.cout(\vga_controller|Add2~17 ));
// synopsys translate_off
defparam \vga_controller|Add2~16 .lut_mask = 16'hA50A;
defparam \vga_controller|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N20
cycloneive_lcell_comb \vga_controller|Equal1~0 (
// Equation(s):
// \vga_controller|Equal1~0_combout  = (!\vga_controller|Add2~10_combout  & (!\vga_controller|Add2~12_combout  & (!\vga_controller|Add2~14_combout  & !\vga_controller|Add2~16_combout )))

	.dataa(\vga_controller|Add2~10_combout ),
	.datab(\vga_controller|Add2~12_combout ),
	.datac(\vga_controller|Add2~14_combout ),
	.datad(\vga_controller|Add2~16_combout ),
	.cin(gnd),
	.combout(\vga_controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Equal1~0 .lut_mask = 16'h0001;
defparam \vga_controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N2
cycloneive_lcell_comb \vga_controller|v_counter_in[9]~4 (
// Equation(s):
// \vga_controller|v_counter_in[9]~4_combout  = (\vga_controller|Equal0~2_combout  & (\vga_controller|v_counter[0]~0_combout  & ((\vga_controller|Add2~18_combout )))) # (!\vga_controller|Equal0~2_combout  & ((\vga_controller|v_counter [9]) # 
// ((\vga_controller|v_counter[0]~0_combout  & \vga_controller|Add2~18_combout ))))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(\vga_controller|v_counter[0]~0_combout ),
	.datac(\vga_controller|v_counter [9]),
	.datad(\vga_controller|Add2~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[9]~4 .lut_mask = 16'hDC50;
defparam \vga_controller|v_counter_in[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N3
dffeas \vga_controller|v_counter[9] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[9]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[9] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N24
cycloneive_lcell_comb \vga_controller|Add2~18 (
// Equation(s):
// \vga_controller|Add2~18_combout  = \vga_controller|Add2~17  $ (\vga_controller|v_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_controller|v_counter [9]),
	.cin(\vga_controller|Add2~17 ),
	.combout(\vga_controller|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Add2~18 .lut_mask = 16'h0FF0;
defparam \vga_controller|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N22
cycloneive_lcell_comb \vga_controller|Equal1~2 (
// Equation(s):
// \vga_controller|Equal1~2_combout  = (!\vga_controller|Add2~8_combout  & \vga_controller|Add2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_controller|Add2~8_combout ),
	.datad(\vga_controller|Add2~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Equal1~2 .lut_mask = 16'h0F00;
defparam \vga_controller|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N4
cycloneive_lcell_comb \vga_controller|v_counter[0]~1 (
// Equation(s):
// \vga_controller|v_counter[0]~1_combout  = (\vga_controller|v_counter[0]~0_combout  & ((\vga_controller|Add2~0_combout ) # ((!\vga_controller|Equal0~2_combout  & \vga_controller|v_counter [0])))) # (!\vga_controller|v_counter[0]~0_combout  & 
// (!\vga_controller|Equal0~2_combout  & (\vga_controller|v_counter [0])))

	.dataa(\vga_controller|v_counter[0]~0_combout ),
	.datab(\vga_controller|Equal0~2_combout ),
	.datac(\vga_controller|v_counter [0]),
	.datad(\vga_controller|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter[0]~1 .lut_mask = 16'hBA30;
defparam \vga_controller|v_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N5
dffeas \vga_controller|v_counter[0] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[0] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N6
cycloneive_lcell_comb \vga_controller|Add2~0 (
// Equation(s):
// \vga_controller|Add2~0_combout  = \vga_controller|v_counter [0] $ (VCC)
// \vga_controller|Add2~1  = CARRY(\vga_controller|v_counter [0])

	.dataa(gnd),
	.datab(\vga_controller|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_controller|Add2~0_combout ),
	.cout(\vga_controller|Add2~1 ));
// synopsys translate_off
defparam \vga_controller|Add2~0 .lut_mask = 16'h33CC;
defparam \vga_controller|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N8
cycloneive_lcell_comb \vga_controller|Add2~2 (
// Equation(s):
// \vga_controller|Add2~2_combout  = (\vga_controller|v_counter [1] & (!\vga_controller|Add2~1 )) # (!\vga_controller|v_counter [1] & ((\vga_controller|Add2~1 ) # (GND)))
// \vga_controller|Add2~3  = CARRY((!\vga_controller|Add2~1 ) # (!\vga_controller|v_counter [1]))

	.dataa(gnd),
	.datab(\vga_controller|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~1 ),
	.combout(\vga_controller|Add2~2_combout ),
	.cout(\vga_controller|Add2~3 ));
// synopsys translate_off
defparam \vga_controller|Add2~2 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N26
cycloneive_lcell_comb \vga_controller|v_counter_in[1]~8 (
// Equation(s):
// \vga_controller|v_counter_in[1]~8_combout  = (\vga_controller|Equal0~2_combout  & (\vga_controller|Add2~2_combout )) # (!\vga_controller|Equal0~2_combout  & ((\vga_controller|v_counter [1])))

	.dataa(gnd),
	.datab(\vga_controller|Add2~2_combout ),
	.datac(\vga_controller|v_counter [1]),
	.datad(\vga_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[1]~8 .lut_mask = 16'hCCF0;
defparam \vga_controller|v_counter_in[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N27
dffeas \vga_controller|v_counter[1] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[1]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[1] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N10
cycloneive_lcell_comb \vga_controller|Add2~4 (
// Equation(s):
// \vga_controller|Add2~4_combout  = (\vga_controller|v_counter [2] & (\vga_controller|Add2~3  $ (GND))) # (!\vga_controller|v_counter [2] & (!\vga_controller|Add2~3  & VCC))
// \vga_controller|Add2~5  = CARRY((\vga_controller|v_counter [2] & !\vga_controller|Add2~3 ))

	.dataa(\vga_controller|v_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~3 ),
	.combout(\vga_controller|Add2~4_combout ),
	.cout(\vga_controller|Add2~5 ));
// synopsys translate_off
defparam \vga_controller|Add2~4 .lut_mask = 16'hA50A;
defparam \vga_controller|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N0
cycloneive_lcell_comb \vga_controller|v_counter_in[2]~5 (
// Equation(s):
// \vga_controller|v_counter_in[2]~5_combout  = (\vga_controller|Equal0~2_combout  & (\vga_controller|Add2~4_combout  & ((\vga_controller|v_counter[0]~0_combout )))) # (!\vga_controller|Equal0~2_combout  & ((\vga_controller|v_counter [2]) # 
// ((\vga_controller|Add2~4_combout  & \vga_controller|v_counter[0]~0_combout ))))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(\vga_controller|Add2~4_combout ),
	.datac(\vga_controller|v_counter [2]),
	.datad(\vga_controller|v_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[2]~5 .lut_mask = 16'hDC50;
defparam \vga_controller|v_counter_in[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N1
dffeas \vga_controller|v_counter[2] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[2]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[2] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N12
cycloneive_lcell_comb \vga_controller|Add2~6 (
// Equation(s):
// \vga_controller|Add2~6_combout  = (\vga_controller|v_counter [3] & (!\vga_controller|Add2~5 )) # (!\vga_controller|v_counter [3] & ((\vga_controller|Add2~5 ) # (GND)))
// \vga_controller|Add2~7  = CARRY((!\vga_controller|Add2~5 ) # (!\vga_controller|v_counter [3]))

	.dataa(gnd),
	.datab(\vga_controller|v_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~5 ),
	.combout(\vga_controller|Add2~6_combout ),
	.cout(\vga_controller|Add2~7 ));
// synopsys translate_off
defparam \vga_controller|Add2~6 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N30
cycloneive_lcell_comb \vga_controller|Equal1~1 (
// Equation(s):
// \vga_controller|Equal1~1_combout  = (\vga_controller|Add2~0_combout  & (\vga_controller|Add2~6_combout  & (!\vga_controller|Add2~2_combout  & \vga_controller|Add2~4_combout )))

	.dataa(\vga_controller|Add2~0_combout ),
	.datab(\vga_controller|Add2~6_combout ),
	.datac(\vga_controller|Add2~2_combout ),
	.datad(\vga_controller|Add2~4_combout ),
	.cin(gnd),
	.combout(\vga_controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|Equal1~1 .lut_mask = 16'h0800;
defparam \vga_controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N8
cycloneive_lcell_comb \vga_controller|v_counter[0]~0 (
// Equation(s):
// \vga_controller|v_counter[0]~0_combout  = (\vga_controller|Equal0~2_combout  & (((!\vga_controller|Equal1~1_combout ) # (!\vga_controller|Equal1~2_combout )) # (!\vga_controller|Equal1~0_combout )))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(\vga_controller|Equal1~0_combout ),
	.datac(\vga_controller|Equal1~2_combout ),
	.datad(\vga_controller|Equal1~1_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter[0]~0 .lut_mask = 16'h2AAA;
defparam \vga_controller|v_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N28
cycloneive_lcell_comb \vga_controller|v_counter_in[3]~7 (
// Equation(s):
// \vga_controller|v_counter_in[3]~7_combout  = (\vga_controller|v_counter[0]~0_combout  & ((\vga_controller|Add2~6_combout ) # ((\vga_controller|v_counter [3] & !\vga_controller|Equal0~2_combout )))) # (!\vga_controller|v_counter[0]~0_combout  & 
// (((\vga_controller|v_counter [3] & !\vga_controller|Equal0~2_combout ))))

	.dataa(\vga_controller|v_counter[0]~0_combout ),
	.datab(\vga_controller|Add2~6_combout ),
	.datac(\vga_controller|v_counter [3]),
	.datad(\vga_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[3]~7 .lut_mask = 16'h88F8;
defparam \vga_controller|v_counter_in[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N29
dffeas \vga_controller|v_counter[3] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[3]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[3] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N14
cycloneive_lcell_comb \vga_controller|Add2~8 (
// Equation(s):
// \vga_controller|Add2~8_combout  = (\vga_controller|v_counter [4] & (\vga_controller|Add2~7  $ (GND))) # (!\vga_controller|v_counter [4] & (!\vga_controller|Add2~7  & VCC))
// \vga_controller|Add2~9  = CARRY((\vga_controller|v_counter [4] & !\vga_controller|Add2~7 ))

	.dataa(gnd),
	.datab(\vga_controller|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~7 ),
	.combout(\vga_controller|Add2~8_combout ),
	.cout(\vga_controller|Add2~9 ));
// synopsys translate_off
defparam \vga_controller|Add2~8 .lut_mask = 16'hC30C;
defparam \vga_controller|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N2
cycloneive_lcell_comb \vga_controller|v_counter_in[4]~6 (
// Equation(s):
// \vga_controller|v_counter_in[4]~6_combout  = (\vga_controller|Equal0~2_combout  & ((\vga_controller|Add2~8_combout ))) # (!\vga_controller|Equal0~2_combout  & (\vga_controller|v_counter [4]))

	.dataa(gnd),
	.datab(\vga_controller|Equal0~2_combout ),
	.datac(\vga_controller|v_counter [4]),
	.datad(\vga_controller|Add2~8_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[4]~6 .lut_mask = 16'hFC30;
defparam \vga_controller|v_counter_in[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N3
dffeas \vga_controller|v_counter[4] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[4]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[4] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N16
cycloneive_lcell_comb \vga_controller|Add2~10 (
// Equation(s):
// \vga_controller|Add2~10_combout  = (\vga_controller|v_counter [5] & (!\vga_controller|Add2~9 )) # (!\vga_controller|v_counter [5] & ((\vga_controller|Add2~9 ) # (GND)))
// \vga_controller|Add2~11  = CARRY((!\vga_controller|Add2~9 ) # (!\vga_controller|v_counter [5]))

	.dataa(gnd),
	.datab(\vga_controller|v_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller|Add2~9 ),
	.combout(\vga_controller|Add2~10_combout ),
	.cout(\vga_controller|Add2~11 ));
// synopsys translate_off
defparam \vga_controller|Add2~10 .lut_mask = 16'h3C3F;
defparam \vga_controller|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N30
cycloneive_lcell_comb \vga_controller|v_counter_in[5]~0 (
// Equation(s):
// \vga_controller|v_counter_in[5]~0_combout  = (\vga_controller|Equal0~2_combout  & ((\vga_controller|Add2~10_combout ))) # (!\vga_controller|Equal0~2_combout  & (\vga_controller|v_counter [5]))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_controller|v_counter [5]),
	.datad(\vga_controller|Add2~10_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[5]~0 .lut_mask = 16'hFA50;
defparam \vga_controller|v_counter_in[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N31
dffeas \vga_controller|v_counter[5] (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|v_counter_in[5]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_counter[5] .is_wysiwyg = "true";
defparam \vga_controller|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N10
cycloneive_lcell_comb \vga_controller|v_counter_in[6]~1 (
// Equation(s):
// \vga_controller|v_counter_in[6]~1_combout  = (\vga_controller|Equal0~2_combout  & ((\vga_controller|Add2~12_combout ))) # (!\vga_controller|Equal0~2_combout  & (\vga_controller|v_counter [6]))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_controller|v_counter [6]),
	.datad(\vga_controller|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_controller|v_counter_in[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|v_counter_in[6]~1 .lut_mask = 16'hFA50;
defparam \vga_controller|v_counter_in[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N16
cycloneive_lcell_comb \vga_controller|LessThan5~0 (
// Equation(s):
// \vga_controller|LessThan5~0_combout  = (\vga_controller|v_counter_in[6]~1_combout  & (\vga_controller|v_counter_in[7]~2_combout  & (\vga_controller|v_counter_in[5]~0_combout  & \vga_controller|v_counter_in[8]~3_combout )))

	.dataa(\vga_controller|v_counter_in[6]~1_combout ),
	.datab(\vga_controller|v_counter_in[7]~2_combout ),
	.datac(\vga_controller|v_counter_in[5]~0_combout ),
	.datad(\vga_controller|v_counter_in[8]~3_combout ),
	.cin(gnd),
	.combout(\vga_controller|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|LessThan5~0 .lut_mask = 16'h8000;
defparam \vga_controller|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N4
cycloneive_lcell_comb \vga_controller|always2~0 (
// Equation(s):
// \vga_controller|always2~0_combout  = (\vga_controller|Equal0~2_combout ) # (((!\vga_controller|Add1~14_combout  & !\vga_controller|Add1~16_combout )) # (!\vga_controller|Add1~18_combout ))

	.dataa(\vga_controller|Equal0~2_combout ),
	.datab(\vga_controller|Add1~14_combout ),
	.datac(\vga_controller|Add1~16_combout ),
	.datad(\vga_controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|always2~0 .lut_mask = 16'hABFF;
defparam \vga_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N24
cycloneive_lcell_comb \vga_controller|always2~1 (
// Equation(s):
// \vga_controller|always2~1_combout  = (!\vga_controller|LessThan5~0_combout  & (!\vga_controller|v_counter_in[9]~4_combout  & \vga_controller|always2~0_combout ))

	.dataa(gnd),
	.datab(\vga_controller|LessThan5~0_combout ),
	.datac(\vga_controller|v_counter_in[9]~4_combout ),
	.datad(\vga_controller|always2~0_combout ),
	.cin(gnd),
	.combout(\vga_controller|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|always2~1 .lut_mask = 16'h0300;
defparam \vga_controller|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N25
dffeas \vga_controller|VGA_BLANK_N (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|always2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|VGA_BLANK_N .is_wysiwyg = "true";
defparam \vga_controller|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N18
cycloneive_lcell_comb \vga_controller|always2~2 (
// Equation(s):
// \vga_controller|always2~2_combout  = ((\vga_controller|v_counter_in[9]~4_combout ) # (\vga_controller|v_counter_in[2]~5_combout )) # (!\vga_controller|LessThan5~0_combout )

	.dataa(gnd),
	.datab(\vga_controller|LessThan5~0_combout ),
	.datac(\vga_controller|v_counter_in[9]~4_combout ),
	.datad(\vga_controller|v_counter_in[2]~5_combout ),
	.cin(gnd),
	.combout(\vga_controller|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|always2~2 .lut_mask = 16'hFFF3;
defparam \vga_controller|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N0
cycloneive_lcell_comb \vga_controller|always2~3 (
// Equation(s):
// \vga_controller|always2~3_combout  = ((\vga_controller|always2~2_combout ) # ((\vga_controller|v_counter_in[4]~6_combout ) # (!\vga_controller|v_counter_in[3]~7_combout ))) # (!\vga_controller|v_counter_in[1]~8_combout )

	.dataa(\vga_controller|v_counter_in[1]~8_combout ),
	.datab(\vga_controller|always2~2_combout ),
	.datac(\vga_controller|v_counter_in[4]~6_combout ),
	.datad(\vga_controller|v_counter_in[3]~7_combout ),
	.cin(gnd),
	.combout(\vga_controller|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|always2~3 .lut_mask = 16'hFDFF;
defparam \vga_controller|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N1
dffeas \vga_controller|VGA_VS (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|always2~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|VGA_VS .is_wysiwyg = "true";
defparam \vga_controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N12
cycloneive_lcell_comb \vga_controller|always2~4 (
// Equation(s):
// \vga_controller|always2~4_combout  = (\vga_controller|Add1~14_combout  & (!\vga_controller|Add1~16_combout  & \vga_controller|Add1~18_combout ))

	.dataa(gnd),
	.datab(\vga_controller|Add1~14_combout ),
	.datac(\vga_controller|Add1~16_combout ),
	.datad(\vga_controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_controller|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|always2~4 .lut_mask = 16'h0C00;
defparam \vga_controller|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N26
cycloneive_lcell_comb \vga_controller|always2~5 (
// Equation(s):
// \vga_controller|always2~5_combout  = ((\vga_controller|Add1~8_combout  & (\vga_controller|Add1~12_combout  & \vga_controller|Add1~10_combout )) # (!\vga_controller|Add1~8_combout  & (!\vga_controller|Add1~12_combout  & !\vga_controller|Add1~10_combout ))) 
// # (!\vga_controller|always2~4_combout )

	.dataa(\vga_controller|Add1~8_combout ),
	.datab(\vga_controller|Add1~12_combout ),
	.datac(\vga_controller|Add1~10_combout ),
	.datad(\vga_controller|always2~4_combout ),
	.cin(gnd),
	.combout(\vga_controller|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller|always2~5 .lut_mask = 16'h81FF;
defparam \vga_controller|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N27
dffeas \vga_controller|VGA_HS (
	.clk(\vga_controller|VGA_CLK~clkctrl_outclk ),
	.d(\vga_controller|always2~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|VGA_HS .is_wysiwyg = "true";
defparam \vga_controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \S_D[0]~input (
	.i(S_D[0]),
	.ibar(gnd),
	.o(\S_D[0]~input_o ));
// synopsys translate_off
defparam \S_D[0]~input .bus_hold = "false";
defparam \S_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \S_D[1]~input (
	.i(S_D[1]),
	.ibar(gnd),
	.o(\S_D[1]~input_o ));
// synopsys translate_off
defparam \S_D[1]~input .bus_hold = "false";
defparam \S_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \S_D[2]~input (
	.i(S_D[2]),
	.ibar(gnd),
	.o(\S_D[2]~input_o ));
// synopsys translate_off
defparam \S_D[2]~input .bus_hold = "false";
defparam \S_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \S_D[3]~input (
	.i(S_D[3]),
	.ibar(gnd),
	.o(\S_D[3]~input_o ));
// synopsys translate_off
defparam \S_D[3]~input .bus_hold = "false";
defparam \S_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \S_D[4]~input (
	.i(S_D[4]),
	.ibar(gnd),
	.o(\S_D[4]~input_o ));
// synopsys translate_off
defparam \S_D[4]~input .bus_hold = "false";
defparam \S_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \S_D[5]~input (
	.i(S_D[5]),
	.ibar(gnd),
	.o(\S_D[5]~input_o ));
// synopsys translate_off
defparam \S_D[5]~input .bus_hold = "false";
defparam \S_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \S_D[6]~input (
	.i(S_D[6]),
	.ibar(gnd),
	.o(\S_D[6]~input_o ));
// synopsys translate_off
defparam \S_D[6]~input .bus_hold = "false";
defparam \S_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \S_D[7]~input (
	.i(S_D[7]),
	.ibar(gnd),
	.o(\S_D[7]~input_o ));
// synopsys translate_off
defparam \S_D[7]~input .bus_hold = "false";
defparam \S_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \S_X[0]~input (
	.i(S_X[0]),
	.ibar(gnd),
	.o(\S_X[0]~input_o ));
// synopsys translate_off
defparam \S_X[0]~input .bus_hold = "false";
defparam \S_X[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N1
cycloneive_io_ibuf \S_X[1]~input (
	.i(S_X[1]),
	.ibar(gnd),
	.o(\S_X[1]~input_o ));
// synopsys translate_off
defparam \S_X[1]~input .bus_hold = "false";
defparam \S_X[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \S_X[2]~input (
	.i(S_X[2]),
	.ibar(gnd),
	.o(\S_X[2]~input_o ));
// synopsys translate_off
defparam \S_X[2]~input .bus_hold = "false";
defparam \S_X[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \S_X[3]~input (
	.i(S_X[3]),
	.ibar(gnd),
	.o(\S_X[3]~input_o ));
// synopsys translate_off
defparam \S_X[3]~input .bus_hold = "false";
defparam \S_X[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \S_X[4]~input (
	.i(S_X[4]),
	.ibar(gnd),
	.o(\S_X[4]~input_o ));
// synopsys translate_off
defparam \S_X[4]~input .bus_hold = "false";
defparam \S_X[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \S_X[5]~input (
	.i(S_X[5]),
	.ibar(gnd),
	.o(\S_X[5]~input_o ));
// synopsys translate_off
defparam \S_X[5]~input .bus_hold = "false";
defparam \S_X[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \S_X[6]~input (
	.i(S_X[6]),
	.ibar(gnd),
	.o(\S_X[6]~input_o ));
// synopsys translate_off
defparam \S_X[6]~input .bus_hold = "false";
defparam \S_X[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \S_X[7]~input (
	.i(S_X[7]),
	.ibar(gnd),
	.o(\S_X[7]~input_o ));
// synopsys translate_off
defparam \S_X[7]~input .bus_hold = "false";
defparam \S_X[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \S_X[8]~input (
	.i(S_X[8]),
	.ibar(gnd),
	.o(\S_X[8]~input_o ));
// synopsys translate_off
defparam \S_X[8]~input .bus_hold = "false";
defparam \S_X[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \S_X[9]~input (
	.i(S_X[9]),
	.ibar(gnd),
	.o(\S_X[9]~input_o ));
// synopsys translate_off
defparam \S_X[9]~input .bus_hold = "false";
defparam \S_X[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \S_X[10]~input (
	.i(S_X[10]),
	.ibar(gnd),
	.o(\S_X[10]~input_o ));
// synopsys translate_off
defparam \S_X[10]~input .bus_hold = "false";
defparam \S_X[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \S_X[11]~input (
	.i(S_X[11]),
	.ibar(gnd),
	.o(\S_X[11]~input_o ));
// synopsys translate_off
defparam \S_X[11]~input .bus_hold = "false";
defparam \S_X[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N8
cycloneive_io_ibuf \S_X[12]~input (
	.i(S_X[12]),
	.ibar(gnd),
	.o(\S_X[12]~input_o ));
// synopsys translate_off
defparam \S_X[12]~input .bus_hold = "false";
defparam \S_X[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \S_X[13]~input (
	.i(S_X[13]),
	.ibar(gnd),
	.o(\S_X[13]~input_o ));
// synopsys translate_off
defparam \S_X[13]~input .bus_hold = "false";
defparam \S_X[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \S_X[14]~input (
	.i(S_X[14]),
	.ibar(gnd),
	.o(\S_X[14]~input_o ));
// synopsys translate_off
defparam \S_X[14]~input .bus_hold = "false";
defparam \S_X[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \S_X[15]~input (
	.i(S_X[15]),
	.ibar(gnd),
	.o(\S_X[15]~input_o ));
// synopsys translate_off
defparam \S_X[15]~input .bus_hold = "false";
defparam \S_X[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \S_Y[0]~input (
	.i(S_Y[0]),
	.ibar(gnd),
	.o(\S_Y[0]~input_o ));
// synopsys translate_off
defparam \S_Y[0]~input .bus_hold = "false";
defparam \S_Y[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \S_Y[1]~input (
	.i(S_Y[1]),
	.ibar(gnd),
	.o(\S_Y[1]~input_o ));
// synopsys translate_off
defparam \S_Y[1]~input .bus_hold = "false";
defparam \S_Y[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S_Y[2]~input (
	.i(S_Y[2]),
	.ibar(gnd),
	.o(\S_Y[2]~input_o ));
// synopsys translate_off
defparam \S_Y[2]~input .bus_hold = "false";
defparam \S_Y[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cycloneive_io_ibuf \S_Y[3]~input (
	.i(S_Y[3]),
	.ibar(gnd),
	.o(\S_Y[3]~input_o ));
// synopsys translate_off
defparam \S_Y[3]~input .bus_hold = "false";
defparam \S_Y[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \S_Y[4]~input (
	.i(S_Y[4]),
	.ibar(gnd),
	.o(\S_Y[4]~input_o ));
// synopsys translate_off
defparam \S_Y[4]~input .bus_hold = "false";
defparam \S_Y[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \S_Y[5]~input (
	.i(S_Y[5]),
	.ibar(gnd),
	.o(\S_Y[5]~input_o ));
// synopsys translate_off
defparam \S_Y[5]~input .bus_hold = "false";
defparam \S_Y[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \S_Y[6]~input (
	.i(S_Y[6]),
	.ibar(gnd),
	.o(\S_Y[6]~input_o ));
// synopsys translate_off
defparam \S_Y[6]~input .bus_hold = "false";
defparam \S_Y[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \S_Y[7]~input (
	.i(S_Y[7]),
	.ibar(gnd),
	.o(\S_Y[7]~input_o ));
// synopsys translate_off
defparam \S_Y[7]~input .bus_hold = "false";
defparam \S_Y[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \S_Y[8]~input (
	.i(S_Y[8]),
	.ibar(gnd),
	.o(\S_Y[8]~input_o ));
// synopsys translate_off
defparam \S_Y[8]~input .bus_hold = "false";
defparam \S_Y[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \S_Y[9]~input (
	.i(S_Y[9]),
	.ibar(gnd),
	.o(\S_Y[9]~input_o ));
// synopsys translate_off
defparam \S_Y[9]~input .bus_hold = "false";
defparam \S_Y[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \S_Y[10]~input (
	.i(S_Y[10]),
	.ibar(gnd),
	.o(\S_Y[10]~input_o ));
// synopsys translate_off
defparam \S_Y[10]~input .bus_hold = "false";
defparam \S_Y[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \S_Y[11]~input (
	.i(S_Y[11]),
	.ibar(gnd),
	.o(\S_Y[11]~input_o ));
// synopsys translate_off
defparam \S_Y[11]~input .bus_hold = "false";
defparam \S_Y[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \S_Y[12]~input (
	.i(S_Y[12]),
	.ibar(gnd),
	.o(\S_Y[12]~input_o ));
// synopsys translate_off
defparam \S_Y[12]~input .bus_hold = "false";
defparam \S_Y[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \S_Y[13]~input (
	.i(S_Y[13]),
	.ibar(gnd),
	.o(\S_Y[13]~input_o ));
// synopsys translate_off
defparam \S_Y[13]~input .bus_hold = "false";
defparam \S_Y[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S_Y[14]~input (
	.i(S_Y[14]),
	.ibar(gnd),
	.o(\S_Y[14]~input_o ));
// synopsys translate_off
defparam \S_Y[14]~input .bus_hold = "false";
defparam \S_Y[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \S_Y[15]~input (
	.i(S_Y[15]),
	.ibar(gnd),
	.o(\S_Y[15]~input_o ));
// synopsys translate_off
defparam \S_Y[15]~input .bus_hold = "false";
defparam \S_Y[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \S_A[0]~input (
	.i(S_A[0]),
	.ibar(gnd),
	.o(\S_A[0]~input_o ));
// synopsys translate_off
defparam \S_A[0]~input .bus_hold = "false";
defparam \S_A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \S_A[1]~input (
	.i(S_A[1]),
	.ibar(gnd),
	.o(\S_A[1]~input_o ));
// synopsys translate_off
defparam \S_A[1]~input .bus_hold = "false";
defparam \S_A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N15
cycloneive_io_ibuf \S_A[2]~input (
	.i(S_A[2]),
	.ibar(gnd),
	.o(\S_A[2]~input_o ));
// synopsys translate_off
defparam \S_A[2]~input .bus_hold = "false";
defparam \S_A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \S_A[3]~input (
	.i(S_A[3]),
	.ibar(gnd),
	.o(\S_A[3]~input_o ));
// synopsys translate_off
defparam \S_A[3]~input .bus_hold = "false";
defparam \S_A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \S_A[4]~input (
	.i(S_A[4]),
	.ibar(gnd),
	.o(\S_A[4]~input_o ));
// synopsys translate_off
defparam \S_A[4]~input .bus_hold = "false";
defparam \S_A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \S_A[5]~input (
	.i(S_A[5]),
	.ibar(gnd),
	.o(\S_A[5]~input_o ));
// synopsys translate_off
defparam \S_A[5]~input .bus_hold = "false";
defparam \S_A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N22
cycloneive_io_ibuf \S_A[6]~input (
	.i(S_A[6]),
	.ibar(gnd),
	.o(\S_A[6]~input_o ));
// synopsys translate_off
defparam \S_A[6]~input .bus_hold = "false";
defparam \S_A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \S_A[7]~input (
	.i(S_A[7]),
	.ibar(gnd),
	.o(\S_A[7]~input_o ));
// synopsys translate_off
defparam \S_A[7]~input .bus_hold = "false";
defparam \S_A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \S_A[8]~input (
	.i(S_A[8]),
	.ibar(gnd),
	.o(\S_A[8]~input_o ));
// synopsys translate_off
defparam \S_A[8]~input .bus_hold = "false";
defparam \S_A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \S_A[9]~input (
	.i(S_A[9]),
	.ibar(gnd),
	.o(\S_A[9]~input_o ));
// synopsys translate_off
defparam \S_A[9]~input .bus_hold = "false";
defparam \S_A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \S_A[10]~input (
	.i(S_A[10]),
	.ibar(gnd),
	.o(\S_A[10]~input_o ));
// synopsys translate_off
defparam \S_A[10]~input .bus_hold = "false";
defparam \S_A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \S_A[11]~input (
	.i(S_A[11]),
	.ibar(gnd),
	.o(\S_A[11]~input_o ));
// synopsys translate_off
defparam \S_A[11]~input .bus_hold = "false";
defparam \S_A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \S_A[12]~input (
	.i(S_A[12]),
	.ibar(gnd),
	.o(\S_A[12]~input_o ));
// synopsys translate_off
defparam \S_A[12]~input .bus_hold = "false";
defparam \S_A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N8
cycloneive_io_ibuf \S_A[13]~input (
	.i(S_A[13]),
	.ibar(gnd),
	.o(\S_A[13]~input_o ));
// synopsys translate_off
defparam \S_A[13]~input .bus_hold = "false";
defparam \S_A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N22
cycloneive_io_ibuf \S_A[14]~input (
	.i(S_A[14]),
	.ibar(gnd),
	.o(\S_A[14]~input_o ));
// synopsys translate_off
defparam \S_A[14]~input .bus_hold = "false";
defparam \S_A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \S_A[15]~input (
	.i(S_A[15]),
	.ibar(gnd),
	.o(\S_A[15]~input_o ));
// synopsys translate_off
defparam \S_A[15]~input .bus_hold = "false";
defparam \S_A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N15
cycloneive_io_ibuf \S_A[16]~input (
	.i(S_A[16]),
	.ibar(gnd),
	.o(\S_A[16]~input_o ));
// synopsys translate_off
defparam \S_A[16]~input .bus_hold = "false";
defparam \S_A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N22
cycloneive_io_ibuf \S_A[17]~input (
	.i(S_A[17]),
	.ibar(gnd),
	.o(\S_A[17]~input_o ));
// synopsys translate_off
defparam \S_A[17]~input .bus_hold = "false";
defparam \S_A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \OTG_INT[0]~input (
	.i(OTG_INT[0]),
	.ibar(gnd),
	.o(\OTG_INT[0]~input_o ));
// synopsys translate_off
defparam \OTG_INT[0]~input .bus_hold = "false";
defparam \OTG_INT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \OTG_INT[1]~input (
	.i(OTG_INT[1]),
	.ibar(gnd),
	.o(\OTG_INT[1]~input_o ));
// synopsys translate_off
defparam \OTG_INT[1]~input .bus_hold = "false";
defparam \OTG_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \S_ID[15]~input (
	.i(S_ID[15]),
	.ibar(gnd),
	.o(\S_ID[15]~input_o ));
// synopsys translate_off
defparam \S_ID[15]~input .bus_hold = "false";
defparam \S_ID[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N22
cycloneive_io_ibuf \S_ID[14]~input (
	.i(S_ID[14]),
	.ibar(gnd),
	.o(\S_ID[14]~input_o ));
// synopsys translate_off
defparam \S_ID[14]~input .bus_hold = "false";
defparam \S_ID[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \S_ID[13]~input (
	.i(S_ID[13]),
	.ibar(gnd),
	.o(\S_ID[13]~input_o ));
// synopsys translate_off
defparam \S_ID[13]~input .bus_hold = "false";
defparam \S_ID[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \S_ID[12]~input (
	.i(S_ID[12]),
	.ibar(gnd),
	.o(\S_ID[12]~input_o ));
// synopsys translate_off
defparam \S_ID[12]~input .bus_hold = "false";
defparam \S_ID[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \S_ID[11]~input (
	.i(S_ID[11]),
	.ibar(gnd),
	.o(\S_ID[11]~input_o ));
// synopsys translate_off
defparam \S_ID[11]~input .bus_hold = "false";
defparam \S_ID[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S_ID[10]~input (
	.i(S_ID[10]),
	.ibar(gnd),
	.o(\S_ID[10]~input_o ));
// synopsys translate_off
defparam \S_ID[10]~input .bus_hold = "false";
defparam \S_ID[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \S_ID[9]~input (
	.i(S_ID[9]),
	.ibar(gnd),
	.o(\S_ID[9]~input_o ));
// synopsys translate_off
defparam \S_ID[9]~input .bus_hold = "false";
defparam \S_ID[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \S_ID[8]~input (
	.i(S_ID[8]),
	.ibar(gnd),
	.o(\S_ID[8]~input_o ));
// synopsys translate_off
defparam \S_ID[8]~input .bus_hold = "false";
defparam \S_ID[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \S_ID[7]~input (
	.i(S_ID[7]),
	.ibar(gnd),
	.o(\S_ID[7]~input_o ));
// synopsys translate_off
defparam \S_ID[7]~input .bus_hold = "false";
defparam \S_ID[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \S_ID[6]~input (
	.i(S_ID[6]),
	.ibar(gnd),
	.o(\S_ID[6]~input_o ));
// synopsys translate_off
defparam \S_ID[6]~input .bus_hold = "false";
defparam \S_ID[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \S_ID[5]~input (
	.i(S_ID[5]),
	.ibar(gnd),
	.o(\S_ID[5]~input_o ));
// synopsys translate_off
defparam \S_ID[5]~input .bus_hold = "false";
defparam \S_ID[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \S_ID[4]~input (
	.i(S_ID[4]),
	.ibar(gnd),
	.o(\S_ID[4]~input_o ));
// synopsys translate_off
defparam \S_ID[4]~input .bus_hold = "false";
defparam \S_ID[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \S_ID[3]~input (
	.i(S_ID[3]),
	.ibar(gnd),
	.o(\S_ID[3]~input_o ));
// synopsys translate_off
defparam \S_ID[3]~input .bus_hold = "false";
defparam \S_ID[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \S_ID[2]~input (
	.i(S_ID[2]),
	.ibar(gnd),
	.o(\S_ID[2]~input_o ));
// synopsys translate_off
defparam \S_ID[2]~input .bus_hold = "false";
defparam \S_ID[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N22
cycloneive_io_ibuf \S_ID[1]~input (
	.i(S_ID[1]),
	.ibar(gnd),
	.o(\S_ID[1]~input_o ));
// synopsys translate_off
defparam \S_ID[1]~input .bus_hold = "false";
defparam \S_ID[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \S_ID[0]~input (
	.i(S_ID[0]),
	.ibar(gnd),
	.o(\S_ID[0]~input_o ));
// synopsys translate_off
defparam \S_ID[0]~input .bus_hold = "false";
defparam \S_ID[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \S_AV~input (
	.i(S_AV),
	.ibar(gnd),
	.o(\S_AV~input_o ));
// synopsys translate_off
defparam \S_AV~input .bus_hold = "false";
defparam \S_AV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N8
cycloneive_io_ibuf \S_DO~input (
	.i(S_DO),
	.ibar(gnd),
	.o(\S_DO~input_o ));
// synopsys translate_off
defparam \S_DO~input .bus_hold = "false";
defparam \S_DO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \S_H[0]~input (
	.i(S_H[0]),
	.ibar(gnd),
	.o(\S_H[0]~input_o ));
// synopsys translate_off
defparam \S_H[0]~input .bus_hold = "false";
defparam \S_H[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \S_H[1]~input (
	.i(S_H[1]),
	.ibar(gnd),
	.o(\S_H[1]~input_o ));
// synopsys translate_off
defparam \S_H[1]~input .bus_hold = "false";
defparam \S_H[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \S_H[2]~input (
	.i(S_H[2]),
	.ibar(gnd),
	.o(\S_H[2]~input_o ));
// synopsys translate_off
defparam \S_H[2]~input .bus_hold = "false";
defparam \S_H[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \S_H[3]~input (
	.i(S_H[3]),
	.ibar(gnd),
	.o(\S_H[3]~input_o ));
// synopsys translate_off
defparam \S_H[3]~input .bus_hold = "false";
defparam \S_H[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \S_H[4]~input (
	.i(S_H[4]),
	.ibar(gnd),
	.o(\S_H[4]~input_o ));
// synopsys translate_off
defparam \S_H[4]~input .bus_hold = "false";
defparam \S_H[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \S_H[5]~input (
	.i(S_H[5]),
	.ibar(gnd),
	.o(\S_H[5]~input_o ));
// synopsys translate_off
defparam \S_H[5]~input .bus_hold = "false";
defparam \S_H[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \S_H[6]~input (
	.i(S_H[6]),
	.ibar(gnd),
	.o(\S_H[6]~input_o ));
// synopsys translate_off
defparam \S_H[6]~input .bus_hold = "false";
defparam \S_H[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \S_H[7]~input (
	.i(S_H[7]),
	.ibar(gnd),
	.o(\S_H[7]~input_o ));
// synopsys translate_off
defparam \S_H[7]~input .bus_hold = "false";
defparam \S_H[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneive_io_ibuf \S_H[8]~input (
	.i(S_H[8]),
	.ibar(gnd),
	.o(\S_H[8]~input_o ));
// synopsys translate_off
defparam \S_H[8]~input .bus_hold = "false";
defparam \S_H[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \S_H[9]~input (
	.i(S_H[9]),
	.ibar(gnd),
	.o(\S_H[9]~input_o ));
// synopsys translate_off
defparam \S_H[9]~input .bus_hold = "false";
defparam \S_H[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N15
cycloneive_io_ibuf \S_H[10]~input (
	.i(S_H[10]),
	.ibar(gnd),
	.o(\S_H[10]~input_o ));
// synopsys translate_off
defparam \S_H[10]~input .bus_hold = "false";
defparam \S_H[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \S_H[11]~input (
	.i(S_H[11]),
	.ibar(gnd),
	.o(\S_H[11]~input_o ));
// synopsys translate_off
defparam \S_H[11]~input .bus_hold = "false";
defparam \S_H[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N1
cycloneive_io_ibuf \S_H[12]~input (
	.i(S_H[12]),
	.ibar(gnd),
	.o(\S_H[12]~input_o ));
// synopsys translate_off
defparam \S_H[12]~input .bus_hold = "false";
defparam \S_H[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \S_H[13]~input (
	.i(S_H[13]),
	.ibar(gnd),
	.o(\S_H[13]~input_o ));
// synopsys translate_off
defparam \S_H[13]~input .bus_hold = "false";
defparam \S_H[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \S_H[14]~input (
	.i(S_H[14]),
	.ibar(gnd),
	.o(\S_H[14]~input_o ));
// synopsys translate_off
defparam \S_H[14]~input .bus_hold = "false";
defparam \S_H[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
cycloneive_io_ibuf \S_H[15]~input (
	.i(S_H[15]),
	.ibar(gnd),
	.o(\S_H[15]~input_o ));
// synopsys translate_off
defparam \S_H[15]~input .bus_hold = "false";
defparam \S_H[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \S_W[0]~input (
	.i(S_W[0]),
	.ibar(gnd),
	.o(\S_W[0]~input_o ));
// synopsys translate_off
defparam \S_W[0]~input .bus_hold = "false";
defparam \S_W[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \S_W[1]~input (
	.i(S_W[1]),
	.ibar(gnd),
	.o(\S_W[1]~input_o ));
// synopsys translate_off
defparam \S_W[1]~input .bus_hold = "false";
defparam \S_W[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \S_W[2]~input (
	.i(S_W[2]),
	.ibar(gnd),
	.o(\S_W[2]~input_o ));
// synopsys translate_off
defparam \S_W[2]~input .bus_hold = "false";
defparam \S_W[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \S_W[3]~input (
	.i(S_W[3]),
	.ibar(gnd),
	.o(\S_W[3]~input_o ));
// synopsys translate_off
defparam \S_W[3]~input .bus_hold = "false";
defparam \S_W[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \S_W[4]~input (
	.i(S_W[4]),
	.ibar(gnd),
	.o(\S_W[4]~input_o ));
// synopsys translate_off
defparam \S_W[4]~input .bus_hold = "false";
defparam \S_W[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \S_W[5]~input (
	.i(S_W[5]),
	.ibar(gnd),
	.o(\S_W[5]~input_o ));
// synopsys translate_off
defparam \S_W[5]~input .bus_hold = "false";
defparam \S_W[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \S_W[6]~input (
	.i(S_W[6]),
	.ibar(gnd),
	.o(\S_W[6]~input_o ));
// synopsys translate_off
defparam \S_W[6]~input .bus_hold = "false";
defparam \S_W[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \S_W[7]~input (
	.i(S_W[7]),
	.ibar(gnd),
	.o(\S_W[7]~input_o ));
// synopsys translate_off
defparam \S_W[7]~input .bus_hold = "false";
defparam \S_W[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \S_W[8]~input (
	.i(S_W[8]),
	.ibar(gnd),
	.o(\S_W[8]~input_o ));
// synopsys translate_off
defparam \S_W[8]~input .bus_hold = "false";
defparam \S_W[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \S_W[9]~input (
	.i(S_W[9]),
	.ibar(gnd),
	.o(\S_W[9]~input_o ));
// synopsys translate_off
defparam \S_W[9]~input .bus_hold = "false";
defparam \S_W[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N22
cycloneive_io_ibuf \S_W[10]~input (
	.i(S_W[10]),
	.ibar(gnd),
	.o(\S_W[10]~input_o ));
// synopsys translate_off
defparam \S_W[10]~input .bus_hold = "false";
defparam \S_W[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N22
cycloneive_io_ibuf \S_W[11]~input (
	.i(S_W[11]),
	.ibar(gnd),
	.o(\S_W[11]~input_o ));
// synopsys translate_off
defparam \S_W[11]~input .bus_hold = "false";
defparam \S_W[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \S_W[12]~input (
	.i(S_W[12]),
	.ibar(gnd),
	.o(\S_W[12]~input_o ));
// synopsys translate_off
defparam \S_W[12]~input .bus_hold = "false";
defparam \S_W[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \S_W[13]~input (
	.i(S_W[13]),
	.ibar(gnd),
	.o(\S_W[13]~input_o ));
// synopsys translate_off
defparam \S_W[13]~input .bus_hold = "false";
defparam \S_W[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \S_W[14]~input (
	.i(S_W[14]),
	.ibar(gnd),
	.o(\S_W[14]~input_o ));
// synopsys translate_off
defparam \S_W[14]~input .bus_hold = "false";
defparam \S_W[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \S_W[15]~input (
	.i(S_W[15]),
	.ibar(gnd),
	.o(\S_W[15]~input_o ));
// synopsys translate_off
defparam \S_W[15]~input .bus_hold = "false";
defparam \S_W[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign OTG_ADDR[0] = \OTG_ADDR[0]~output_o ;

assign OTG_ADDR[1] = \OTG_ADDR[1]~output_o ;

assign OTG_CS_N = \OTG_CS_N~output_o ;

assign OTG_RD_N = \OTG_RD_N~output_o ;

assign OTG_WR_N = \OTG_WR_N~output_o ;

assign OTG_RST_N = \OTG_RST_N~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_DQM[0] = \DRAM_DQM[0]~output_o ;

assign DRAM_DQM[1] = \DRAM_DQM[1]~output_o ;

assign DRAM_DQM[2] = \DRAM_DQM[2]~output_o ;

assign DRAM_DQM[3] = \DRAM_DQM[3]~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign OTG_DATA[0] = \OTG_DATA[0]~output_o ;

assign OTG_DATA[1] = \OTG_DATA[1]~output_o ;

assign OTG_DATA[2] = \OTG_DATA[2]~output_o ;

assign OTG_DATA[3] = \OTG_DATA[3]~output_o ;

assign OTG_DATA[4] = \OTG_DATA[4]~output_o ;

assign OTG_DATA[5] = \OTG_DATA[5]~output_o ;

assign OTG_DATA[6] = \OTG_DATA[6]~output_o ;

assign OTG_DATA[7] = \OTG_DATA[7]~output_o ;

assign OTG_DATA[8] = \OTG_DATA[8]~output_o ;

assign OTG_DATA[9] = \OTG_DATA[9]~output_o ;

assign OTG_DATA[10] = \OTG_DATA[10]~output_o ;

assign OTG_DATA[11] = \OTG_DATA[11]~output_o ;

assign OTG_DATA[12] = \OTG_DATA[12]~output_o ;

assign OTG_DATA[13] = \OTG_DATA[13]~output_o ;

assign OTG_DATA[14] = \OTG_DATA[14]~output_o ;

assign OTG_DATA[15] = \OTG_DATA[15]~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign DRAM_DQ[16] = \DRAM_DQ[16]~output_o ;

assign DRAM_DQ[17] = \DRAM_DQ[17]~output_o ;

assign DRAM_DQ[18] = \DRAM_DQ[18]~output_o ;

assign DRAM_DQ[19] = \DRAM_DQ[19]~output_o ;

assign DRAM_DQ[20] = \DRAM_DQ[20]~output_o ;

assign DRAM_DQ[21] = \DRAM_DQ[21]~output_o ;

assign DRAM_DQ[22] = \DRAM_DQ[22]~output_o ;

assign DRAM_DQ[23] = \DRAM_DQ[23]~output_o ;

assign DRAM_DQ[24] = \DRAM_DQ[24]~output_o ;

assign DRAM_DQ[25] = \DRAM_DQ[25]~output_o ;

assign DRAM_DQ[26] = \DRAM_DQ[26]~output_o ;

assign DRAM_DQ[27] = \DRAM_DQ[27]~output_o ;

assign DRAM_DQ[28] = \DRAM_DQ[28]~output_o ;

assign DRAM_DQ[29] = \DRAM_DQ[29]~output_o ;

assign DRAM_DQ[30] = \DRAM_DQ[30]~output_o ;

assign DRAM_DQ[31] = \DRAM_DQ[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
