<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4626" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4626{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4626{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4626{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4626{left:189px;bottom:998px;}
#t5_4626{left:516px;bottom:998px;letter-spacing:-0.12px;}
#t6_4626{left:516px;bottom:976px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t7_4626{left:549px;bottom:976px;letter-spacing:-0.11px;}
#t8_4626{left:516px;bottom:956px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t9_4626{left:549px;bottom:956px;letter-spacing:-0.11px;}
#ta_4626{left:516px;bottom:936px;letter-spacing:-0.11px;}
#tb_4626{left:516px;bottom:920px;letter-spacing:-0.12px;}
#tc_4626{left:516px;bottom:903px;letter-spacing:-0.11px;}
#td_4626{left:189px;bottom:878px;letter-spacing:-0.14px;}
#te_4626{left:516px;bottom:878px;letter-spacing:-0.14px;}
#tf_4626{left:189px;bottom:854px;letter-spacing:-0.12px;}
#tg_4626{left:516px;bottom:854px;letter-spacing:-0.11px;}
#th_4626{left:516px;bottom:833px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ti_4626{left:549px;bottom:833px;letter-spacing:-0.12px;}
#tj_4626{left:516px;bottom:813px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tk_4626{left:549px;bottom:813px;letter-spacing:-0.12px;}
#tl_4626{left:189px;bottom:788px;letter-spacing:-0.12px;}
#tm_4626{left:516px;bottom:788px;letter-spacing:-0.14px;}
#tn_4626{left:81px;bottom:764px;letter-spacing:-0.15px;}
#to_4626{left:142px;bottom:764px;letter-spacing:-0.18px;}
#tp_4626{left:189px;bottom:764px;letter-spacing:-0.14px;}
#tq_4626{left:516px;bottom:764px;letter-spacing:-0.11px;}
#tr_4626{left:516px;bottom:742px;letter-spacing:-0.11px;}
#ts_4626{left:516px;bottom:726px;letter-spacing:-0.11px;}
#tt_4626{left:189px;bottom:701px;}
#tu_4626{left:423px;bottom:701px;letter-spacing:-0.15px;}
#tv_4626{left:516px;bottom:701px;letter-spacing:-0.12px;}
#tw_4626{left:516px;bottom:680px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_4626{left:189px;bottom:655px;letter-spacing:-0.09px;}
#ty_4626{left:516px;bottom:655px;letter-spacing:-0.14px;}
#tz_4626{left:189px;bottom:631px;}
#t10_4626{left:423px;bottom:631px;letter-spacing:-0.15px;}
#t11_4626{left:516px;bottom:631px;letter-spacing:-0.11px;}
#t12_4626{left:516px;bottom:609px;letter-spacing:-0.11px;}
#t13_4626{left:189px;bottom:585px;letter-spacing:-0.09px;}
#t14_4626{left:516px;bottom:585px;letter-spacing:-0.14px;}
#t15_4626{left:189px;bottom:561px;}
#t16_4626{left:423px;bottom:561px;letter-spacing:-0.15px;}
#t17_4626{left:516px;bottom:561px;letter-spacing:-0.11px;}
#t18_4626{left:516px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t19_4626{left:189px;bottom:515px;letter-spacing:-0.14px;}
#t1a_4626{left:516px;bottom:515px;letter-spacing:-0.14px;}
#t1b_4626{left:189px;bottom:490px;letter-spacing:-0.12px;}
#t1c_4626{left:423px;bottom:490px;letter-spacing:-0.14px;}
#t1d_4626{left:516px;bottom:490px;letter-spacing:-0.11px;}
#t1e_4626{left:516px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_4626{left:189px;bottom:444px;letter-spacing:-0.12px;}
#t1g_4626{left:423px;bottom:444px;letter-spacing:-0.15px;}
#t1h_4626{left:516px;bottom:444px;letter-spacing:-0.12px;}
#t1i_4626{left:516px;bottom:423px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1j_4626{left:189px;bottom:399px;letter-spacing:-0.12px;}
#t1k_4626{left:516px;bottom:399px;letter-spacing:-0.14px;}
#t1l_4626{left:189px;bottom:374px;letter-spacing:-0.13px;}
#t1m_4626{left:423px;bottom:374px;letter-spacing:-0.14px;}
#t1n_4626{left:516px;bottom:374px;letter-spacing:-0.12px;}
#t1o_4626{left:516px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_4626{left:189px;bottom:328px;letter-spacing:-0.17px;}
#t1q_4626{left:423px;bottom:328px;letter-spacing:-0.14px;}
#t1r_4626{left:516px;bottom:328px;letter-spacing:-0.13px;}
#t1s_4626{left:516px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1t_4626{left:189px;bottom:283px;letter-spacing:-0.12px;}
#t1u_4626{left:516px;bottom:283px;letter-spacing:-0.14px;}
#t1v_4626{left:189px;bottom:258px;letter-spacing:-0.17px;}
#t1w_4626{left:423px;bottom:258px;letter-spacing:-0.15px;}
#t1x_4626{left:516px;bottom:258px;letter-spacing:-0.12px;}
#t1y_4626{left:516px;bottom:237px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1z_4626{left:189px;bottom:212px;letter-spacing:-0.12px;}
#t20_4626{left:423px;bottom:212px;letter-spacing:-0.14px;}
#t21_4626{left:516px;bottom:212px;letter-spacing:-0.12px;}
#t22_4626{left:516px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t23_4626{left:189px;bottom:166px;letter-spacing:-0.12px;}
#t24_4626{left:516px;bottom:166px;letter-spacing:-0.14px;}
#t25_4626{left:189px;bottom:142px;letter-spacing:-0.16px;}
#t26_4626{left:423px;bottom:142px;letter-spacing:-0.13px;}
#t27_4626{left:516px;bottom:142px;letter-spacing:-0.11px;}
#t28_4626{left:516px;bottom:121px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t29_4626{left:200px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2a_4626{left:276px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2b_4626{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_4626{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4626{left:219px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2e_4626{left:445px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_4626{left:635px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2g_4626{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2h_4626{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4626{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4626{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4626{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4626{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4626{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4626" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4626Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4626" style="-webkit-user-select: none;"><object width="935" height="1210" data="4626/4626.svg" type="image/svg+xml" id="pdf4626" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4626" class="t s1_4626">2-104 </span><span id="t2_4626" class="t s1_4626">Vol. 4 </span>
<span id="t3_4626" class="t s2_4626">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4626" class="t s3_4626">8 </span><span id="t5_4626" class="t s3_4626">L2 Enabled (R/W) </span>
<span id="t6_4626" class="t s3_4626">1 = </span><span id="t7_4626" class="t s3_4626">L2 cache has been initialized. </span>
<span id="t8_4626" class="t s3_4626">0 = </span><span id="t9_4626" class="t s3_4626">Disabled (default). </span>
<span id="ta_4626" class="t s3_4626">Until this bit is set the processor will not respond to the </span>
<span id="tb_4626" class="t s3_4626">WBINVD instruction or the assertion of the FLUSH# </span>
<span id="tc_4626" class="t s3_4626">input. </span>
<span id="td_4626" class="t s3_4626">22:9 </span><span id="te_4626" class="t s3_4626">Reserved </span>
<span id="tf_4626" class="t s3_4626">23 </span><span id="tg_4626" class="t s3_4626">L2 Not Present (R/O) </span>
<span id="th_4626" class="t s3_4626">0 = </span><span id="ti_4626" class="t s3_4626">L2 Present. </span>
<span id="tj_4626" class="t s3_4626">1 = </span><span id="tk_4626" class="t s3_4626">L2 Not Present. </span>
<span id="tl_4626" class="t s3_4626">63:24 </span><span id="tm_4626" class="t s3_4626">Reserved </span>
<span id="tn_4626" class="t s3_4626">1A0H </span><span id="to_4626" class="t s3_4626">416 </span><span id="tp_4626" class="t s3_4626">IA32_MISC_ENABLE </span><span id="tq_4626" class="t s3_4626">Enable Misc. Processor Features (R/W) </span>
<span id="tr_4626" class="t s3_4626">Allows a variety of processor functions to be enabled </span>
<span id="ts_4626" class="t s3_4626">and disabled. </span>
<span id="tt_4626" class="t s3_4626">0 </span><span id="tu_4626" class="t s3_4626">Core </span><span id="tv_4626" class="t s3_4626">Fast-Strings Enable </span>
<span id="tw_4626" class="t s3_4626">See Table 2-2. </span>
<span id="tx_4626" class="t s3_4626">2:1 </span><span id="ty_4626" class="t s3_4626">Reserved </span>
<span id="tz_4626" class="t s3_4626">3 </span><span id="t10_4626" class="t s3_4626">Module </span><span id="t11_4626" class="t s3_4626">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t12_4626" class="t s3_4626">See Table 2-2. Default value is 0. </span>
<span id="t13_4626" class="t s3_4626">6:4 </span><span id="t14_4626" class="t s3_4626">Reserved </span>
<span id="t15_4626" class="t s3_4626">7 </span><span id="t16_4626" class="t s3_4626">Core </span><span id="t17_4626" class="t s3_4626">Performance Monitoring Available (R) </span>
<span id="t18_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t19_4626" class="t s3_4626">10:8 </span><span id="t1a_4626" class="t s3_4626">Reserved </span>
<span id="t1b_4626" class="t s3_4626">11 </span><span id="t1c_4626" class="t s3_4626">Core </span><span id="t1d_4626" class="t s3_4626">Branch Trace Storage Unavailable (R/O) </span>
<span id="t1e_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t1f_4626" class="t s3_4626">12 </span><span id="t1g_4626" class="t s3_4626">Core </span><span id="t1h_4626" class="t s3_4626">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1i_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t1j_4626" class="t s3_4626">15:13 </span><span id="t1k_4626" class="t s3_4626">Reserved </span>
<span id="t1l_4626" class="t s3_4626">16 </span><span id="t1m_4626" class="t s3_4626">Module </span><span id="t1n_4626" class="t s3_4626">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t1o_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t1p_4626" class="t s3_4626">18 </span><span id="t1q_4626" class="t s3_4626">Core </span><span id="t1r_4626" class="t s3_4626">ENABLE MONITOR FSM (R/W) </span>
<span id="t1s_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t1t_4626" class="t s3_4626">21:19 </span><span id="t1u_4626" class="t s3_4626">Reserved </span>
<span id="t1v_4626" class="t s3_4626">22 </span><span id="t1w_4626" class="t s3_4626">Core </span><span id="t1x_4626" class="t s3_4626">Limit CPUID Maxval (R/W) </span>
<span id="t1y_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t1z_4626" class="t s3_4626">23 </span><span id="t20_4626" class="t s3_4626">Module </span><span id="t21_4626" class="t s3_4626">xTPR Message Disable (R/W) </span>
<span id="t22_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t23_4626" class="t s3_4626">33:24 </span><span id="t24_4626" class="t s3_4626">Reserved </span>
<span id="t25_4626" class="t s3_4626">34 </span><span id="t26_4626" class="t s3_4626">Core </span><span id="t27_4626" class="t s3_4626">XD Bit Disable (R/W) </span>
<span id="t28_4626" class="t s3_4626">See Table 2-2. </span>
<span id="t29_4626" class="t s4_4626">Table 2-7. </span><span id="t2a_4626" class="t s4_4626">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t2b_4626" class="t s5_4626">Register </span>
<span id="t2c_4626" class="t s5_4626">Address </span><span id="t2d_4626" class="t s5_4626">Register Name / Bit Fields </span><span id="t2e_4626" class="t s5_4626">Scope </span><span id="t2f_4626" class="t s5_4626">Bit Description </span>
<span id="t2g_4626" class="t s5_4626">Hex </span><span id="t2h_4626" class="t s5_4626">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
