Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <Memory_a> of entity <memory>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\DelayModule.vhd" into library work
Parsing entity <DelayModule>.
Parsing architecture <Behavioral> of entity <delaymodule>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" into library work
Parsing entity <mem_trans_writer>.
Parsing architecture <Behavioral> of entity <mem_trans_writer>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" into library work
Parsing entity <mem_trans_reader>.
Parsing architecture <Behavioral> of entity <mem_trans_reader>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch8Bit.vhd" into library work
Parsing entity <Latch8Bit>.
Parsing architecture <Behavioral> of entity <latch8bit>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch16Bit.vhd" into library work
Parsing entity <Latch16Bit>.
Parsing architecture <Behavioral> of entity <latch16bit>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch.vhd" into library work
Parsing entity <Latch>.
Parsing architecture <Behavioral> of entity <latch>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_Reset_Pulse_Gen.vhd" into library work
Parsing entity <MS1553_Reset_Pulse_Gen>.
Parsing architecture <Behavioral> of entity <ms1553_reset_pulse_gen>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_master.vhd" into library work
Parsing entity <MS1553_master>.
Parsing architecture <Behavioral> of entity <ms1553_master>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_mem_trans.vhd" into library work
Parsing entity <holt_mem_trans>.
Parsing architecture <Behavioral> of entity <holt_mem_trans>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_initializer.vhd" into library work
Parsing entity <holt_initializer>.
Parsing architecture <Behavioral> of entity <holt_initializer>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\convers_c.vhd" into library work
Parsing package <conversion>.
Parsing package body <conversion>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\tri_buf_8.vhd" into library work
Parsing entity <tri_buf_8>.
Parsing architecture <Behavioral> of entity <tri_buf_8>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_TRIG.vhd" into library work
Parsing entity <sfr_8_output_pulse>.
Parsing architecture <Behavioral> of entity <sfr_8_output_pulse>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_STATUS.vhd" into library work
Parsing entity <sfr_8_input>.
Parsing architecture <Behavioral> of entity <sfr_8_input>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_CONFIG.vhd" into library work
Parsing entity <sfr_8_output>.
Parsing architecture <Behavioral> of entity <sfr_8_output>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_Address_Decoder.vhd" into library work
Parsing entity <SFR_Address_Decoder>.
Parsing architecture <Behavioral> of entity <sfr_address_decoder>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_Controller.vhf" into library work
Parsing entity <MS1553_Controller>.
Parsing architecture <BEHAVIORAL> of entity <ms1553_controller>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Mem8085_Controller.vhd" into library work
Parsing entity <Mem8085_Controller>.
Parsing architecture <Behavioral> of entity <mem8085_controller>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Clock\example_design\Clock_exdes.vhd" into library work
Parsing entity <Clock_exdes>.
Parsing architecture <xilinx> of entity <clock_exdes>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <xilinx> of entity <clock>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" into library work
Parsing entity <I8085_c>.
Parsing architecture <BEHAVIOR> of entity <i8085_c>.
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" into library work
Parsing entity <MS1553_Controller_MUSER_System>.
Parsing architecture <BEHAVIORAL> of entity <ms1553_controller_muser_system>.
Parsing entity <System>.
Parsing architecture <BEHAVIORAL> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <System> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <I8085_c> (architecture <BEHAVIOR>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 443. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 467. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 488. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 509. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 527. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 540. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 744. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 757. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 773. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 973. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 976. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1124. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1200. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1210. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1276. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1290. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1519. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1628. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1659. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1754. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1826. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1828. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 1874: resetinbar should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 2010: prio_encode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 2043: trap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 2046: m75ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 2047: m65ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 2048: m55ff should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" Line 2049: intr should be on the sensitivity list of the process

Elaborating entity <MS1553_Controller_MUSER_System> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <holt_initializer> (architecture <Behavioral>) from library <work>.

Elaborating entity <holt_mem_trans> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_trans_reader> (architecture <Behavioral>) from library <work>.

Elaborating entity <DelayModule> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 96: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 107: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 113: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 126: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 134: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 153: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" Line 161: nrd should be on the sensitivity list of the process

Elaborating entity <mem_trans_writer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 93: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 94: data_0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 105: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 114: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 115: data_0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 127: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 133: data_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 136: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 158: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 164: data_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" Line 168: nwr should be on the sensitivity list of the process

Elaborating entity <Latch8Bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Latch16Bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Latch> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_mem_trans.vhd" Line 183: address_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_mem_trans.vhd" Line 194: address_in should be on the sensitivity list of the process

Elaborating entity <MS1553_master> (architecture <Behavioral>) from library <work>.

Elaborating entity <MS1553_Reset_Pulse_Gen> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memory> (architecture <Memory_a>) from library <work>.

Elaborating entity <Mem8085_Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <tri_buf_8> (architecture <Behavioral>) from library <work>.

Elaborating entity <SFR_Address_Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <sfr_8_output> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_CONFIG.vhd" Line 80: cs should be on the sensitivity list of the process

Elaborating entity <sfr_8_input> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_STATUS.vhd" Line 48: Net <Q[3]> does not have a driver.

Elaborating entity <sfr_8_output_pulse> (architecture <Behavioral>) from library <work>.

Elaborating entity <Clock> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <System>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_101>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_101>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_101>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_104>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_104>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_104>.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <RESETOUT> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <SOD> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <INTABAR> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <S0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <S1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <CLKOUT> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 388: Output port <HLDA> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" line 539: Output port <LOCKED> of the instance <XLXI_105> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <System> synthesized.

Synthesizing Unit <I8085_c>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd".
    Found 1-bit register for signal <M75FF>.
    Found 1-bit register for signal <M65FF>.
    Found 1-bit register for signal <M55FF>.
    Found 1-bit register for signal <RD2>.
    Found 1-bit register for signal <WR1>.
    Found 1-bit register for signal <RESETOUTFF>.
    Found 1-bit register for signal <HLTAFF>.
    Found 1-bit register for signal <INTEFF>.
    Found 1-bit register for signal <FETCH_F_WZ>.
    Found 1-bit register for signal <SOD_FF>.
    Found 1-bit register for signal <END_INST_flag>.
    Found 1-bit register for signal <CY>.
    Found 1-bit register for signal <P>.
    Found 1-bit register for signal <AC>.
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <S>.
    Found 1-bit register for signal <IGROUP[1]_X1_DFF_51_q>.
    Found 1-bit register for signal <PWR_81_o_X1_DFF_71>.
    Found 1-bit register for signal <HOLDFF>.
    Found 1-bit register for signal <HLDA>.
    Found 1-bit register for signal <INTA>.
    Found 1-bit register for signal <EI_FF>.
    Found 1-bit register for signal <EI_ENABLE>.
    Found 1-bit register for signal <RD1>.
    Found 3-bit register for signal <PRIO_ENCODE>.
    Found 5-bit register for signal <P2.LAST_OP>.
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <DBUF>.
    Found 8-bit register for signal <ACC>.
    Found 8-bit register for signal <ACT>.
    Found 2-bit register for signal <IGROUP>.
    Found 3-bit register for signal <DDD>.
    Found 3-bit register for signal <SSS>.
    Found 4-bit register for signal <TSTATES>.
    Found 3-bit register for signal <MCYCLE>.
    Found 1-bit register for signal <ALE>.
    Found 16-bit register for signal <ADDRESS_OUT>.
    Found 1-bit register for signal <S1>.
    Found 1-bit register for signal <S0>.
    Found 9-bit register for signal <P2.ALU_OUT>.
    Found 16-bit register for signal <P2.B16BCTR>.
    Found 8-bit register for signal <TEMP>.
    Found 8-bit register for signal <C>.
    Found 8-bit register for signal <E>.
    Found 8-bit register for signal <L>.
    Found 8-bit register for signal <B>.
    Found 8-bit register for signal <D>.
    Found 8-bit register for signal <H>.
    Found 8-bit register for signal <Z_reg>.
    Found 8-bit register for signal <W_reg>.
    Found 8-bit register for signal <P2.temp_MOV>.
    Found 1-bit register for signal <CC_TEST>.
    Found 1-bit register for signal <TRAPFF>.
    Found 1-bit register for signal <RST75FF>.
    Found finite state machine <FSM_1> for signal <TSTATES>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 15                                             |
    | Clock              | X1 (rising_edge)                               |
    | Reset              | RESETINBAR (negative)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <MCYCLE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 287                                            |
    | Inputs             | 18                                             |
    | Outputs            | 8                                              |
    | Clock              | X1 (rising_edge)                               |
    | Reset              | RESETINBAR (negative)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <PRIO_ENCODE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 55                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Clock              | X1 (falling_edge)                              |
    | Reset              | RESETINBAR (negative)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | 111                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 4-to-1 multiplexer for signal <DDD[2]_SP[7]_wide_mux_204_OUT> created at line 504.
    Found 8-bit 4-to-1 multiplexer for signal <DDD[2]_SP[15]_wide_mux_210_OUT> created at line 522.
    Found 16-bit 4-to-1 multiplexer for signal <DDD[2]_SP[15]_wide_mux_364_OUT> created at line 749.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[7]_Mux_416_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[6]_Mux_417_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[5]_Mux_418_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[4]_Mux_419_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[3]_Mux_420_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[2]_Mux_421_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[1]_Mux_422_o> created at line 826.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_ACC[0]_Mux_423_o> created at line 826.
    Found 1-bit 7-to-1 multiplexer for signal <SSS[2]_PWR_6_o_Mux_521_o> created at line 417.
    Found 16-bit 7-to-1 multiplexer for signal <SSS[2]_ADDRESS_OUT[15]_wide_mux_528_OUT> created at line 417.
    Found 1-bit 7-to-1 multiplexer for signal <SSS[2]_S1_Mux_530_o> created at line 417.
    Found 1-bit 7-to-1 multiplexer for signal <SSS[2]_S0_Mux_531_o> created at line 417.
    Found 8-bit 8-to-1 multiplexer for signal <SSS[2]_ACC[7]_wide_mux_600_OUT> created at line 1047.
    Found 8-bit 8-to-1 multiplexer for signal <SSS[2]_ACC[7]_wide_mux_632_OUT> created at line 1076.
    Found 16-bit 4-to-1 multiplexer for signal <DDD[2]_PC[15]_wide_mux_789_OUT> created at line 1220.
    Found 1-bit 3-to-1 multiplexer for signal <DDD[2]_TSTATES[3]_Mux_790_o> created at line 1220.
    Found 1-bit 8-to-1 multiplexer for signal <DDD[2]_S_Mux_948_o> created at line 1510.
    Found 16-bit 6-to-1 multiplexer for signal <MCYCLE[2]_ADDRESS_OUT[15]_wide_mux_993_OUT> created at line 1505.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[7]_Mux_1007_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[6]_Mux_1008_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[5]_Mux_1009_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[4]_Mux_1010_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[3]_Mux_1011_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[2]_Mux_1012_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[1]_Mux_1013_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_ACC[0]_Mux_1014_o> created at line 1623.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_S_Mux_1022_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_Z_Mux_1023_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_GND_6_o_Mux_1024_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_AC_Mux_1025_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_GND_6_o_Mux_1026_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_P_Mux_1027_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_GND_6_o_Mux_1028_o> created at line 1646.
    Found 1-bit 4-to-1 multiplexer for signal <DDD[2]_CY_Mux_1029_o> created at line 1646.
    Found 1-bit 8-to-1 multiplexer for signal <SSS[2]_MCYCLE[2]_Mux_1159_o> created at line 1109.
    Found 16-bit 8-to-1 multiplexer for signal <SSS[2]_MCYCLE[2]_wide_mux_1161_OUT> created at line 1109.
    Found 1-bit 8-to-1 multiplexer for signal <SSS[2]_MCYCLE[2]_Mux_1162_o> created at line 1109.
    Found 1-bit 8-to-1 multiplexer for signal <SSS[2]_MCYCLE[2]_Mux_1163_o> created at line 1109.
    Found 16-bit 8-to-1 multiplexer for signal <SSS[2]_MCYCLE[2]_wide_mux_1166_OUT> created at line 1109.
    Found 8-bit 7-to-1 multiplexer for signal <SSS[2]_DBUF[7]_wide_mux_1170_OUT> created at line 1109.
    Found 1-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_Mux_1188_o> created at line 414.
    Found 16-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_wide_mux_1195_OUT> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_Mux_1197_o> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_Mux_1198_o> created at line 414.
    Found 8-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_wide_mux_1200_OUT> created at line 414.
    Found 8-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_wide_mux_1215_OUT> created at line 414.
    Found 1-bit 8-to-1 multiplexer for signal <SSS[2]_MCYCLE[2]_Mux_1404_o> created at line 1109.
    Found 1-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_Mux_1405_o> created at line 414.
    Found 1-bit 7-to-1 multiplexer for signal <SSS[2]_GND_8_o_Mux_1463_o> created at line 417.
    Found 1-bit 4-to-1 multiplexer for signal <IGROUP[1]_SSS[2]_Mux_1464_o> created at line 414.
    Found 1-bit tristate buffer for signal <IOMBAR> created at line 230
    Found 1-bit tristate buffer for signal <RDBAR> created at line 1858
    Found 1-bit tristate buffer for signal <WRBAR> created at line 1858
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred 677 Multiplexer(s).
	inferred   3 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <I8085_c> synthesized.

Synthesizing Unit <MS1553_Controller_MUSER_System>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf".
    Summary:
	no macro.
Unit <MS1553_Controller_MUSER_System> synthesized.

Synthesizing Unit <holt_initializer>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_initializer.vhd".
    Summary:
	no macro.
Unit <holt_initializer> synthesized.

Synthesizing Unit <holt_mem_trans>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_mem_trans.vhd".
WARNING:Xst:647 - Input <HWAIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <DATA<7>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<6>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<5>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<4>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<3>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<2>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<1>> created at line 162
    Found 1-bit tristate buffer for signal <DATA<0>> created at line 162
    Summary:
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <holt_mem_trans> synthesized.

Synthesizing Unit <mem_trans_reader>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd".
    Found 1-bit tristate buffer for signal <ADDRESS<15>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<14>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<13>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<12>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<11>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<10>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<9>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<8>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<7>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<6>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<5>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<4>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<3>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<2>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<1>> created at line 76
    Found 1-bit tristate buffer for signal <ADDRESS<0>> created at line 76
    Summary:
	inferred  79 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <mem_trans_reader> synthesized.

Synthesizing Unit <DelayModule>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\DelayModule.vhd".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_19_o_add_0_OUT> created at line 51.
    Found 32-bit comparator equal for signal <GND_19_o_count[31]_equal_4_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DelayModule> synthesized.

Synthesizing Unit <mem_trans_writer>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd".
    Found 16-bit 7-to-1 multiplexer for signal <ADDRESS> created at line 73.
    Found 1-bit tristate buffer for signal <DATA<7>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<6>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<5>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<4>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<3>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<2>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<1>> created at line 71
    Found 1-bit tristate buffer for signal <DATA<0>> created at line 71
    Summary:
	inferred  29 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <mem_trans_writer> synthesized.

Synthesizing Unit <Latch8Bit>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch8Bit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <Latch8Bit> synthesized.

Synthesizing Unit <Latch16Bit>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch16Bit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <q<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
Unit <Latch16Bit> synthesized.

Synthesizing Unit <Latch>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <Latch> synthesized.

Synthesizing Unit <MS1553_master>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_master.vhd".
WARNING:Xst:647 - Input <nIOM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDR_TEMP<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDR_TEMP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ADDRESS_TO_CHIP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <IDATA<7>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<6>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<5>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<4>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<3>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<2>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<1>> created at line 149
    Found 1-bit tristate buffer for signal <IDATA<0>> created at line 149
WARNING:Xst:737 - Found 1-bit latch for signal <CHIP_DATA_0<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  34 Latch(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <MS1553_master> synthesized.

Synthesizing Unit <MS1553_Reset_Pulse_Gen>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_Reset_Pulse_Gen.vhd".
    Found 1-bit register for signal <HAVE_WE_RESET>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MS1553_Reset_Pulse_Gen> synthesized.

Synthesizing Unit <Mem8085_Controller>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Mem8085_Controller.vhd".
WARNING:Xst:647 - Input <nRD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator greater for signal <ADDR[15]_GND_140_o_LessThan_4_o> created at line 72
    Summary:
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Mem8085_Controller> synthesized.

Synthesizing Unit <tri_buf_8>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\tri_buf_8.vhd".
    Found 1-bit tristate buffer for signal <DOUT<7>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<6>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<5>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<4>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<3>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<2>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<1>> created at line 43
    Found 1-bit tristate buffer for signal <DOUT<0>> created at line 43
    Summary:
	inferred   8 Tristate(s).
Unit <tri_buf_8> synthesized.

Synthesizing Unit <SFR_Address_Decoder>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_Address_Decoder.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SFR_Address_Decoder> synthesized.

Synthesizing Unit <sfr_8_output>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_CONFIG.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Q_internal>.
    Found 1-bit tristate buffer for signal <DOUT<7>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<6>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<5>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<4>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<3>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<2>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<1>> created at line 61
    Found 1-bit tristate buffer for signal <DOUT<0>> created at line 61
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sfr_8_output> synthesized.

Synthesizing Unit <sfr_8_input>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_STATUS.vhd".
WARNING:Xst:653 - Signal <Q<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <Q_internal>.
    Found 1-bit tristate buffer for signal <DOUT<7>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<6>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<5>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<4>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<3>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<2>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<1>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<0>> created at line 56
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sfr_8_input> synthesized.

Synthesizing Unit <sfr_8_output_pulse>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_TRIG.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Q_internal>.
    Found 1-bit tristate buffer for signal <DOUT<7>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<6>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<5>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<4>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<3>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<2>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<1>> created at line 56
    Found 1-bit tristate buffer for signal <DOUT<0>> created at line 56
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sfr_8_output_pulse> synthesized.

Synthesizing Unit <Clock>.
    Related source file is "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Clock.vhd".
    Summary:
	no macro.
Unit <Clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Registers                                            : 59
 1-bit register                                        : 31
 16-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 3
 5-bit register                                        : 1
 8-bit register                                        : 16
 9-bit register                                        : 1
# Latches                                              : 92
 1-bit latch                                           : 92
# Comparators                                          : 4
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 3
# Multiplexers                                         : 801
 1-bit 2-to-1 multiplexer                              : 451
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 21
 1-bit 7-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 13
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 163
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 6-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 107
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 22
# Tristates                                            : 75
 1-bit tristate buffer                                 : 75
# FSMs                                                 : 3
# Xors                                                 : 191
 1-bit xor2                                            : 165
 1-bit xor3                                            : 22
 1-bit xor4                                            : 1
 1-bit xor8                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Memory.ngc>.
Loading core <Memory> for timing and area information for instance <XLXI_9>.
INFO:Xst:2261 - The FF/Latch <Q_internal_0> in Unit <XLXI_99> is equivalent to the following 3 FFs/Latches, which will be removed : <Q_internal_1> <Q_internal_2> <Q_internal_3> 
WARNING:Xst:1710 - FF/Latch <q_15> (without init value) has a constant value of 0 in block <addr_L>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <addr_L>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_0> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_1> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_3> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_4> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_2> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_6> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_7> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_1_5> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_0> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_1> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_7> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_3> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_4> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_2> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_5> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CHIP_DATA_0_6> has a constant value of 1 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_internal_0> (without init value) has a constant value of 0 in block <XLXI_99>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Q_internal_0> of sequential type is unconnected in block <XLXI_100>.
WARNING:Xst:2677 - Node <Q_internal_1> of sequential type is unconnected in block <XLXI_100>.
WARNING:Xst:2677 - Node <Q_internal_2> of sequential type is unconnected in block <XLXI_100>.
WARNING:Xst:2677 - Node <Q_internal_3> of sequential type is unconnected in block <XLXI_100>.
WARNING:Xst:2677 - Node <Q_internal_5> of sequential type is unconnected in block <XLXI_100>.

Synthesizing (advanced) Unit <DelayModule>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DelayModule> synthesized (advanced).
WARNING:Xst:2677 - Node <Q_internal_0> of sequential type is unconnected in block <sfr_8_output_pulse>.
WARNING:Xst:2677 - Node <Q_internal_1> of sequential type is unconnected in block <sfr_8_output_pulse>.
WARNING:Xst:2677 - Node <Q_internal_2> of sequential type is unconnected in block <sfr_8_output_pulse>.
WARNING:Xst:2677 - Node <Q_internal_3> of sequential type is unconnected in block <sfr_8_output_pulse>.
WARNING:Xst:2677 - Node <Q_internal_5> of sequential type is unconnected in block <sfr_8_output_pulse>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 240
 Flip-Flops                                            : 240
# Comparators                                          : 4
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 3
# Multiplexers                                         : 799
 1-bit 2-to-1 multiplexer                              : 449
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 21
 1-bit 7-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 13
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 163
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 6-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 107
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 22
# FSMs                                                 : 3
# Xors                                                 : 191
 1-bit xor2                                            : 165
 1-bit xor3                                            : 22
 1-bit xor4                                            : 1
 1-bit xor8                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Q_internal_0> (without init value) has a constant value of 0 in block <sfr_8_input>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_internal_1> (without init value) has a constant value of 0 in block <sfr_8_input>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_internal_2> (without init value) has a constant value of 0 in block <sfr_8_input>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_internal_3> (without init value) has a constant value of 0 in block <sfr_8_input>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <q_0> in Unit <Latch16Bit> is equivalent to the following FF/Latch, which will be removed : <q_15> 
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <Latch16Bit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/FSM_1> on signal <TSTATES[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1000  | 1000
 0111  | 0111
 0011  | 0011
 1001  | 1001
 0100  | 0100
 0101  | 0101
 0110  | 0110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/FSM_0> on signal <PRIO_ENCODE[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 111   | 111
 100   | 100
 011   | 011
 010   | 010
 001   | 001
 000   | 000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/FSM_2> on signal <MCYCLE[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 000
 010   | 001
 011   | 010
 100   | 011
 101   | 100
-------------------
INFO:Xst:1901 - Instance XLXI_105/pll_base_inst in unit XLXI_105/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2170 - Unit System : the following signal(s) form a combinatorial loop: XLXI_2/XLXI_5/WE_ARE_RESETTING_HAVE_WE_RESET_AND_907_o, XLXI_2/XLXN_2, nMR.
WARNING:Xst:2170 - Unit mem_trans_reader : the following signal(s) form a combinatorial loop: delay_needed<0>, READING_STATE<1>_mmx_out, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0>, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0>, READING_STATE<0>1, READING_STATE<1>, flag, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>, _n0233, OE_int, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>, delay_inst/GND_19_o_count[31]_equal_4_o, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>, READING_STATE<2>1.
WARNING:Xst:2170 - Unit mem_trans_reader : the following signal(s) form a combinatorial loop: READING_STATE<0>1.
WARNING:Xst:2170 - Unit mem_trans_reader : the following signal(s) form a combinatorial loop: READING_STATE<2>1.
WARNING:Xst:2170 - Unit mem_trans_writer : the following signal(s) form a combinatorial loop: delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0>, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>, delay_needed<0>, WRITING_STATE<2>1, _n0222, delay_inst/GND_19_o_count[31]_equal_4_o, ADDRESS<15>, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>, flag, WRITING_STATE<1>, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>, WRITING_STATE<0>1, delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0>.
WARNING:Xst:2170 - Unit mem_trans_writer : the following signal(s) form a combinatorial loop: WRITING_STATE<2>1.
WARNING:Xst:2170 - Unit mem_trans_writer : the following signal(s) form a combinatorial loop: WRITING_STATE<1>.
WARNING:Xst:2170 - Unit mem_trans_writer : the following signal(s) form a combinatorial loop: WRITING_STATE<0>1.
WARNING:Xst:2042 - Unit tri_buf_8: 8 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>.
WARNING:Xst:2042 - Unit sfr_8_output_pulse: 8 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>.
WARNING:Xst:2042 - Unit sfr_8_output: 8 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>.
WARNING:Xst:2042 - Unit mem_trans_writer: 8 internal tristates are replaced by logic (pull-up yes): DATA<0>, DATA<1>, DATA<2>, DATA<3>, DATA<4>, DATA<5>, DATA<6>, DATA<7>.
WARNING:Xst:2042 - Unit mem_trans_reader: 16 internal tristates are replaced by logic (pull-up yes): ADDRESS<0>, ADDRESS<10>, ADDRESS<11>, ADDRESS<12>, ADDRESS<13>, ADDRESS<14>, ADDRESS<15>, ADDRESS<1>, ADDRESS<2>, ADDRESS<3>, ADDRESS<4>, ADDRESS<5>, ADDRESS<6>, ADDRESS<7>, ADDRESS<8>, ADDRESS<9>.
WARNING:Xst:2042 - Unit MS1553_master: 8 internal tristates are replaced by logic (pull-up yes): IDATA<0>, IDATA<1>, IDATA<2>, IDATA<3>, IDATA<4>, IDATA<5>, IDATA<6>, IDATA<7>.
WARNING:Xst:2042 - Unit I8085_c: 3 internal tristates are replaced by logic (pull-up yes): IOMBAR, RDBAR, WRBAR.
WARNING:Xst:2042 - Unit sfr_8_input: 8 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>.

Optimizing unit <Latch8Bit> ...

Optimizing unit <Latch16Bit> ...

Optimizing unit <System> ...

Optimizing unit <I8085_c> ...

Optimizing unit <mem_trans_reader> ...

Optimizing unit <mem_trans_writer> ...

Optimizing unit <Mem8085_Controller> ...
WARNING:Xst:1710 - FF/Latch <XLXI_1/TRAPFF> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/RST75FF> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/PRIO_ENCODE_FSM_FFd1> (without init value) has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/PRIO_ENCODE_FSM_FFd3> (without init value) has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_6> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_5> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_2> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_4> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_3> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_7> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_1> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_0_0> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_5> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_7> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_6> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_4> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_3> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_2> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_1> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/XLXI_4/CHIP_DATA_1_0> has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_1/S0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <XLXI_1/S1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <XLXI_1/SOD_FF> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <XLXI_1/HLDA> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <XLXI_1/RESETOUTFF> of sequential type is unconnected in block <System>.
WARNING:Xst:1710 - FF/Latch <XLXI_1/PRIO_ENCODE_FSM_FFd2> (without init value) has a constant value of 1 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/EI_ENABLE> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_1/INTA> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_1/EI_FF> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_1/END_INST_flag> of sequential type is unconnected in block <System>.
WARNING:Xst:1710 - FF/Latch <XLXI_1/HOLDFF> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block System, actual ratio is 9.
WARNING:Xst:1426 - The value init of the FF/Latch XLXI_2/XLXI_5/HAVE_WE_RESET hinder the constant cleaning in the block System.
   You should achieve better results by setting this init to 1.
FlipFlop XLXI_1/IGROUP_1 has been replicated 1 time(s)
Latch XLXI_2/XLXI_3/wr_L/q has been replicated 8 time(s) to handle iob=true attribute.
FlipFlop XLXI_98/Q_internal_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_2/XLXI_5/HAVE_WE_RESET has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_98/Q_internal_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_98/Q_internal_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_98/Q_internal_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_98/Q_internal_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 334
 Flip-Flops                                            : 334

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2757
#      GND                         : 3
#      INV                         : 10
#      LUT1                        : 93
#      LUT2                        : 73
#      LUT3                        : 148
#      LUT4                        : 151
#      LUT5                        : 481
#      LUT6                        : 1444
#      MUXCY                       : 111
#      MUXF7                       : 146
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 418
#      FD                          : 6
#      FDC                         : 9
#      FDCE                        : 169
#      FDCE_1                      : 19
#      FDE                         : 125
#      FDPE                        : 8
#      LD                          : 66
#      LDE_1                       : 16
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 48
#      IBUF                        : 6
#      IBUFGDS                     : 1
#      OBUF                        : 33
#      OBUFT                       : 8
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             401  out of  54576     0%  
 Number of Slice LUTs:                 2400  out of  27288     8%  
    Number used as Logic:              2400  out of  27288     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2474
   Number with an unused Flip Flop:    2073  out of   2474    83%  
   Number with an unused LUT:            74  out of   2474     2%  
   Number of fully used LUT-FF pairs:   327  out of   2474    13%  
   Number of unique control sets:        45

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    296    16%  
    IOB Flip Flops/Latches:              17

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of    116    27%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
XLXI_105/pll_base_inst/CLKOUT0                       | BUFG                                                                                                                            | 96    |
XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15                     | NONE(XLXI_2/XLXI_3/rd_L/q)                                                                                                      | 24    |
XLXI_105/pll_base_inst/CLKOUT1                       | BUFG                                                                                                                            | 254   |
XLXI_2/XLXI_4/ADDR_TEMP_0                            | NONE(XLXI_2/XLXI_4/ADDRESS_TO_CHIP_2)                                                                                           | 16    |
XLXI_1/ALE                                           | NONE(XLXI_2/XLXI_4/ADDR_TEMP_0)                                                                                                 | 10    |
nWR(XLXI_1/WRBARLogicTrst1:O)                        | NONE(*)(XLXI_98/Q_internal_7)                                                                                                   | 16    |
XLXI_2/XLXI_4/pd0_en(XLXI_2/XLXI_4/pd0_en21:O)       | NONE(*)(XLXI_2/XLXI_4/pd0_L/q_7)                                                                                                | 8     |
XLXI_2/XLXI_4/pd1_en(XLXI_2/XLXI_4/pd1_en1:O)        | NONE(*)(XLXI_2/XLXI_4/pd1_L/q_7)                                                                                                | 8     |
XLXI_2/XLXI_3/p_d0_en(XLXI_2/XLXI_3/p_d0_en1:O)      | NONE(*)(XLXI_2/XLXI_3/p_data0_L/q_7)                                                                                            | 16    |
XLXI_9/N1                                            | NONE(XLXI_9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 32    |
XLXI_2/XLXI_5/flag(XLXI_2/XLXI_5/delay_inst2/flag1:O)| NONE(*)(XLXI_2/XLXI_5/HAVE_WE_RESET)                                                                                            | 2     |
-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.325ns (Maximum Frequency: 75.049MHz)
   Minimum input arrival time before clock: 9.889ns
   Maximum output required time after clock: 18.800ns
   Maximum combinational path delay: 17.379ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_105/pll_base_inst/CLKOUT0'
  Clock period: 4.958ns (frequency: 201.679MHz)
  Total number of paths / destination ports: 4656 / 192
-------------------------------------------------------------------------
Delay:               4.958ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_3/reader/delay_inst/count_5 (FF)
  Destination:       XLXI_2/XLXI_3/reader/delay_inst/count_31 (FF)
  Source Clock:      XLXI_105/pll_base_inst/CLKOUT0 rising
  Destination Clock: XLXI_105/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_2/XLXI_3/reader/delay_inst/count_5 to XLXI_2/XLXI_3/reader/delay_inst/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  XLXI_2/XLXI_3/reader/delay_inst/count_5 (XLXI_2/XLXI_3/reader/delay_inst/count_5)
     LUT6:I0->O            1   0.203   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<1> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>)
     MUXCY:CI->O          10   0.213   0.961  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<5> (XLXI_2/XLXI_3/reader/delay_inst/GND_19_o_count[31]_equal_4_o)
     LUT2:I0->O           32   0.203   1.291  XLXI_2/XLXI_3/reader/delay_inst/flag1 (XLXI_2/XLXI_3/reader/flag)
     FDCE:CLR                  0.430          XLXI_2/XLXI_3/reader/delay_inst/count_0
    ----------------------------------------
    Total                      4.958ns (1.725ns logic, 3.233ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_105/pll_base_inst/CLKOUT1'
  Clock period: 13.325ns (frequency: 75.049MHz)
  Total number of paths / destination ports: 80208 / 1064
-------------------------------------------------------------------------
Delay:               6.662ns (Levels of Logic = 5)
  Source:            XLXI_1/RD2 (FF)
  Destination:       XLXI_1/P2.ALU_OUT_8 (FF)
  Source Clock:      XLXI_105/pll_base_inst/CLKOUT1 falling
  Destination Clock: XLXI_105/pll_base_inst/CLKOUT1 rising

  Data Path: XLXI_1/RD2 to XLXI_1/P2.ALU_OUT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.447   0.755  XLXI_1/RD2 (XLXI_1/RD2)
     LUT6:I4->O            1   0.203   0.579  XLXI_1/RDBARLogicTrst1_1 (XLXI_1/RDBARLogicTrst1)
     INV:I->O             46   0.568   1.491  XLXI_94 (RE)
     LUT6:I5->O           12   0.205   1.253  IDATA<4>LogicTrst (IDATA<4>)
     LUT6:I1->O            3   0.203   0.651  XLXI_1/ID[5]_ID[4]_AND_395_o1 (XLXI_1/ID[5]_ID[4]_AND_395_o)
     LUT6:I5->O            1   0.205   0.000  XLXI_1/Mmux_IGROUP[1]_TSTATES[3]_MUX_242_o12210 (XLXI_1/IGROUP[1]_TSTATES[3]_mux_1229_OUT<6>)
     FDE:D                     0.102          XLXI_1/P2.ALU_OUT_6
    ----------------------------------------
    Total                      6.662ns (1.933ns logic, 4.729ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.047ns (Levels of Logic = 2)
  Source:            CPU_RESET (PAD)
  Destination:       XLXI_2/XLXI_3/rd_L/q (LATCH)
  Destination Clock: XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15 falling

  Data Path: CPU_RESET to XLXI_2/XLXI_3/rd_L/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.585  XLXI_101 (CPU_RESET_BUF)
     LUT6:I0->O           86   0.203   0.000  XLXI_1/RDBARLogicTrst1 (XLXI_2/XLXI_4/ADDR_TEMP[0]_ADDR_TEMP[0]_OR_564_o_inv)
     LD:D                      0.037          XLXI_2/XLXI_3/rd_L/q
    ----------------------------------------
    Total                      3.047ns (1.462ns logic, 1.585ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_105/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 803 / 470
-------------------------------------------------------------------------
Offset:              8.267ns (Levels of Logic = 6)
  Source:            CPU_RESET (PAD)
  Destination:       XLXI_1/P2.ALU_OUT_8 (FF)
  Destination Clock: XLXI_105/pll_base_inst/CLKOUT1 rising

  Data Path: CPU_RESET to XLXI_1/P2.ALU_OUT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.585  XLXI_101 (CPU_RESET_BUF)
     LUT6:I0->O            1   0.203   0.579  XLXI_1/RDBARLogicTrst1_1 (XLXI_1/RDBARLogicTrst1)
     INV:I->O             46   0.568   1.491  XLXI_94 (RE)
     LUT6:I5->O           12   0.205   1.253  IDATA<4>LogicTrst (IDATA<4>)
     LUT6:I1->O            3   0.203   0.651  XLXI_1/ID[5]_ID[4]_AND_395_o1 (XLXI_1/ID[5]_ID[4]_AND_395_o)
     LUT6:I5->O            1   0.205   0.000  XLXI_1/Mmux_IGROUP[1]_TSTATES[3]_MUX_242_o12210 (XLXI_1/IGROUP[1]_TSTATES[3]_mux_1229_OUT<6>)
     FDE:D                     0.102          XLXI_1/P2.ALU_OUT_6
    ----------------------------------------
    Total                      8.267ns (2.708ns logic, 5.559ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nWR'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.444ns (Levels of Logic = 2)
  Source:            CPU_RESET (PAD)
  Destination:       XLXI_98/Q_internal_7 (FF)
  Destination Clock: nWR rising

  Data Path: CPU_RESET to XLXI_98/Q_internal_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.220  XLXI_101 (CPU_RESET_BUF)
     INV:I->O             16   0.568   1.004  XLXI_108 (CPU_RESET_BUF_INV)
     FDCE_1:CLR                0.430          XLXI_98/Q_internal_0
    ----------------------------------------
    Total                      4.444ns (2.220ns logic, 2.224ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_105/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 160 / 64
-------------------------------------------------------------------------
Offset:              9.889ns (Levels of Logic = 12)
  Source:            CPU_RESET (PAD)
  Destination:       XLXI_2/XLXI_3/writer/delay_inst/count_31 (FF)
  Destination Clock: XLXI_105/pll_base_inst/CLKOUT0 rising

  Data Path: CPU_RESET to XLXI_2/XLXI_3/writer/delay_inst/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.449  XLXI_101 (CPU_RESET_BUF)
     LUT3:I0->O           12   0.205   1.137  XLXI_1/WRBARLogicTrst1 (nWR)
     LUT5:I2->O           17   0.205   1.256  XLXI_2/XLXI_3/writer/WRITING_STATE<1>1 (XLXI_2/XLXI_3/writer/WRITING_STATE<1>)
     LUT4:I1->O            1   0.205   0.808  XLXI_2/XLXI_3/writer/delay_needed<14>1 (XLXI_2/XLXI_3/writer/delay_needed<2>)
     LUT6:I3->O            1   0.205   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<5> (XLXI_2/XLXI_3/writer/delay_inst/GND_19_o_count[31]_equal_4_o)
     LUT2:I0->O           41   0.203   1.419  XLXI_2/XLXI_3/writer/delay_inst/flag1 (XLXI_2/XLXI_3/writer/flag)
     FDCE:CLR                  0.430          XLXI_2/XLXI_3/writer/delay_inst/count_0
    ----------------------------------------
    Total                      9.889ns (3.136ns logic, 6.753ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15'
  Total number of paths / destination ports: 294 / 27
-------------------------------------------------------------------------
Offset:              13.524ns (Levels of Logic = 8)
  Source:            XLXI_2/XLXI_3/wr_L/q (LATCH)
  Destination:       ADDRESS<14> (PAD)
  Source Clock:      XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15 falling

  Data Path: XLXI_2/XLXI_3/wr_L/q to ADDRESS<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.808  XLXI_2/XLXI_3/wr_L/q (XLXI_2/XLXI_3/wr_L/q)
     LUT5:I2->O            5   0.205   0.943  XLXI_2/XLXI_3/OK_TO_BEGIN_WR1 (XLXI_2/XLXI_3/OK_TO_BEGIN_WR)
     LUT5:I2->O           34   0.205   1.321  XLXI_2/XLXI_3/writer/Mmux_ADDRESS171 (XLXI_2/XLXI_3/wCE)
     LUT2:I1->O           41   0.205   1.648  XLXI_2/XLXI_3/writer/delay_inst/flag1 (XLXI_2/XLXI_3/writer/flag)
     LUT5:I2->O           17   0.205   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS191 (XLXI_2/XLXI_3/writer/WRITING_STATE<0>1)
     LUT5:I0->O           17   0.203   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS1101 (XLXI_2/XLXI_3/writer/WRITING_STATE<2>1)
     LUT5:I0->O           15   0.203   0.982  XLXI_2/XLXI_3/writer/delay_needed<0>1 (XLXI_2/XLXI_3/writer/delay_needed<0>)
     LUT6:I5->O            1   0.205   0.579  XLXI_2/XLXI_3/Mmux_ADDRESS_OUT21 (ADDRESS_10_OBUF)
     OBUF:I->O                 2.571          ADDRESS_10_OBUF (ADDRESS<10>)
    ----------------------------------------
    Total                     13.524ns (4.500ns logic, 9.024ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_105/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 5803 / 27
-------------------------------------------------------------------------
Offset:              18.800ns (Levels of Logic = 17)
  Source:            XLXI_1/IGROUP_1 (FF)
  Destination:       ADDRESS<14> (PAD)
  Source Clock:      XLXI_105/pll_base_inst/CLKOUT1 rising

  Data Path: XLXI_1/IGROUP_1 to ADDRESS<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           285   0.447   2.414  XLXI_1/IGROUP_1 (XLXI_1/IGROUP_1)
     LUT6:I1->O           17   0.203   1.028  XLXI_1/READY_PWR_6_o_OR_522_o11 (XLXI_1/READY_PWR_6_o_OR_522_o1)
     LUT3:I2->O           12   0.205   1.137  XLXI_1/WRBARLogicTrst1 (nWR)
     LUT5:I2->O           17   0.205   1.256  XLXI_2/XLXI_3/writer/WRITING_STATE<1>1 (XLXI_2/XLXI_3/writer/WRITING_STATE<1>)
     LUT4:I1->O            1   0.205   0.808  XLXI_2/XLXI_3/writer/delay_needed<14>1 (XLXI_2/XLXI_3/writer/delay_needed<2>)
     LUT6:I3->O            1   0.205   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<5> (XLXI_2/XLXI_3/writer/delay_inst/GND_19_o_count[31]_equal_4_o)
     LUT2:I0->O           41   0.203   1.648  XLXI_2/XLXI_3/writer/delay_inst/flag1 (XLXI_2/XLXI_3/writer/flag)
     LUT5:I2->O           17   0.205   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS191 (XLXI_2/XLXI_3/writer/WRITING_STATE<0>1)
     LUT5:I0->O           17   0.203   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS1101 (XLXI_2/XLXI_3/writer/WRITING_STATE<2>1)
     LUT5:I0->O           15   0.203   0.982  XLXI_2/XLXI_3/writer/delay_needed<0>1 (XLXI_2/XLXI_3/writer/delay_needed<0>)
     LUT6:I5->O            1   0.205   0.579  XLXI_2/XLXI_3/Mmux_ADDRESS_OUT21 (ADDRESS_10_OBUF)
     OBUF:I->O                 2.571          ADDRESS_10_OBUF (ADDRESS<10>)
    ----------------------------------------
    Total                     18.800ns (5.521ns logic, 13.279ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_105/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 10336 / 26
-------------------------------------------------------------------------
Offset:              12.702ns (Levels of Logic = 12)
  Source:            XLXI_2/XLXI_3/reader/delay_inst/count_5 (FF)
  Destination:       ADDRESS<14> (PAD)
  Source Clock:      XLXI_105/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_2/XLXI_3/reader/delay_inst/count_5 to ADDRESS<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  XLXI_2/XLXI_3/reader/delay_inst/count_5 (XLXI_2/XLXI_3/reader/delay_inst/count_5)
     LUT6:I0->O            1   0.203   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<1> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4> (XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>)
     MUXCY:CI->O          10   0.213   0.961  XLXI_2/XLXI_3/reader/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<5> (XLXI_2/XLXI_3/reader/delay_inst/GND_19_o_count[31]_equal_4_o)
     LUT6:I4->O           25   0.203   1.557  XLXI_2/XLXI_3/reader/Mmux_CE131 (XLXI_2/XLXI_3/reader/READING_STATE<2>1)
     LUT6:I0->O           10   0.203   1.221  XLXI_2/XLXI_3/reader/Mmux_CE121 (XLXI_2/XLXI_3/reader/READING_STATE<0>1)
     LUT6:I0->O           25   0.203   1.537  XLXI_2/XLXI_3/reader/READING_STATE<1>1 (XLXI_2/XLXI_3/reader/READING_STATE<1>)
     LUT5:I0->O           14   0.203   1.186  XLXI_2/XLXI_3/reader/ADDRESS<10>LogicTrst11 (XLXI_2/XLXI_3/reader/ADDRESS<10>LogicTrst1)
     LUT6:I3->O            1   0.205   0.579  XLXI_2/XLXI_3/Mmux_ADDRESS_OUT21 (ADDRESS_10_OBUF)
     OBUF:I->O                 2.571          ADDRESS_10_OBUF (ADDRESS<10>)
    ----------------------------------------
    Total                     12.702ns (4.680ns logic, 8.021ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_4/ADDR_TEMP_0'
  Total number of paths / destination ports: 302 / 27
-------------------------------------------------------------------------
Offset:              14.381ns (Levels of Logic = 8)
  Source:            XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15 (LATCH)
  Destination:       ADDRESS<14> (PAD)
  Source Clock:      XLXI_2/XLXI_4/ADDR_TEMP_0 rising

  Data Path: XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15 to ADDRESS<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q           41   0.498   1.667  XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15 (XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15)
     LUT5:I1->O            5   0.203   0.943  XLXI_2/XLXI_3/OK_TO_BEGIN_WR1 (XLXI_2/XLXI_3/OK_TO_BEGIN_WR)
     LUT5:I2->O           34   0.205   1.321  XLXI_2/XLXI_3/writer/Mmux_ADDRESS171 (XLXI_2/XLXI_3/wCE)
     LUT2:I1->O           41   0.205   1.648  XLXI_2/XLXI_3/writer/delay_inst/flag1 (XLXI_2/XLXI_3/writer/flag)
     LUT5:I2->O           17   0.205   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS191 (XLXI_2/XLXI_3/writer/WRITING_STATE<0>1)
     LUT5:I0->O           17   0.203   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS1101 (XLXI_2/XLXI_3/writer/WRITING_STATE<2>1)
     LUT5:I0->O           15   0.203   0.982  XLXI_2/XLXI_3/writer/delay_needed<0>1 (XLXI_2/XLXI_3/writer/delay_needed<0>)
     LUT6:I5->O            1   0.205   0.579  XLXI_2/XLXI_3/Mmux_ADDRESS_OUT21 (ADDRESS_10_OBUF)
     OBUF:I->O                 2.571          ADDRESS_10_OBUF (ADDRESS<10>)
    ----------------------------------------
    Total                     14.381ns (4.498ns logic, 9.883ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_3/p_d0_en'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              4.795ns (Levels of Logic = 2)
  Source:            XLXI_2/XLXI_3/p_data0_L/q_7 (LATCH)
  Destination:       DATA<7> (PAD)
  Source Clock:      XLXI_2/XLXI_3/p_d0_en falling

  Data Path: XLXI_2/XLXI_3/p_data0_L/q_7 to DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.944  XLXI_2/XLXI_3/p_data0_L/q_7 (XLXI_2/XLXI_3/p_data0_L/q_7)
     LUT6:I0->O            1   0.203   0.579  XLXI_2/XLXI_3/writer/DATA<7>LogicTrst1 (XLXI_2/XLXI_3/wDATA<7>)
     OBUFT:I->O                2.571          DATA_7_OBUFT (DATA<7>)
    ----------------------------------------
    Total                      4.795ns (3.272ns logic, 1.523ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nWR'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_98/Q_internal_7_1 (FF)
  Destination:       BCENA (PAD)
  Source Clock:      nWR rising

  Data Path: XLXI_98/Q_internal_7_1 to BCENA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           1   0.447   0.579  XLXI_98/Q_internal_7_1 (XLXI_98/Q_internal_7_1)
     OBUF:I->O                 2.571          BCENA_OBUF (BCENA)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_5/flag'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_5/HAVE_WE_RESET_1 (FF)
  Destination:       nMR (PAD)
  Source Clock:      XLXI_2/XLXI_5/flag rising

  Data Path: XLXI_2/XLXI_5/HAVE_WE_RESET_1 to nMR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_2/XLXI_5/HAVE_WE_RESET_1 (XLXI_2/XLXI_5/HAVE_WE_RESET_1)
     OBUF:I->O                 2.571          nMR_OBUF (nMR)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 749 / 27
-------------------------------------------------------------------------
Delay:               17.379ns (Levels of Logic = 17)
  Source:            CPU_RESET (PAD)
  Destination:       ADDRESS<14> (PAD)

  Data Path: CPU_RESET to ADDRESS<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.449  XLXI_101 (CPU_RESET_BUF)
     LUT3:I0->O           12   0.205   1.137  XLXI_1/WRBARLogicTrst1 (nWR)
     LUT5:I2->O           17   0.205   1.256  XLXI_2/XLXI_3/writer/WRITING_STATE<1>1 (XLXI_2/XLXI_3/writer/WRITING_STATE<1>)
     LUT4:I1->O            1   0.205   0.808  XLXI_2/XLXI_3/writer/delay_needed<14>1 (XLXI_2/XLXI_3/writer/delay_needed<2>)
     LUT6:I3->O            1   0.205   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4> (XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  XLXI_2/XLXI_3/writer/delay_inst/Mcompar_GND_19_o_count[31]_equal_4_o_cy<5> (XLXI_2/XLXI_3/writer/delay_inst/GND_19_o_count[31]_equal_4_o)
     LUT2:I0->O           41   0.203   1.648  XLXI_2/XLXI_3/writer/delay_inst/flag1 (XLXI_2/XLXI_3/writer/flag)
     LUT5:I2->O           17   0.205   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS191 (XLXI_2/XLXI_3/writer/WRITING_STATE<0>1)
     LUT5:I0->O           17   0.203   1.372  XLXI_2/XLXI_3/writer/Mmux_ADDRESS1101 (XLXI_2/XLXI_3/writer/WRITING_STATE<2>1)
     LUT5:I0->O           15   0.203   0.982  XLXI_2/XLXI_3/writer/delay_needed<0>1 (XLXI_2/XLXI_3/writer/delay_needed<0>)
     LUT6:I5->O            1   0.205   0.579  XLXI_2/XLXI_3/Mmux_ADDRESS_OUT21 (ADDRESS_10_OBUF)
     OBUF:I->O                 2.571          ADDRESS_10_OBUF (ADDRESS<10>)
    ----------------------------------------
    Total                     17.379ns (6.093ns logic, 11.286ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/ALE
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_105/pll_base_inst/CLKOUT1|         |         |    2.003|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_105/pll_base_inst/CLKOUT0
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_105/pll_base_inst/CLKOUT0  |    4.958|         |         |         |
XLXI_105/pll_base_inst/CLKOUT1  |   11.309|    8.724|         |         |
XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15|         |    6.034|         |         |
XLXI_2/XLXI_4/ADDR_TEMP_0       |    6.891|         |         |         |
XLXI_2/XLXI_5/flag              |    3.019|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_105/pll_base_inst/CLKOUT1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_1/ALE                    |         |    2.924|         |         |
XLXI_105/pll_base_inst/CLKOUT1|   10.619|    6.662|    6.142|         |
nWR                           |    5.135|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_3/p_d0_en
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_2/XLXI_4/pd0_en|         |         |    1.114|         |
XLXI_2/XLXI_4/pd1_en|         |         |    1.114|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_4/ADDRESS_TO_CHIP_15
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_105/pll_base_inst/CLKOUT1|         |         |    4.562|         |
XLXI_2/XLXI_4/ADDR_TEMP_0     |         |         |    2.262|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_4/ADDR_TEMP_0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_1/ALE                    |         |    2.680|         |         |
XLXI_105/pll_base_inst/CLKOUT1|    3.038|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_4/pd0_en
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_105/pll_base_inst/CLKOUT1|         |         |    2.003|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_4/pd1_en
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_105/pll_base_inst/CLKOUT1|         |         |    2.003|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nWR
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_105/pll_base_inst/CLKOUT1|    5.775|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 116.00 secs
Total CPU time to Xst completion: 115.86 secs
 
--> 

Total memory usage is 311124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  177 (   0 filtered)
Number of infos    :   12 (   0 filtered)

