
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 295.703 ; gain = 69.066
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 348.762 ; gain = 53.059
Command: synth_design -top design_1_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 457.781 ; gain = 102.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (2#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_gpio_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_gpio_1' of module 'design_1_axi_gpio_1_0' requires 22 connections, but only 21 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:259]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (3#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:281]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (4#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:305]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_1_1' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_uartlite_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_1_1' (5#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_uartlite_1_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_1' of module 'design_1_axi_uartlite_1_1' requires 22 connections, but only 21 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:327]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_2_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_uartlite_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_2_0' (6#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_axi_uartlite_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_2' of module 'design_1_axi_uartlite_2_0' requires 22 connections, but only 21 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:349]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 5 connections, but only 3 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:371]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (8#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (9#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (10#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:660]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:1782]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (11#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:1782]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:1914]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (12#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:1914]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2046]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (13#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2046]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2178]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (14#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2178]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2310]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (15#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2310]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2442]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (16#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2442]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2574]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (17#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2574]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2940]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (18#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2940]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (19#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:1741]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (20#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:660]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2706]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (21#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (22#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2852]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (23#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (24#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2898]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (25#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2923]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (26#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:2706]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (27#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 9 given [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:646]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (28#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (29#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (30#1) [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 510.313 ; gain = 154.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 510.313 ; gain = 154.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp18/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp18/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp19/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp19/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp20/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp20/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp21/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp21/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp22/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp22/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp23/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp23/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp24/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp24/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp25/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp25/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp26/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp26/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp27/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp27/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp28/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp28/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp29/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp29/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp30/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp30/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp31/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp31/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp32/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp32/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp33/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp33/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp34/design_1_axi_uartlite_1_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_2'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp34/design_1_axi_uartlite_1_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_2'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp35/design_1_axi_uartlite_1_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_1'
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp35/design_1_axi_uartlite_1_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_1'
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc:36]
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 815.246 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.997', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_1' at clock pin 's_axi_aclk' is different from the actual clock period '5.997', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_timer_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.997', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '5.997', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 815.246 ; gain = 459.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 815.246 ; gain = 459.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp19/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/.Xil/Vivado-844-DESKTOP-FIO094F/dcp19/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 815.246 ; gain = 459.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 815.246 ; gain = 459.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:35 . Memory (MB): peak = 815.246 ; gain = 459.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:03:17 . Memory (MB): peak = 817.680 ; gain = 461.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:03:17 . Memory (MB): peak = 817.902 ; gain = 462.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:03:17 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:03:23 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:03:23 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:03:23 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:03:24 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:03:24 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:03:24 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_gpio_0_0            |         1|
|3     |design_1_axi_gpio_1_0            |         1|
|4     |design_1_axi_timer_0_0           |         1|
|5     |design_1_axi_uartlite_0_0        |         1|
|6     |design_1_axi_uartlite_1_1        |         1|
|7     |design_1_axi_uartlite_2_0        |         1|
|8     |design_1_clk_wiz_0_0             |         1|
|9     |design_1_mdm_1_0                 |         1|
|10    |design_1_microblaze_0_0          |         1|
|11    |design_1_microblaze_0_axi_intc_0 |         1|
|12    |design_1_proc_sys_reset_0_0      |         1|
|13    |design_1_xlconstant_0_0          |         1|
|14    |design_1_dlmb_bram_if_cntlr_0    |         1|
|15    |design_1_dlmb_v10_0              |         1|
|16    |design_1_ilmb_bram_if_cntlr_0    |         1|
|17    |design_1_ilmb_v10_0              |         1|
|18    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_axi_gpio_0_0            |     1|
|2     |design_1_axi_gpio_1_0            |     1|
|3     |design_1_axi_timer_0_0           |     1|
|4     |design_1_axi_uartlite_0_0        |     1|
|5     |design_1_axi_uartlite_1_1        |     1|
|6     |design_1_axi_uartlite_2_0        |     1|
|7     |design_1_clk_wiz_0_0             |     1|
|8     |design_1_dlmb_bram_if_cntlr_0    |     1|
|9     |design_1_dlmb_v10_0              |     1|
|10    |design_1_ilmb_bram_if_cntlr_0    |     1|
|11    |design_1_ilmb_v10_0              |     1|
|12    |design_1_lmb_bram_0              |     1|
|13    |design_1_mdm_1_0                 |     1|
|14    |design_1_microblaze_0_0          |     1|
|15    |design_1_microblaze_0_axi_intc_0 |     1|
|16    |design_1_proc_sys_reset_0_0      |     1|
|17    |design_1_xbar_0                  |     1|
|18    |design_1_xlconstant_0_0          |     1|
|19    |IBUF                             |    12|
|20    |OBUF                             |     7|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1915|
|2     |  design_1_i                  |design_1                              |  1896|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:03:24 . Memory (MB): peak = 829.047 ; gain = 473.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:02:26 . Memory (MB): peak = 829.047 ; gain = 168.344
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:03:24 . Memory (MB): peak = 829.047 ; gain = 473.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:03:50 . Memory (MB): peak = 840.246 ; gain = 491.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01/Review_01.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 840.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 16 00:27:46 2018...
