Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 31 17:15:41 2025
| Host         : MadamImAdam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Cronometro_onBoard_timing_summary_routed.rpt -pb Cronometro_onBoard_timing_summary_routed.pb -rpx Cronometro_onBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_onBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.707        0.000                      0                  207        0.234        0.000                      0                  207        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.707        0.000                      0                  207        0.234        0.000                      0                  207        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 CR/counter_minuti/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_ore/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.768%)  route 1.436ns (71.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_minuti/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_minuti/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_minuti/temp_UMax_reg/Q
                         net (fo=1, routed)           0.812     6.593    CR/counter_minuti/count_min
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.124     6.717 r  CR/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.624     7.341    CR/counter_ore/E[0]
    SLICE_X1Y89          FDRE                                         r  CR/counter_ore/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    10.026    CR/counter_ore/CLK
    SLICE_X1Y89          FDRE                                         r  CR/counter_ore/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.047    CR/counter_ore/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 CR/counter_secondi/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_minuti/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.580ns (29.216%)  route 1.405ns (70.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_secondi/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_secondi/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_secondi/temp_UMax_reg/Q
                         net (fo=2, routed)           0.826     6.607    CR/counter_secondi/U_Max
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124     6.731 r  CR/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.579     7.310    CR/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600    10.023    CR/counter_minuti/CLK
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.202    10.061    CR/counter_minuti/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 CR/counter_secondi/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_minuti/temp_y_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.580ns (29.216%)  route 1.405ns (70.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_secondi/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_secondi/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_secondi/temp_UMax_reg/Q
                         net (fo=2, routed)           0.826     6.607    CR/counter_secondi/U_Max
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124     6.731 r  CR/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.579     7.310    CR/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600    10.023    CR/counter_minuti/CLK
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.202    10.061    CR/counter_minuti/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 CR/counter_secondi/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_minuti/temp_y_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.580ns (29.216%)  route 1.405ns (70.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_secondi/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_secondi/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_secondi/temp_UMax_reg/Q
                         net (fo=2, routed)           0.826     6.607    CR/counter_secondi/U_Max
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124     6.731 r  CR/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.579     7.310    CR/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600    10.023    CR/counter_minuti/CLK
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.202    10.061    CR/counter_minuti/temp_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 CR/counter_secondi/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_minuti/temp_y_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.580ns (29.216%)  route 1.405ns (70.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_secondi/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_secondi/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_secondi/temp_UMax_reg/Q
                         net (fo=2, routed)           0.826     6.607    CR/counter_secondi/U_Max
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124     6.731 r  CR/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.579     7.310    CR/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X5Y89          FDRE                                         r  CR/counter_minuti/temp_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.601    10.024    CR/counter_minuti/CLK
    SLICE_X5Y89          FDRE                                         r  CR/counter_minuti/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.300    
                         clock uncertainty           -0.035    10.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.202    10.062    CR/counter_minuti/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 CR/counter_minuti/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_ore/temp_y_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.580ns (30.930%)  route 1.295ns (69.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_minuti/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_minuti/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_minuti/temp_UMax_reg/Q
                         net (fo=1, routed)           0.812     6.593    CR/counter_minuti/count_min
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.124     6.717 r  CR/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.483     7.200    CR/counter_ore/E[0]
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    10.026    CR/counter_ore/CLK
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.202    10.047    CR/counter_ore/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 CR/counter_minuti/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_ore/temp_y_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.580ns (30.930%)  route 1.295ns (69.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_minuti/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_minuti/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_minuti/temp_UMax_reg/Q
                         net (fo=1, routed)           0.812     6.593    CR/counter_minuti/count_min
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.124     6.717 r  CR/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.483     7.200    CR/counter_ore/E[0]
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    10.026    CR/counter_ore/CLK
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.202    10.047    CR/counter_ore/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 CR/counter_minuti/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_ore/temp_y_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.580ns (30.930%)  route 1.295ns (69.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_minuti/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_minuti/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_minuti/temp_UMax_reg/Q
                         net (fo=1, routed)           0.812     6.593    CR/counter_minuti/count_min
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.124     6.717 r  CR/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.483     7.200    CR/counter_ore/E[0]
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    10.026    CR/counter_ore/CLK
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.202    10.047    CR/counter_ore/temp_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 CR/counter_minuti/temp_UMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_ore/temp_y_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.580ns (30.930%)  route 1.295ns (69.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/counter_minuti/CLK
    SLICE_X5Y90          FDRE                                         r  CR/counter_minuti/temp_UMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  CR/counter_minuti/temp_UMax_reg/Q
                         net (fo=1, routed)           0.812     6.593    CR/counter_minuti/count_min
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.124     6.717 r  CR/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.483     7.200    CR/counter_ore/E[0]
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    10.026    CR/counter_ore/CLK
    SLICE_X1Y90          FDRE                                         r  CR/counter_ore/temp_y_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.202    10.047    CR/counter_ore/temp_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 CR/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_secondi/temp_y_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.637ns (40.022%)  route 0.955ns (59.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    CR/base_dei_tempi/CLK
    SLICE_X6Y89          FDRE                                         r  CR/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  CR/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.408     6.251    CR/base_dei_tempi/clock_out
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.119     6.370 r  CR/base_dei_tempi/temp_y[5]_i_1/O
                         net (fo=6, routed)           0.546     6.916    CR/counter_secondi/E[0]
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.602    10.025    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.410     9.855    CR/counter_secondi/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  2.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 BA/CU/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BA/reg_sec/load_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.093%)  route 0.179ns (55.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BA/CU/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  BA/CU/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BA/CU/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.179     1.841    BA/reg_sec/Q[0]
    SLICE_X7Y92          FDRE                                         r  BA/reg_sec/load_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.038    BA/reg_sec/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  BA/reg_sec/load_reg_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    BA/reg_sec/load_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CR/counter_ore/temp_y_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_ore/temp_y_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.335ns  (logic 0.191ns (56.934%)  route 0.144ns (43.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 7.040 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     6.521    CR/counter_ore/CLK
    SLICE_X1Y89          FDRE                                         r  CR/counter_ore/temp_y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.146     6.667 f  CR/counter_ore/temp_y_reg[0]/Q
                         net (fo=6, routed)           0.144     6.812    CR/counter_ore/out_ore_C[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.045     6.857 r  CR/counter_ore/temp_y[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.857    CR/counter_ore/p_1_in[0]
    SLICE_X1Y89          FDRE                                         r  CR/counter_ore/temp_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     7.040    CR/counter_ore/CLK
    SLICE_X1Y89          FDRE                                         r  CR/counter_ore/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.099     6.620    CR/counter_ore/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CR/counter_minuti/temp_y_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_minuti/temp_y_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.833%)  route 0.145ns (43.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.601     6.520    CR/counter_minuti/CLK
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.146     6.666 f  CR/counter_minuti/temp_y_reg[0]/Q
                         net (fo=8, routed)           0.145     6.811    CR/counter_minuti/out_min_C[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.045     6.856 r  CR/counter_minuti/temp_y[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.856    CR/counter_minuti/temp_y[0]_i_1__0_n_0
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     7.037    CR/counter_minuti/CLK
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.099     6.619    CR/counter_minuti/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CR/counter_secondi/temp_y_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_secondi/temp_y_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.191ns (50.182%)  route 0.190ns (49.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     6.521    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  CR/counter_secondi/temp_y_reg[2]/Q
                         net (fo=10, routed)          0.190     6.857    CR/counter_secondi/out_sec_C[2]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.045     6.902 r  CR/counter_secondi/temp_y[3]_i_1/O
                         net (fo=1, routed)           0.000     6.902    CR/counter_secondi/temp_y[3]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     7.038    CR/counter_secondi/CLK
    SLICE_X6Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.124     6.661    CR/counter_secondi/temp_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.661    
                         arrival time                           6.902    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CR/counter_minuti/temp_y_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/counter_minuti/temp_y_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.360ns  (logic 0.191ns (53.080%)  route 0.169ns (46.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.601     6.520    CR/counter_minuti/CLK
    SLICE_X4Y88          FDRE                                         r  CR/counter_minuti/temp_y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.146     6.666 r  CR/counter_minuti/temp_y_reg[0]/Q
                         net (fo=8, routed)           0.169     6.835    CR/counter_minuti/out_min_C[0]
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.045     6.880 r  CR/counter_minuti/temp_y[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.880    CR/counter_minuti/temp_y[2]_i_1__0_n_0
    SLICE_X5Y89          FDRE                                         r  CR/counter_minuti/temp_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     7.037    CR/counter_minuti/CLK
    SLICE_X5Y89          FDRE                                         r  CR/counter_minuti/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.536    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.098     6.634    CR/counter_minuti/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.880    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BA/deb/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BA/deb/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BA/deb/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BA/deb/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BA/deb/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.165     1.828    BA/deb/BTN_state[1]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  BA/deb/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    BA/deb/BTN_state__0[1]
    SLICE_X3Y88          FDRE                                         r  BA/deb/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.040    BA/deb/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BA/deb/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    BA/deb/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 BA/deb/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BA/deb/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.878%)  route 0.166ns (47.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.600     1.519    BA/deb/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  BA/deb/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BA/deb/deb.count_reg[0]/Q
                         net (fo=4, routed)           0.166     1.826    BA/deb/deb.count_reg_n_0_[0]
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  BA/deb/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    BA/deb/deb.count[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  BA/deb/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    BA/deb/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  BA/deb/deb.count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.611    BA/deb/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BA/deb/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BA/deb/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.471%)  route 0.168ns (47.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BA/deb/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BA/deb/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BA/deb/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.168     1.831    BA/deb/count
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  BA/deb/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.876    BA/deb/CLEARED_BTN_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  BA/deb/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.040    BA/deb/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BA/deb/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    BA/deb/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BA/deb/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BA/deb/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  BA/deb/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  BA/deb/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.812    BA/deb/deb.count_reg_n_0_[23]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  BA/deb/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    BA/deb/deb.count_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  BA/deb/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  BA/deb/deb.count_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    BA/deb/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BA/deb/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BA/deb/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  BA/deb/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.812    BA/deb/deb.count_reg_n_0_[31]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  BA/deb/deb.count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.922    BA/deb/deb.count_reg[31]_i_3_n_5
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[31]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    BA/deb/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     BA/deb/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     BA/deb/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     BA/deb/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     BA/deb/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     BA/deb/deb.count_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     BA/deb/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     BA/deb/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     BA/CU/FSM_onehot_stato_corrente_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     BA/deb/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     BA/deb/CLEARED_BTN_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 4.773ns (44.338%)  route 5.993ns (55.662%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  CR/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           1.521    12.305    CR/counter_secondi/out_sec_C[4]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.429    CR/counter_secondi/catodi_OBUF[6]_inst_i_23_n_0
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.641 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.570    13.211    CR/counter_ore/catodi_OBUF[4]_inst_i_1_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.299    13.510 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.988    14.499    CR/counter_ore/sel0[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124    14.623 r  CR/counter_ore/catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.914    17.536    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.092 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.092    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 4.933ns (46.663%)  route 5.638ns (53.337%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.422    10.748 r  CR/counter_secondi/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.342    12.089    CR/counter_secondi/out_sec_C[1]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.299    12.388 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.000    12.388    CR/counter_secondi/catodi_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.600 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.443    13.044    CR/counter_ore/catodi_OBUF[4]_inst_i_1_4
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.299    13.343 r  CR/counter_ore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.763    14.106    CR/counter_ore/sel0[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124    14.230 r  CR/counter_ore/catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.090    17.320    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.897 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.897    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.374ns  (logic 4.779ns (46.066%)  route 5.595ns (53.934%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  CR/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           1.521    12.305    CR/counter_secondi/out_sec_C[4]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.429    CR/counter_secondi/catodi_OBUF[6]_inst_i_23_n_0
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.641 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.570    13.211    CR/counter_ore/catodi_OBUF[4]_inst_i_1_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.299    13.510 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.816    14.327    CR/counter_ore/sel0[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124    14.451 r  CR/counter_ore/catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.688    17.139    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.699 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.699    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 4.768ns (46.956%)  route 5.386ns (53.044%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  CR/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           1.521    12.305    CR/counter_secondi/out_sec_C[4]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.429    CR/counter_secondi/catodi_OBUF[6]_inst_i_23_n_0
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.641 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.570    13.211    CR/counter_ore/catodi_OBUF[4]_inst_i_1_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.299    13.510 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.981    14.492    CR/counter_ore/sel0[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124    14.616 r  CR/counter_ore/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.314    16.930    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.480 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.480    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 4.752ns (48.421%)  route 5.061ns (51.579%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  CR/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           1.521    12.305    CR/counter_secondi/out_sec_C[4]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.429    CR/counter_secondi/catodi_OBUF[6]_inst_i_23_n_0
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.641 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.570    13.211    CR/counter_ore/catodi_OBUF[4]_inst_i_1_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.299    13.510 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.823    14.334    CR/counter_ore/sel0[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.124    14.458 r  CR/counter_ore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.148    16.605    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.139 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.139    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.711ns (48.776%)  route 4.948ns (51.224%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  CR/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           1.521    12.305    CR/counter_secondi/out_sec_C[4]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.429    CR/counter_secondi/catodi_OBUF[6]_inst_i_23_n_0
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.641 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.570    13.211    CR/counter_ore/catodi_OBUF[4]_inst_i_1_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.299    13.510 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.989    14.499    CR/counter_ore/sel0[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124    14.623 r  CR/counter_ore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868    16.491    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.984 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.984    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.353ns  (logic 4.755ns (50.843%)  route 4.598ns (49.157%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.723    10.326    CR/counter_secondi/CLK
    SLICE_X5Y91          FDRE                                         r  CR/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  CR/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           1.521    12.305    CR/counter_secondi/out_sec_C[4]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.429 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.429    CR/counter_secondi/catodi_OBUF[6]_inst_i_23_n_0
    SLICE_X3Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    12.641 r  CR/counter_secondi/catodi_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.570    13.211    CR/counter_ore/catodi_OBUF[4]_inst_i_1_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.299    13.510 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.840    14.350    CR/counter_ore/sel0[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.474 r  CR/counter_ore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668    16.141    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    19.679 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.679    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.569ns  (logic 4.522ns (52.775%)  route 4.047ns (47.225%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  BV/display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          1.117     6.861    BV/display/counter_instance/c_reg[2]_1
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.327     7.188 r  BV/display/counter_instance/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930    10.118    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.894 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.894    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 4.270ns (55.510%)  route 3.422ns (44.490%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  BV/display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          1.110     6.853    BV/display/counter_instance/c_reg[2]_1
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.299     7.152 r  BV/display/counter_instance/anodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.313     9.465    anodi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.017 r  anodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.017    anodi[3]
    J14                                                               r  anodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.490ns (58.488%)  route 3.187ns (41.512%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.722     5.325    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  BV/display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          0.882     6.626    BV/display/counter_instance/c_reg[2]_1
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.329     6.955 r  BV/display/counter_instance/catodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.304     9.259    catodi_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.742    13.001 r  catodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.001    catodi[7]
    H15                                                               r  catodi[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.422ns (65.896%)  route 0.736ns (34.104%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  BV/display/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.226     1.889    BV/display/counter_instance/c_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.934 r  BV/display/counter_instance/anodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.443    anodi_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.680 r  anodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.680    anodi[1]
    J18                                                               r  anodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.508ns (69.492%)  route 0.662ns (30.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BV/display/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.227     1.890    BV/display/counter_instance/c_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.049     1.939 r  BV/display/counter_instance/anodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.434     2.373    anodi_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     3.691 r  anodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.691    anodi[4]
    P14                                                               r  anodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.439ns (63.466%)  route 0.828ns (36.534%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  BV/display/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.227     1.890    BV/display/counter_instance/c_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.935 r  BV/display/counter_instance/anodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.536    anodi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.788 r  anodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.788    anodi[3]
    J14                                                               r  anodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.469ns (64.276%)  route 0.817ns (35.724%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BV/display/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.185     1.848    CR/counter_ore/catodi_OBUF[4]_inst_i_1_3
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  CR/counter_ore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.313     2.205    CR/counter_ore/sel0[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.045     2.250 r  CR/counter_ore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.569    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.807 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.807    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.438ns (62.471%)  route 0.864ns (37.529%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BV/display/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.243     1.905    BV/display/counter_instance/c_reg[1]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.950 r  BV/display/counter_instance/anodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.571    anodi_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.824 r  anodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.824    anodi[5]
    T14                                                               r  anodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.497ns (63.765%)  route 0.850ns (36.235%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BV/display/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.243     1.905    BV/display/counter_instance/c_reg[1]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.051     1.956 r  BV/display/counter_instance/catodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.564    catodi_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.305     3.868 r  catodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.868    catodi[7]
    H15                                                               r  catodi[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.484ns (62.728%)  route 0.882ns (37.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BV/display/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.358     2.021    BV/display/counter_instance/c_reg[0]_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.042     2.063 r  BV/display/counter_instance/anodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.586    anodi_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     3.888 r  anodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.888    anodi[0]
    J17                                                               r  anodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.466ns (61.439%)  route 0.920ns (38.561%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  BV/display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          0.188     1.837    CR/counter_ore/catodi_OBUF[4]_inst_i_1_2
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.099     1.936 r  CR/counter_ore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.306     2.242    CR/counter_ore/sel0[3]
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.045     2.287 r  CR/counter_ore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.714    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.908 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.908    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.506ns (60.250%)  route 0.994ns (39.750%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  BV/display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          0.188     1.837    CR/counter_ore/catodi_OBUF[4]_inst_i_1_2
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.099     1.936 f  CR/counter_ore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.251     2.188    CR/counter_ore/sel0[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CR/counter_ore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.787    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.022 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.022    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BV/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.526ns (58.121%)  route 1.099ns (41.879%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    BV/display/counter_instance/CLK
    SLICE_X1Y88          FDRE                                         r  BV/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BV/display/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.226     1.889    BV/display/counter_instance/c_reg[0]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.048     1.937 r  BV/display/counter_instance/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.873     2.810    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.147 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.147    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.601ns (28.400%)  route 4.035ns (71.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.812     5.636    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.604     5.027    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.601ns (28.400%)  route 4.035ns (71.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.812     5.636    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.604     5.027    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.601ns (28.400%)  route 4.035ns (71.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.812     5.636    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.604     5.027    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  BA/deb/deb.count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.601ns (28.614%)  route 3.993ns (71.386%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.769     5.594    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600     5.023    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.601ns (28.614%)  route 3.993ns (71.386%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.769     5.594    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600     5.023    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.601ns (28.614%)  route 3.993ns (71.386%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.769     5.594    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600     5.023    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.601ns (28.614%)  route 3.993ns (71.386%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.769     5.594    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.600     5.023    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  BA/deb/deb.count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.601ns (29.115%)  route 3.897ns (70.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.673     5.497    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  BA/deb/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.604     5.027    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  BA/deb/deb.count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.601ns (29.115%)  route 3.897ns (70.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.673     5.497    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  BA/deb/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.604     5.027    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  BA/deb/deb.count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BA/deb/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.601ns (29.115%)  route 3.897ns (70.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=96, routed)          3.224     4.700    BA/deb/reset_IBUF
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     4.824 r  BA/deb/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.673     5.497    BA/deb/deb.count[31]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  BA/deb/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.604     5.027    BA/deb/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  BA/deb/deb.count_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.380%)  route 0.428ns (63.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.428     0.672    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y82          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.866     2.031    BV/display/clk_divider_instance/CLK
    SLICE_X5Y82          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.380%)  route 0.428ns (63.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.428     0.672    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y82          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.866     2.031    BV/display/clk_divider_instance/CLK
    SLICE_X5Y82          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.380%)  route 0.428ns (63.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.428     0.672    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y82          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.866     2.031    BV/display/clk_divider_instance/CLK
    SLICE_X5Y82          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.244ns (35.980%)  route 0.435ns (64.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.435     0.679    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     2.030    BV/display/clk_divider_instance/CLK
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.244ns (35.980%)  route 0.435ns (64.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.435     0.679    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     2.030    BV/display/clk_divider_instance/CLK
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.244ns (35.980%)  route 0.435ns (64.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.435     0.679    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     2.030    BV/display/clk_divider_instance/CLK
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BV/display/clk_divider_instance/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.244ns (35.980%)  route 0.435ns (64.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=96, routed)          0.435     0.679    BV/display/clk_divider_instance/reset_IBUF
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     2.030    BV/display/clk_divider_instance/CLK
    SLICE_X5Y81          FDRE                                         r  BV/display/clk_divider_instance/count_for_division.counter_reg[8]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            BA/reg_ore/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.247ns (36.127%)  route 0.437ns (63.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.437     0.685    BA/reg_ore/D[1]
    SLICE_X3Y90          FDRE                                         r  BA/reg_ore/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    BA/reg_ore/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  BA/reg_ore/temp_data_reg[1]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            BA/reg_ore/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.253ns (34.630%)  route 0.477ns (65.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.477     0.730    BA/reg_ore/D[2]
    SLICE_X3Y90          FDRE                                         r  BA/reg_ore/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    BA/reg_ore/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  BA/reg_ore/temp_data_reg[2]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            BA/reg_min/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.265ns (35.915%)  route 0.473ns (64.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.473     0.738    BA/reg_min/D[5]
    SLICE_X4Y90          FDRE                                         r  BA/reg_min/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.038    BA/reg_min/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  BA/reg_min/temp_data_reg[5]/C





