

================================================================
== Vitis HLS Report for 'collect_input'
================================================================
* Date:           Fri Dec  9 11:04:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      193|  5.000 ns|  0.965 us|    1|  193|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_88_1  |        0|      192|    4 ~ 12|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 4 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_regp, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.50ns)   --->   "%ctrl1_regp_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_regp"   --->   Operation 6 'read' 'ctrl1_regp_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ctrl1_regp_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i8 %empty"   --->   Operation 10 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.90ns)   --->   "%add_ln1027 = add i9 %zext_ln1027, i9 3"   --->   Operation 11 'add' 'add_ln1027' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln1027, i32 2, i32 8"   --->   Operation 12 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1027_6 = zext i7 %tmp_8"   --->   Operation 13 'zext' 'zext_ln1027_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln88 = store i8 0, i8 %x" [src/fft.cpp:88]   --->   Operation 14 'store' 'store_ln88' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_91_2" [src/fft.cpp:88]   --->   Operation 15 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_2 = load i8 %x"   --->   Operation 16 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i8 %x_2"   --->   Operation 17 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %x_2, i8 %empty"   --->   Operation 18 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln88 = add i8 %x_2, i8 1" [src/fft.cpp:88]   --->   Operation 19 'add' 'add_ln88' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln1027, void %VITIS_LOOP_91_2.split, void %for.end58.loopexit" [src/fft.cpp:88]   --->   Operation 20 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln1027, i6 0"   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_87 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_87' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.34ns)   --->   "%call_ln1027 = call void @collect_input_Pipeline_VITIS_LOOP_91_2, i11 %zext_ln1027_6, i12 %tmp, i32 %I, i128 %in_st"   --->   Operation 23 'call' 'call_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln88 = store i8 %add_ln88, i8 %x" [src/fft.cpp:88]   --->   Operation 24 'store' 'store_ln88' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln107 = ret i32 %ctrl1_regp_read" [src/fft.cpp:107]   --->   Operation 25 'ret' 'ret_ln107' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [src/fft.cpp:90]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/fft.cpp:84]   --->   Operation 27 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @collect_input_Pipeline_VITIS_LOOP_91_2, i11 %zext_ln1027_6, i12 %tmp, i32 %I, i128 %in_st"   --->   Operation 28 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_91_2" [src/fft.cpp:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	fifo read operation ('ctrl1_regp_read') on port 'ctrl1_regp' [6]  (1.5 ns)
	'add' operation ('add_ln1027') [11]  (0.907 ns)

 <State 2>: 2.2ns
The critical path consists of the following:
	'load' operation ('x') on local variable 'x' [17]  (0 ns)
	'add' operation ('add_ln88', src/fft.cpp:88) [20]  (0.907 ns)
	'store' operation ('store_ln88', src/fft.cpp:88) of variable 'add_ln88', src/fft.cpp:88 on local variable 'x' [28]  (0.489 ns)
	blocking operation 0.809 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
