# üëã Hi, I'm Anil Rongala
üîó [LinkedIn](https://www.linkedin.com/in/anil-rongala/) | üîó [GitHub](https://github.com/ANIL-RONGALA)

---
## üë®‚Äçüéì About Me

AI-EDA ‚Ä¢ Hardware‚ÄìAI Co-Design ‚Ä¢ Intelligent Verification ‚Ä¢ Edge AI Systems
Graduate Engineer working at the intersection of machine learning, hardware design, and embedded intelligence.
I build learning-assisted verification flows, accelerator architectures, adaptive embedded platforms, and exploratory system tools that bridge the gap between algorithms and circuits.

My goal is to help create next-generation EDA systems that learn from hardware behavior and automatically optimize design, timing, and verification.

---

# üî¨ ResearchAnil Rongala Interests

I‚Äôm deeply interested in the role of learning-based approaches in modern hardware design and verification.
My current work and long-term vision align with:

## AI for EDA & Verification Automation
‚Ä¢ Intelligent test generation
‚Ä¢ Coverage-driven learning
‚Ä¢ Behavioral modeling and timing prediction
‚Ä¢ Automated stimulus synthesis
‚Ä¢ Data-driven IP verification frameworks

## Hardware‚ÄìAI Co-Design
‚Ä¢ Neural accelerator microarchitectures
‚Ä¢ Systolic arrays, PE designs, memory tiling
‚Ä¢ HW-SW co-optimization for ML workloads
‚Ä¢ Architecture behavior modeling

## Edge AI & Embedded Intelligence
‚Ä¢ MCU-level AI inference
‚Ä¢ Sensor fusion & IMU pipelines
‚Ä¢ Real-time embedded systems
‚Ä¢ RTOS-based control (TI-RTOS, FreeRTOS)

## Systems & Exploration
‚Ä¢ Memory behavior modeling
‚Ä¢ Multi-threaded computation
‚Ä¢ Design space exploration
‚Ä¢ Small-scale robotics and autonomous sensing

I enjoy research that combines theoretical modeling with practical hardware/software implementation, especially when it improves design automation.
---

# üõ†Ô∏è Highlight Projects

### üîπ [systolic-NN-accelerator-on-FPGA-with-metrics](https://github.com/ANIL-RONGALA)
Hardware‚ÄìAI co-design project implementing a systolic array for parallel MAC operations.
Includes PE array, on-chip buffering, scheduling, flow control, and performance analysis.

### üîπ [Coverage-Driven-ALU-UVM-Verification-Framework](https://github.com/ANIL-RONGALA)
A complete SystemVerilog UVM testbench with functional coverage, constrained-random verification, assertions, and scoreboarding.
Demonstrates strong foundations for AI-accelerated verification research.

### üîπ [Multi-Sensor Step Detection and Activity Profiling on an STM32 Edge Platform](https://github.com/ANIL-RONGALA)
A multi-sensor STM32 system that performs real-time step, distance, and calorie estimation using IMU-based motion analysis.
Optimized for low-latency, low-power edge operation with interrupt-driven processing.

### üîπ [FPGA Morse-Code Decoder with Automated Verification and ROM-Based Micro-architecture Optimization](https://github.com/ANIL-RONGALA)
A timing-based Morse signal decoder implemented on an Intel Cyclone-V FPGA using ROM-based micro-architecture.
Includes RAM score tracking, debounced input logic, and a SystemVerilog verification framework.

### üîπ [Multithreaded Ray Tracer](https://github.com/ANIL-RONGALA)
A C++ ray tracing engine with scene parsing, lighting, and shading. 
Uses multithreading for faster performance and outputs rendered images in BMP format.

### üîπ [UART Serial Interface IP with Constrained-Random UVM Verification](https://github.com/ANIL-RONGALA)
Built a synthesizable UART IP with memory-mapped registers and protocol-level error detection.
Created a coverage-driven UVM testbench to verify frame formats, timing behavior, and corner-case scenarios.

---

# üõ† Technical Skills

## Programming & Modeling
‚Ä¢ C, C++, Python
‚Ä¢ SystemVerilog (UVM), SV Assertions
‚Ä¢ Embedded C (ARM Cortex-M, STM32)
‚Ä¢ Multithreading, memory models
‚Ä¢ Algorithmic design & systems programming

## Hardware / Verification / CAD
‚Ä¢ RTL design, testbenches, FSMs
‚Ä¢ UVM, ModelSim, QuestaSim
‚Ä¢ Vivado, Quartus Prime
‚Ä¢ PrimeTime timing concepts
‚Ä¢ FPGA implementation, synthesis basics
‚Ä¢ Assertions, randomization, coverage, scoreboarding

## AI / ML
‚Ä¢ Regression models, SVM, PCA
‚Ä¢ Classification pipelines, feature engineering
‚Ä¢ Embedded ML on MCUs
‚Ä¢ Understanding of accelerator workloads and memory behavior

## Embedded / RTOS / Robotics
‚Ä¢ TI-RTOS, FreeRTOS
‚Ä¢ Sensor fusion (IMU, accelerometer)
‚Ä¢ Real-time control, low-power systems
‚Ä¢ UART/ADC/PWM/I2C/SPI
‚Ä¢ Small-scale robotics & autonomous sensing

## Tools & Dev Environment

‚Ä¢ GitHub, Vercel, Linux dev
‚Ä¢ Debugging tools & logic analyzers

# üéØ Current Focus

‚Ä¢ AI-driven verification frameworks
‚Ä¢ Learning-based EDA modeling
‚Ä¢ Co-design of hardware + ML workloads
‚Ä¢ Accelerator design and memory behavior
‚Ä¢ Real-time embedded AI systems
‚Ä¢ Experimental robotics + sensing

---

# üìö Education

**University of Houston** ‚Äî MS in Electrical Engineering *(Aug 2023 ‚Äì May 2025)*  
**Raghu Institute of Technology** ‚Äî B.Tech in Electrical and Electronics Engineering *(2018 ‚Äì 2022)*

---

# üìà Let's Connect!

I'm always looking for exciting collaborations in **AI-assisted EDA, intelligent verification, and hardware‚ÄìAI co-design.**.
Feel free to reach out via [LinkedIn](https://linkedin.com/in/anil-rongala) or check out more of my work on [GitHub](https://github.com/ANIL-RONGALA).

---
