$date
	Tue Dec  2 20:17:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_parity $end
$var wire 1 ! p $end
$var wire 1 " e $end
$var reg 1 # a0 $end
$var reg 1 $ a1 $end
$var reg 1 % a2 $end
$var reg 1 & a3 $end
$scope module C $end
$var wire 1 # a0 $end
$var wire 1 $ a1 $end
$var wire 1 % a2 $end
$var wire 1 & a3 $end
$var wire 1 " e $end
$var wire 1 ! p $end
$upscope $end
$scope module G $end
$var wire 1 # a0 $end
$var wire 1 $ a1 $end
$var wire 1 % a2 $end
$var wire 1 & a3 $end
$var wire 1 ! p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1%
1#
#20
0!
0%
1$
0#
#30
1!
0&
1%
1#
#40
