Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id A6DD2C531CB
	for <qemu-riscv@archiver.kernel.org>; Thu, 23 Jul 2026 12:42:26 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1wmski-00049S-TM; Thu, 23 Jul 2026 08:42:16 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <daniel.barboza@oss.qualcomm.com>)
 id 1wmskh-00043n-BR
 for qemu-riscv@nongnu.org; Thu, 23 Jul 2026 08:42:15 -0400
Received: from mx0b-0031df01.pphosted.com ([205.220.180.131])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <daniel.barboza@oss.qualcomm.com>)
 id 1wmske-0000Yk-EK
 for qemu-riscv@nongnu.org; Thu, 23 Jul 2026 08:42:15 -0400
Received: from pps.filterd (m0279873.ppops.net [127.0.0.1])
 by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id
 66N8qbRU3489432
 for <qemu-riscv@nongnu.org>; Thu, 23 Jul 2026 12:42:10 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
 cc:content-transfer-encoding:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
 wnOrB86813Czpqi53VsusJmjdd4gfMw6y7MX17Po0Ao=; b=Z/nCo5BSDsjPgIWH
 4J+mWtlvCY+hJL6EQ/LNLXlPPkoMw56v1RrSdM+fWzIKYwk0kGQ+jE9RUJKwbQ1j
 nFwNzE4QrnMscXH8qLxdqjdbSKV3fN11lYojfYNzVAH4UgsQLoZUmnEZrEv4PNoh
 um6Iu14ru8w6j5cntdZAAV7QG9GbodtjZEq+gmR7j1tG8TR2Ypt6xQBJb8ooXEgV
 0LpPZbrWTW7CFqQuSPsLETLuq1t9GofVhD1AvsJblrTx0GKjbM7xdHQXnyxbIQNQ
 XSKaFb6S6sI9BpvuXQz05Ah8JUS/M6EA3YXyRzpZTqDxyXlIqSyzD+iQ47d5AlPA
 fsHDMA==
Received: from mail-qv1-f72.google.com (mail-qv1-f72.google.com
 [209.85.219.72])
 by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fk28vm4hq-1
 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
 for <qemu-riscv@nongnu.org>; Thu, 23 Jul 2026 12:42:10 +0000 (GMT)
Received: by mail-qv1-f72.google.com with SMTP id
 6a1803df08f44-8e9489f62bfso13590036d6.2
 for <qemu-riscv@nongnu.org>; Thu, 23 Jul 2026 05:42:10 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=oss.qualcomm.com; s=google; t=1784810530; x=1785415330; darn=nongnu.org;
 h=content-transfer-encoding:content-type:in-reply-to:content-language
 :from:references:cc:to:subject:user-agent:mime-version:date
 :message-id:from:to:cc:subject:date:message-id:reply-to:content-type;
 bh=wnOrB86813Czpqi53VsusJmjdd4gfMw6y7MX17Po0Ao=;
 b=Lwa3m/9rMKxqK9LRZXmS/YYbTghO49ZW64dTcgakWQUeFN9ZuUcfUMTJJ/Ov06NPLD
 jsTTYFbwsMnMgfXZ231LYMfyjuM/ws4EF3knz7oreJobGQayl9ZOsXBqY2QqksN3kjfv
 f0QiPWMCHFo4c3SXdha0OLsuGFyFBldT/o8Xpxx8M2EN3Sicg2RBOWM9YlUNE1JBkZXh
 2Zc0bme1igwPSkdPcqx/CTc0+7Zd9wFmCYYXZWqU8BeRbh3EPGKW7yJezd8yLlJ6X89G
 pCq4GMIFCYJwsXKMkbqvjDDkYh9OI+vHXrn8c9BPGfUEJCMuuXOseuO8NWvDCeUDQAqq
 DH/A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1784810530; x=1785415330;
 h=content-transfer-encoding:content-type:in-reply-to:content-language
 :from:references:cc:to:subject:user-agent:mime-version:date
 :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=wnOrB86813Czpqi53VsusJmjdd4gfMw6y7MX17Po0Ao=;
 b=cu7uHSzGXVfCbUNQV541DhMwfq+BJGn2In/kSkZ76tk+GvOR/ySNfkhGuvIVclA6sy
 Pi9lva2xsblS6WICU3zeR87B/cvYvdcLIv9rraqeMj6H3muemsa87KKIXSLK+Ouir1nr
 Ph2y2BS3lvfBlp/qIO1EWiRHn7sP8nxzpdQAuWRuRsuFZwQK5Ft9NrfX4MQheKJBltzw
 BTixYbojbJBhkoeZjkBpW0fbMo83tXR0Cuf7nqM9BuhOQ/dsU0IlYGdUJUk5n8zCQydx
 5WzzuAgVDitvyUN6dxMTFmvToMKzyVP48rGvl3OXzcyrB5IP1A6ud8zJ8zFSfDo69pbS
 A14Q==
X-Gm-Message-State: AOJu0YyKArP/Wv9pyWs68G02SCG7dxfm0Qh0dYz0owmHUvjEkC0LAe68
 YOESV+s1qesqzYSfSU1uWwLPcBXyntaZ8yobSfabn2KdrorI/CSZVuJGTyWd/daglIfDiCKeMJh
 /0+Qdpk1tsBtPShMTNGI5Cf/0NvvF9UEA+ifduk72CK17zBqWdf6omC3fGw==
X-Gm-Gg: AR+sD13Xr3YhoiYo+CNPxlsui5hlMn976hr4Bo6m4kFV2ywQ1E2dYzPhfoIeJj57Mns
 xQAwppvvhXNnSeIcy9eB5TWq6ufr9g+x1xolOhvDFBHpQUn8M00flcmP1OSyhzw8kzHGbXxGo64
 ny9B3WUvR30FXPx63v7eC1F5rJGGtXUy08K6JDfneJtMwxwnw3+OPnLvtYLOyw7/kFwHOPfwVs7
 nfVfSEoqUCQMmcK/WZnR1MxpnuG/PibmhI9UcIXjmfcwNV+xmAbVU0UXzoHrKM/kG4dBavkifEE
 EG93B4bey2zosqLB/hGlUYCjbvlgpMFX7CcadWsVvtQ3LZn7eJyVWhK1dREaj9Pfwm4MHoJChl4
 xIUTN4WCGWyBR/W5RigZSJKMli8y7m5z+Gt6ftQ==
X-Received: by 2002:ac8:58d2:0:b0:51c:167d:b328 with SMTP id
 d75a77b69052e-5283deef102mr23719761cf.40.1784810529571; 
 Thu, 23 Jul 2026 05:42:09 -0700 (PDT)
X-Received: by 2002:ac8:58d2:0:b0:51c:167d:b328 with SMTP id
 d75a77b69052e-5283deef102mr23719361cf.40.1784810529010; 
 Thu, 23 Jul 2026 05:42:09 -0700 (PDT)
Received: from [192.168.68.107] ([152.234.122.204])
 by smtp.gmail.com with ESMTPSA id
 d75a77b69052e-527d3b4149bsm33424371cf.28.2026.07.23.05.42.06
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Thu, 23 Jul 2026 05:42:08 -0700 (PDT)
Message-ID: <926f8a64-a8a8-43be-835d-362682faa477@oss.qualcomm.com>
Date: Thu, 23 Jul 2026 09:42:05 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] target/riscv: allow menvcfg/henvcfg LPE and SSE bits on
 RV32
To: A-Shehab <ahshehab24@gmail.com>, qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, palmer@dabbelt.com, alistair.francis@wdc.com,
 liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com,
 chao.liu.zevorn@gmail.com, debug@rivosinc.com
References: <20260719111749.23777-1-ahshehab24@gmail.com>
From: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
Content-Language: en-US
In-Reply-To: <20260719111749.23777-1-ahshehab24@gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-Proofpoint-Spam-Info: AW1haW4tMjYwNzIzMDEyNSBTYWx0ZWRfX2Do/3ipE0MLQ
 P+ZWEJO+BlvxTdK2/CuzbiS+v8MJh5uF8De7xzbRTmyTXvQGVF3UsYA8t9EmftFJGgidkrFsTIB
 v3SQmi4WSfqcUDlUZUEqLvoK4VrieLk=
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzIzMDEyNSBTYWx0ZWRfX0LKw8QG7LAUO
 b/o3tp4BmR/9xOiSxPKuhqFoZFAXmmYGaLcHitf4coxSqrbXV7DgJxWMLKQgPAEXs0p4F0U45yG
 VPAjPONBdyVmrtmZQF5btkDLrLe3P0zOlK+8Vo6r7dZcPIW4edsrugVdupu+/yMpPn1ylz6J2ut
 gsa0DjRuMuvCgL+PTJfIWeeFRsGq//XZWAk7NmvuLJk2YLTBLB5F62AAlQS/CXq3bP7hcN/Kpsf
 1CPHZjglgAoYeONtYOdLmVlAodGP6mic0tDV5BsUqIh+8VvgSFsB6n33kok9QRNqR3hHeHD+6xO
 bQu0GvAhYs0dqVCwTmPKLNkrybSpd3Kau3TezPFu6dbpZBwCh8mZp26S+o4Su+bLXhypKm3KVB+
 KK5Vx4ox2uZMNjfgeTsrFWJvOK9/+5A0UCkDPPgJjmUD3B7QqyyL34YQq+l1wa6cX5FzmKl30mi
 GANG79VKkB0v/v95r+g==
X-Proofpoint-ORIG-GUID: FlDTz5KZ0w8Yq-no1Xr9PyINZDFntI_O
X-Proofpoint-GUID: FlDTz5KZ0w8Yq-no1Xr9PyINZDFntI_O
X-Authority-Analysis: v=2.4 cv=D4V37PRj c=1 sm=1 tr=0 ts=6a620c22 cx=c_pps
 a=7E5Bxpl4vBhpaufnMqZlrw==:117 a=J0RmenBMOwS19r/fhzI3tQ==:17
 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22
 a=p0WdMEafAAAA:8 a=pGLkceISAAAA:8 a=Tqcxryd4_fsETz_ZCVYA:9 a=QEXdDO2ut3YA:10
 a=pJ04lnu7RYOZP9TFuWaZ:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-07-23_03,2026-07-22_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 lowpriorityscore=0 malwarescore=0 adultscore=0 priorityscore=1501
 phishscore=0 spamscore=0 bulkscore=0 suspectscore=0 impostorscore=0
 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000
 definitions=main-2607230125
Received-SPF: pass client-ip=205.220.180.131;
 envelope-from=daniel.barboza@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com
X-Spam_score_int: -27
X-Spam_score: -2.8
X-Spam_bar: --
X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org



On 7/19/2026 8:17 AM, A-Shehab wrote:
> The Zicfilp landing-pad enable (LPE, bit 2) and Zicfiss shadow-stack
> enable (SSE, bit 3) controls live in the low 32 bits of menvcfg and
> henvcfg, and the CFI specification defines them for both RV32 and RV64.
> 
> QEMU only adds MENVCFG_LPE/MENVCFG_SSE (and the henvcfg equivalents) to
> the writable mask inside the "riscv_cpu_mxl(env) == MXL_RV64" block, so
> on RV32 these bits are silently dropped and the features cannot be
> enabled. This is inconsistent with write_senvcfg(), which already
> handles SENVCFG_LPE/SENVCFG_SSE regardless of MXLEN.
> 
> Hoist the LPE/SSE mask handling out of the RV64-only block in
> write_menvcfg() and write_henvcfg() so the bits become writable on RV32
> as well. The upper-half writers (write_menvcfgh/write_henvcfgh) are
> unaffected because these bits reside in the low 32 bits.
> 
> Reproducible on qemu-system-riscv32 -cpu rv32,zicfilp=true,zicfiss=true:
> an M-mode write of menvcfg.{LPE,SSE} reads back as zero, while the same
> program on rv64 keeps the bits set.
> 
> Fixes: 4923f672e3d7 ("target/riscv: Introduce elp state and enabling controls for zicfilp")
> Fixes: 8205bc127a83 ("target/riscv: introduce ssp and enabling controls for zicfiss")
> Resolves: https://gitlab.com/qemu-project/qemu/-/issues/4045
> Signed-off-by: A-Shehab <ahshehab24@gmail.com>
> ---

Patch LGTM but it doesn't apply in current master.  We changed the file location in the
last PR (it's now on target/riscv/tcg/csr.c).


I fixed the conflict and applied it.  Code LGTM. Please re-send it on top of current master
to be merged.


Cheers,
Daniel


>   target/riscv/csr.c | 45 +++++++++++++++++++++++++++------------------
>   1 file changed, 27 insertions(+), 18 deletions(-)
> 
> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
> index dd9726fcf4..58828a269a 100644
> --- a/target/riscv/csr.c
> +++ b/target/riscv/csr.c
> @@ -3211,6 +3211,19 @@ static RISCVException write_menvcfg(CPURISCVState *env, int csrno,
>                       MENVCFG_CBZE;
>       bool stce_changed = false;
>   
> +    /*
> +     * menvcfg.LPE (Zicfilp) and menvcfg.SSE (Zicfiss) reside in the low
> +     * 32 bits and are defined for both RV32 and RV64, so they must be
> +     * writable regardless of MXLEN.
> +     */
> +    if (cfg->ext_zicfilp) {
> +        mask |= MENVCFG_LPE;
> +    }
> +
> +    if (cfg->ext_zicfiss) {
> +        mask |= MENVCFG_SSE;
> +    }
> +
>       if (riscv_cpu_mxl(env) == MXL_RV64) {
>           mask |= (cfg->ext_svpbmt ? MENVCFG_PBMTE : 0) |
>                   (cfg->ext_sstc ? MENVCFG_STCE : 0) |
> @@ -3218,14 +3231,6 @@ static RISCVException write_menvcfg(CPURISCVState *env, int csrno,
>                   (cfg->ext_svadu ? MENVCFG_ADUE : 0) |
>                   (cfg->ext_ssdbltrp ? MENVCFG_DTE : 0);
>   
> -        if (env_archcpu(env)->cfg.ext_zicfilp) {
> -            mask |= MENVCFG_LPE;
> -        }
> -
> -        if (env_archcpu(env)->cfg.ext_zicfiss) {
> -            mask |= MENVCFG_SSE;
> -        }
> -
>           /* Update PMM field only if the value is valid according to Zjpm v1.0 */
>           if (env_archcpu(env)->cfg.ext_smnpm &&
>               get_field(val, MENVCFG_PMM) != PMM_FIELD_RESERVED) {
> @@ -3373,20 +3378,24 @@ static RISCVException write_henvcfg(CPURISCVState *env, int csrno,
>           return ret;
>       }
>   
> +    /*
> +     * henvcfg.LPE (Zicfilp) and henvcfg.SSE (Zicfiss) reside in the low
> +     * 32 bits and are defined for both RV32 and RV64, so they must be
> +     * writable regardless of MXLEN.
> +     */
> +    if (cfg->ext_zicfilp) {
> +        mask |= HENVCFG_LPE;
> +    }
> +
> +    /* H can light up SSE for VS only if HS had it from menvcfg */
> +    if (cfg->ext_zicfiss && get_field(env->menvcfg, MENVCFG_SSE)) {
> +        mask |= HENVCFG_SSE;
> +    }
> +
>       if (riscv_cpu_mxl(env) == MXL_RV64) {
>           mask |= env->menvcfg & (HENVCFG_PBMTE | HENVCFG_STCE | HENVCFG_ADUE |
>                                   HENVCFG_DTE);
>   
> -        if (env_archcpu(env)->cfg.ext_zicfilp) {
> -            mask |= HENVCFG_LPE;
> -        }
> -
> -        /* H can light up SSE for VS only if HS had it from menvcfg */
> -        if (env_archcpu(env)->cfg.ext_zicfiss &&
> -            get_field(env->menvcfg, MENVCFG_SSE)) {
> -            mask |= HENVCFG_SSE;
> -        }
> -
>           /* Update PMM field only if the value is valid according to Zjpm v1.0 */
>           if (env_archcpu(env)->cfg.ext_ssnpm &&
>               get_field(val, HENVCFG_PMM) != PMM_FIELD_RESERVED) {


