Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c68d562067d3496fa6315ae1fa9fd92e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot exemplo_behav xil_defaultlib.exemplo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling architecture hardware of entity xil_defaultlib.exemplo
Built simulation snapshot exemplo_behav
