Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/will/Code/VHDL/final/misc/node_matrix_tb_isim_beh.exe -prj /home/will/Code/VHDL/final/misc/node_matrix_tb_beh.prj work.node_matrix_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../path_reg.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../node.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../node_matrix.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../node_matrix_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1315 - "/home/will/Code/VHDL/final/misc/../node_matrix.vhd" Line 167: Index value <16> is out of range [15:0]
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit node_matrix_tb in library work failed
