<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="e" filename="../../src/ALU.v" language="1800-2017"/>
    <file id="d" filename="../../src/Adder.v" language="1800-2017"/>
    <file id="f" filename="../../src/And_Gate.v" language="1800-2017"/>
    <file id="g" filename="../../src/Control_Unit.v" language="1800-2017"/>
    <file id="h" filename="../../src/Equal_Comparator.v" language="1800-2017"/>
    <file id="i" filename="../../src/Hazard_Unit.v" language="1800-2017"/>
    <file id="j" filename="../../src/Left_Shift.v" language="1800-2017"/>
    <file id="k" filename="../../src/MUX_2INPUT.v" language="1800-2017"/>
    <file id="l" filename="../../src/MUX_4INPUT.v" language="1800-2017"/>
    <file id="m" filename="../../src/Program_Counter.v" language="1800-2017"/>
    <file id="n" filename="../../src/Register_File.v" language="1800-2017"/>
    <file id="o" filename="../../src/Sign_Extension.v" language="1800-2017"/>
    <file id="c" filename="../../src/mips_cpu.v" language="1800-2017"/>
    <file id="p" filename="../../src/pipeline_registers/Decode_Execute_Register.v" language="1800-2017"/>
    <file id="q" filename="../../src/pipeline_registers/Execute_Memory_Register.v" language="1800-2017"/>
    <file id="r" filename="../../src/pipeline_registers/Fetch_Decode_Register.v" language="1800-2017"/>
    <file id="s" filename="../../src/pipeline_registers/Memory_Writeback_Register.v" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="../../src/mips_cpu.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c5" loc="c,5,8,5,16" name="TOP" submodname="TOP" hier="TOP"/>
  </cells>
  <netlist>
    <module fl="c5" loc="c,5,8,5,16" name="TOP" origName="TOP" topModule="1" public="true">
      <var fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1" dir="input" vartype="logic" origName="clk" public="true"/>
      <var fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1" dir="input" vartype="logic" origName="reset" public="true"/>
      <var fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1" dir="output" vartype="logic" origName="active" public="true"/>
      <var fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2" dir="output" vartype="logic" origName="register_v0" public="true"/>
      <var fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1" dir="input" vartype="logic" origName="clk_enable" public="true"/>
      <var fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2" dir="output" vartype="logic" origName="instr_address" public="true"/>
      <var fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2" dir="input" vartype="logic" origName="instr_readdata" public="true"/>
      <var fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2" dir="output" vartype="logic" origName="data_address" public="true"/>
      <var fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1" dir="output" vartype="logic" origName="data_write" public="true"/>
      <var fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1" dir="output" vartype="logic" origName="data_read" public="true"/>
      <var fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2" dir="output" vartype="logic" origName="data_writedata" public="true"/>
      <var fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2" dir="input" vartype="logic" origName="data_readdata" public="true"/>
      <var fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="1" vartype="logic" origName="internal_clk"/>
      <var fl="c29" loc="c,29,8,29,20" name="mips_cpu.HI_LO_output" dtype_id="1" vartype="logic" origName="HI_LO_output"/>
      <var fl="c33" loc="c,33,15,33,36" name="mips_cpu.program_counter_prime" dtype_id="2" vartype="logic" origName="program_counter_prime"/>
      <var fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2" vartype="logic" origName="program_counter_fetch"/>
      <var fl="c38" loc="c,38,14,38,43" name="mips_cpu.program_counter_source_decode" dtype_id="1" vartype="logic" origName="program_counter_source_decode"/>
      <var fl="c39" loc="c,39,14,39,35" name="mips_cpu.register_write_decode" dtype_id="1" vartype="logic" origName="register_write_decode"/>
      <var fl="c40" loc="c,40,14,40,39" name="mips_cpu.memory_to_register_decode" dtype_id="1" vartype="logic" origName="memory_to_register_decode"/>
      <var fl="c41" loc="c,41,14,41,33" name="mips_cpu.memory_write_decode" dtype_id="1" vartype="logic" origName="memory_write_decode"/>
      <var fl="c42" loc="c,42,14,42,30" name="mips_cpu.ALU_src_B_decode" dtype_id="1" vartype="logic" origName="ALU_src_B_decode"/>
      <var fl="c43" loc="c,43,14,43,41" name="mips_cpu.register_destination_decode" dtype_id="1" vartype="logic" origName="register_destination_decode"/>
      <var fl="c44" loc="c,44,14,44,27" name="mips_cpu.branch_decode" dtype_id="1" vartype="logic" origName="branch_decode"/>
      <var fl="c45" loc="c,45,14,45,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="1" vartype="logic" origName="hi_lo_register_write_decode"/>
      <var fl="c47" loc="c,47,14,47,33" name="mips_cpu.ALU_function_decode" dtype_id="3" vartype="logic" origName="ALU_function_decode"/>
      <var fl="c53" loc="c,53,18,53,36" name="mips_cpu.instruction_decode" dtype_id="2" vartype="logic" origName="instruction_decode"/>
      <var fl="c54" loc="c,54,18,54,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2" vartype="logic" origName="program_counter_plus_four_decode"/>
      <var fl="c68" loc="c,68,18,68,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2" vartype="logic" origName="register_file_output_A_decode"/>
      <var fl="c69" loc="c,69,18,69,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2" vartype="logic" origName="register_file_output_B_decode"/>
      <var fl="c72" loc="c,72,18,72,33" name="mips_cpu.sign_imm_decode" dtype_id="2" vartype="logic" origName="sign_imm_decode"/>
      <var fl="c75" loc="c,75,18,75,46" name="mips_cpu.register_destination_execute" dtype_id="1" vartype="logic" origName="register_destination_execute"/>
      <var fl="c76" loc="c,76,18,76,44" name="mips_cpu.memory_to_register_execute" dtype_id="1" vartype="logic" origName="memory_to_register_execute"/>
      <var fl="c77" loc="c,77,18,77,38" name="mips_cpu.memory_write_execute" dtype_id="1" vartype="logic" origName="memory_write_execute"/>
      <var fl="c78" loc="c,78,18,78,40" name="mips_cpu.write_register_execute" dtype_id="4" vartype="logic" origName="write_register_execute"/>
      <var fl="c79" loc="c,79,18,79,35" name="mips_cpu.ALU_src_B_execute" dtype_id="1" vartype="logic" origName="ALU_src_B_execute"/>
      <var fl="c80" loc="c,80,18,80,38" name="mips_cpu.ALU_function_execute" dtype_id="3" vartype="logic" origName="ALU_function_execute"/>
      <var fl="c81" loc="c,81,18,81,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="1" vartype="logic" origName="hi_lo_register_write_execute"/>
      <var fl="c82" loc="c,82,18,82,40" name="mips_cpu.register_write_execute" dtype_id="1" vartype="logic" origName="register_write_execute"/>
      <var fl="c85" loc="c,85,18,85,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2" vartype="logic" origName="register_file_output_A_execute"/>
      <var fl="c86" loc="c,86,18,86,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2" vartype="logic" origName="register_file_output_B_execute"/>
      <var fl="c87" loc="c,87,18,87,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2" vartype="logic" origName="source_A_ALU_execute"/>
      <var fl="c88" loc="c,88,18,88,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2" vartype="logic" origName="source_B_ALU_execute"/>
      <var fl="c89" loc="c,89,18,89,36" name="mips_cpu.write_data_execute" dtype_id="2" vartype="logic" origName="write_data_execute"/>
      <var fl="c90" loc="c,90,18,90,36" name="mips_cpu.ALU_output_execute" dtype_id="2" vartype="logic" origName="ALU_output_execute"/>
      <var fl="c91" loc="c,91,18,91,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2" vartype="logic" origName="ALU_HI_output_execute"/>
      <var fl="c92" loc="c,92,18,92,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2" vartype="logic" origName="ALU_LO_output_execute"/>
      <var fl="c93" loc="c,93,18,93,28" name="mips_cpu.Rs_execute" dtype_id="4" vartype="logic" origName="Rs_execute"/>
      <var fl="c94" loc="c,94,18,94,28" name="mips_cpu.Rt_execute" dtype_id="4" vartype="logic" origName="Rt_execute"/>
      <var fl="c95" loc="c,95,18,95,28" name="mips_cpu.Rd_execute" dtype_id="4" vartype="logic" origName="Rd_execute"/>
      <var fl="c96" loc="c,96,18,96,34" name="mips_cpu.sign_imm_execute" dtype_id="2" vartype="logic" origName="sign_imm_execute"/>
      <var fl="c99" loc="c,99,14,99,35" name="mips_cpu.register_write_memory" dtype_id="1" vartype="logic" origName="register_write_memory"/>
      <var fl="c100" loc="c,100,14,100,35" name="mips_cpu.write_register_memory" dtype_id="4" vartype="logic" origName="write_register_memory"/>
      <var fl="c101" loc="c,101,14,101,39" name="mips_cpu.memory_to_register_memory" dtype_id="1" vartype="logic" origName="memory_to_register_memory"/>
      <var fl="c102" loc="c,102,14,102,33" name="mips_cpu.memory_write_memory" dtype_id="1" vartype="logic" origName="memory_write_memory"/>
      <var fl="c103" loc="c,103,14,103,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="1" vartype="logic" origName="hi_lo_register_write_memory"/>
      <var fl="c106" loc="c,106,15,106,32" name="mips_cpu.ALU_output_memory" dtype_id="2" vartype="logic" origName="ALU_output_memory"/>
      <var fl="c107" loc="c,107,15,107,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2" vartype="logic" origName="ALU_HI_output_memory"/>
      <var fl="c108" loc="c,108,15,108,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2" vartype="logic" origName="ALU_LO_output_memory"/>
      <var fl="c110" loc="c,110,15,110,32" name="mips_cpu.write_data_memory" dtype_id="2" vartype="logic" origName="write_data_memory"/>
      <var fl="c113" loc="c,113,8,113,32" name="mips_cpu.register_write_writeback" dtype_id="1" vartype="logic" origName="register_write_writeback"/>
      <var fl="c114" loc="c,114,8,114,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="1" vartype="logic" origName="hi_lo_register_write_writeback"/>
      <var fl="c115" loc="c,115,8,115,36" name="mips_cpu.memory_to_register_writeback" dtype_id="1" vartype="logic" origName="memory_to_register_writeback"/>
      <var fl="c118" loc="c,118,14,118,38" name="mips_cpu.write_register_writeback" dtype_id="4" vartype="logic" origName="write_register_writeback"/>
      <var fl="c119" loc="c,119,15,119,31" name="mips_cpu.result_writeback" dtype_id="2" vartype="logic" origName="result_writeback"/>
      <var fl="c120" loc="c,120,15,120,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2" vartype="logic" origName="ALU_HI_output_writeback"/>
      <var fl="c121" loc="c,121,15,121,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2" vartype="logic" origName="ALU_LO_output_writeback"/>
      <var fl="c122" loc="c,122,15,122,35" name="mips_cpu.ALU_output_writeback" dtype_id="2" vartype="logic" origName="ALU_output_writeback"/>
      <var fl="c123" loc="c,123,15,123,34" name="mips_cpu.read_data_writeback" dtype_id="2" vartype="logic" origName="read_data_writeback"/>
      <var fl="c126" loc="c,126,14,126,25" name="mips_cpu.stall_fetch" dtype_id="1" vartype="logic" origName="stall_fetch"/>
      <var fl="c127" loc="c,127,14,127,26" name="mips_cpu.stall_decode" dtype_id="1" vartype="logic" origName="stall_decode"/>
      <var fl="c130" loc="c,130,14,130,36" name="mips_cpu.flush_execute_register" dtype_id="1" vartype="logic" origName="flush_execute_register"/>
      <var fl="c131" loc="c,131,14,131,31" name="mips_cpu.forward_A_execute" dtype_id="5" vartype="logic" origName="forward_A_execute"/>
      <var fl="c132" loc="c,132,14,132,31" name="mips_cpu.forward_B_execute" dtype_id="5" vartype="logic" origName="forward_B_execute"/>
      <var fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6" vartype="" origName="registers"/>
      <var fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2" vartype="logic" origName="HI_reg"/>
      <var fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2" vartype="logic" origName="LO_reg"/>
      <var fl="g16" loc="g,16,14,16,16" name="mips_cpu.control_unit.op" dtype_id="3" vartype="logic" origName="op"/>
      <var fl="g18" loc="g,18,14,18,19" name="mips_cpu.control_unit.funct" dtype_id="3" vartype="logic" origName="funct"/>
      <var fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7" vartype="logic" origName="ALU_HI_LO_output"/>
      <var fl="i25" loc="i,25,8,25,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="1" vartype="logic" origName="lwstall"/>
      <var fl="i26" loc="i,26,8,26,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="1" vartype="logic" origName="branchstall"/>
      <topscope fl="c5" loc="c,5,8,5,16">
        <scope fl="c5" loc="c,5,8,5,16" name="TOP"/>
      </topscope>
      <var fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__mips_cpu__DOT__internal_clk"/>
      <var fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8" vartype="bit" origName="__Vm_traceActivity"/>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceInitThis">
        <ccall fl="c5" loc="c,5,8,5,16"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceFullThis">
        <ccall fl="c5" loc="c,5,8,5,16"/>
        <assign fl="c5" loc="c,5,8,5,16" dtype_id="8">
          <const fl="c5" loc="c,5,8,5,16" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis">
        <if fl="c27" loc="c,27,8,27,20">
          <and fl="c27" loc="c,27,8,27,20" dtype_id="9">
            <const fl="c27" loc="c,27,8,27,20" name="32&apos;h1" dtype_id="2"/>
            <or fl="c27" loc="c,27,8,27,20" dtype_id="9">
              <varref fl="c27" loc="c,27,8,27,20" name="__Vm_traceActivity" dtype_id="9"/>
              <shiftr fl="c27" loc="c,27,8,27,20" dtype_id="9">
                <varref fl="c27" loc="c,27,8,27,20" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c27" loc="c,27,8,27,20" name="32&apos;h1" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c39" loc="c,39,14,39,35">
          <and fl="c39" loc="c,39,14,39,35" dtype_id="9">
            <const fl="c39" loc="c,39,14,39,35" name="32&apos;h1" dtype_id="2"/>
            <or fl="c39" loc="c,39,14,39,35" dtype_id="9">
              <varref fl="c39" loc="c,39,14,39,35" name="__Vm_traceActivity" dtype_id="9"/>
              <shiftr fl="c39" loc="c,39,14,39,35" dtype_id="9">
                <varref fl="c39" loc="c,39,14,39,35" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c39" loc="c,39,14,39,35" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c33" loc="c,33,15,33,36">
          <and fl="c33" loc="c,33,15,33,36" dtype_id="9">
            <const fl="c33" loc="c,33,15,33,36" name="32&apos;h1" dtype_id="2"/>
            <or fl="c33" loc="c,33,15,33,36" dtype_id="9">
              <or fl="c33" loc="c,33,15,33,36" dtype_id="9">
                <varref fl="c33" loc="c,33,15,33,36" name="__Vm_traceActivity" dtype_id="9"/>
                <shiftr fl="c33" loc="c,33,15,33,36" dtype_id="9">
                  <varref fl="c33" loc="c,33,15,33,36" name="__Vm_traceActivity" dtype_id="8"/>
                  <const fl="c33" loc="c,33,15,33,36" name="32&apos;h2" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c33" loc="c,33,15,33,36" dtype_id="9">
                <varref fl="c33" loc="c,33,15,33,36" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c33" loc="c,33,15,33,36" name="32&apos;h4" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c38" loc="c,38,14,38,43">
          <and fl="c38" loc="c,38,14,38,43" dtype_id="9">
            <const fl="c38" loc="c,38,14,38,43" name="32&apos;h1" dtype_id="2"/>
            <or fl="c38" loc="c,38,14,38,43" dtype_id="9">
              <varref fl="c38" loc="c,38,14,38,43" name="__Vm_traceActivity" dtype_id="9"/>
              <shiftr fl="c38" loc="c,38,14,38,43" dtype_id="9">
                <varref fl="c38" loc="c,38,14,38,43" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c38" loc="c,38,14,38,43" name="32&apos;h4" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c34" loc="c,34,15,34,36">
          <and fl="c34" loc="c,34,15,34,36" dtype_id="2">
            <const fl="c34" loc="c,34,15,34,36" name="32&apos;h4" dtype_id="2"/>
            <varref fl="c34" loc="c,34,15,34,36" name="__Vm_traceActivity" dtype_id="8"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="n14" loc="n,14,15,14,34">
          <and fl="n14" loc="n,14,15,14,34" dtype_id="9">
            <const fl="n14" loc="n,14,15,14,34" name="32&apos;h1" dtype_id="2"/>
            <or fl="n14" loc="n,14,15,14,34" dtype_id="9">
              <shiftr fl="n14" loc="n,14,15,14,34" dtype_id="9">
                <varref fl="n14" loc="n,14,15,14,34" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="n14" loc="n,14,15,14,34" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
              <shiftr fl="n14" loc="n,14,15,14,34" dtype_id="9">
                <varref fl="n14" loc="n,14,15,14,34" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="n14" loc="n,14,15,14,34" name="32&apos;h3" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="n12" loc="n,12,15,12,24">
          <and fl="n12" loc="n,12,15,12,24" dtype_id="2">
            <const fl="n12" loc="n,12,15,12,24" name="32&apos;h8" dtype_id="2"/>
            <varref fl="n12" loc="n,12,15,12,24" name="__Vm_traceActivity" dtype_id="8"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <ccall fl="c5" loc="c,5,8,5,16"/>
        <assign fl="c5" loc="c,5,8,5,16" dtype_id="8">
          <const fl="c5" loc="c,5,8,5,16" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceInitThis__1">
        <tracedecl fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        <tracedecl fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        <tracedecl fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        <tracedecl fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1"/>
        <tracedecl fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1"/>
        <tracedecl fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        <tracedecl fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        <tracedecl fl="c6" loc="c,6,14,6,17" name="mips_cpu clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,14,8,19" name="mips_cpu reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,47,9,53" name="mips_cpu active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,22,10,33" name="mips_cpu register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,14,13,24" name="mips_cpu clk_enable" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,22,16,35" name="mips_cpu instr_address" dtype_id="2"/>
        <tracedecl fl="c17" loc="c,17,22,17,36" name="mips_cpu instr_readdata" dtype_id="2"/>
        <tracedecl fl="c20" loc="c,20,21,20,33" name="mips_cpu data_address" dtype_id="2"/>
        <tracedecl fl="c21" loc="c,21,15,21,25" name="mips_cpu data_write" dtype_id="1"/>
        <tracedecl fl="c22" loc="c,22,15,22,24" name="mips_cpu data_read" dtype_id="1"/>
        <tracedecl fl="c23" loc="c,23,21,23,35" name="mips_cpu data_writedata" dtype_id="2"/>
        <tracedecl fl="c24" loc="c,24,21,24,34" name="mips_cpu data_readdata" dtype_id="2"/>
        <tracedecl fl="c27" loc="c,27,8,27,20" name="mips_cpu internal_clk" dtype_id="1"/>
        <tracedecl fl="c29" loc="c,29,8,29,20" name="mips_cpu HI_LO_output" dtype_id="1"/>
        <tracedecl fl="c33" loc="c,33,15,33,36" name="mips_cpu program_counter_prime" dtype_id="2"/>
        <tracedecl fl="c34" loc="c,34,15,34,36" name="mips_cpu program_counter_fetch" dtype_id="2"/>
        <tracedecl fl="c35" loc="c,35,15,35,46" name="mips_cpu program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="c36" loc="c,36,15,36,32" name="mips_cpu instruction_fetch" dtype_id="2"/>
        <tracedecl fl="c38" loc="c,38,14,38,43" name="mips_cpu program_counter_source_decode" dtype_id="1"/>
        <tracedecl fl="c39" loc="c,39,14,39,35" name="mips_cpu register_write_decode" dtype_id="1"/>
        <tracedecl fl="c40" loc="c,40,14,40,39" name="mips_cpu memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="c41" loc="c,41,14,41,33" name="mips_cpu memory_write_decode" dtype_id="1"/>
        <tracedecl fl="c42" loc="c,42,14,42,30" name="mips_cpu ALU_src_B_decode" dtype_id="1"/>
        <tracedecl fl="c43" loc="c,43,14,43,41" name="mips_cpu register_destination_decode" dtype_id="1"/>
        <tracedecl fl="c44" loc="c,44,14,44,27" name="mips_cpu branch_decode" dtype_id="1"/>
        <tracedecl fl="c45" loc="c,45,14,45,41" name="mips_cpu hi_lo_register_write_decode" dtype_id="1"/>
        <tracedecl fl="c46" loc="c,46,14,46,26" name="mips_cpu equal_decode" dtype_id="1"/>
        <tracedecl fl="c47" loc="c,47,14,47,33" name="mips_cpu ALU_function_decode" dtype_id="3"/>
        <tracedecl fl="c52" loc="c,52,18,52,47" name="mips_cpu program_counter_branch_decode" dtype_id="2"/>
        <tracedecl fl="c53" loc="c,53,18,53,36" name="mips_cpu instruction_decode" dtype_id="2"/>
        <tracedecl fl="c54" loc="c,54,18,54,50" name="mips_cpu program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="c56" loc="c,56,18,56,32" name="mips_cpu read_address_1" dtype_id="4"/>
        <tracedecl fl="c56" loc="c,56,34,56,43" name="mips_cpu Rs_decode" dtype_id="4"/>
        <tracedecl fl="c59" loc="c,59,18,59,32" name="mips_cpu read_address_2" dtype_id="4"/>
        <tracedecl fl="c59" loc="c,59,33,59,42" name="mips_cpu Rt_decode" dtype_id="4"/>
        <tracedecl fl="c62" loc="c,62,18,62,27" name="mips_cpu Rd_decode" dtype_id="4"/>
        <tracedecl fl="c64" loc="c,64,18,64,27" name="mips_cpu immediate" dtype_id="10"/>
        <tracedecl fl="c67" loc="c,67,18,67,39" name="mips_cpu shifter_output_decode" dtype_id="2"/>
        <tracedecl fl="c68" loc="c,68,18,68,47" name="mips_cpu register_file_output_A_decode" dtype_id="2"/>
        <tracedecl fl="c69" loc="c,69,18,69,47" name="mips_cpu register_file_output_B_decode" dtype_id="2"/>
        <tracedecl fl="c70" loc="c,70,18,70,56" name="mips_cpu register_file_output_A_resolved_decode" dtype_id="2"/>
        <tracedecl fl="c71" loc="c,71,18,71,56" name="mips_cpu register_file_output_B_resolved_decode" dtype_id="2"/>
        <tracedecl fl="c72" loc="c,72,18,72,33" name="mips_cpu sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="c75" loc="c,75,18,75,46" name="mips_cpu register_destination_execute" dtype_id="1"/>
        <tracedecl fl="c76" loc="c,76,18,76,44" name="mips_cpu memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="c77" loc="c,77,18,77,38" name="mips_cpu memory_write_execute" dtype_id="1"/>
        <tracedecl fl="c78" loc="c,78,18,78,40" name="mips_cpu write_register_execute" dtype_id="4"/>
        <tracedecl fl="c79" loc="c,79,18,79,35" name="mips_cpu ALU_src_B_execute" dtype_id="1"/>
        <tracedecl fl="c80" loc="c,80,18,80,38" name="mips_cpu ALU_function_execute" dtype_id="3"/>
        <tracedecl fl="c81" loc="c,81,18,81,46" name="mips_cpu hi_lo_register_write_execute" dtype_id="1"/>
        <tracedecl fl="c82" loc="c,82,18,82,40" name="mips_cpu register_write_execute" dtype_id="1"/>
        <tracedecl fl="c85" loc="c,85,18,85,48" name="mips_cpu register_file_output_A_execute" dtype_id="2"/>
        <tracedecl fl="c86" loc="c,86,18,86,48" name="mips_cpu register_file_output_B_execute" dtype_id="2"/>
        <tracedecl fl="c87" loc="c,87,18,87,38" name="mips_cpu source_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c88" loc="c,88,18,88,38" name="mips_cpu source_B_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c89" loc="c,89,18,89,36" name="mips_cpu write_data_execute" dtype_id="2"/>
        <tracedecl fl="c90" loc="c,90,18,90,36" name="mips_cpu ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="c91" loc="c,91,18,91,39" name="mips_cpu ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="c92" loc="c,92,18,92,39" name="mips_cpu ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="c93" loc="c,93,18,93,28" name="mips_cpu Rs_execute" dtype_id="4"/>
        <tracedecl fl="c94" loc="c,94,18,94,28" name="mips_cpu Rt_execute" dtype_id="4"/>
        <tracedecl fl="c95" loc="c,95,18,95,28" name="mips_cpu Rd_execute" dtype_id="4"/>
        <tracedecl fl="c96" loc="c,96,18,96,34" name="mips_cpu sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="c99" loc="c,99,14,99,35" name="mips_cpu register_write_memory" dtype_id="1"/>
        <tracedecl fl="c100" loc="c,100,14,100,35" name="mips_cpu write_register_memory" dtype_id="4"/>
        <tracedecl fl="c101" loc="c,101,14,101,39" name="mips_cpu memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="c102" loc="c,102,14,102,33" name="mips_cpu memory_write_memory" dtype_id="1"/>
        <tracedecl fl="c103" loc="c,103,14,103,41" name="mips_cpu hi_lo_register_write_memory" dtype_id="1"/>
        <tracedecl fl="c106" loc="c,106,15,106,32" name="mips_cpu ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="c107" loc="c,107,15,107,35" name="mips_cpu ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="c108" loc="c,108,15,108,35" name="mips_cpu ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="c109" loc="c,109,15,109,31" name="mips_cpu read_data_memory" dtype_id="2"/>
        <tracedecl fl="c110" loc="c,110,15,110,32" name="mips_cpu write_data_memory" dtype_id="2"/>
        <tracedecl fl="c113" loc="c,113,8,113,32" name="mips_cpu register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c114" loc="c,114,8,114,38" name="mips_cpu hi_lo_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c115" loc="c,115,8,115,36" name="mips_cpu memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="c118" loc="c,118,14,118,38" name="mips_cpu write_register_writeback" dtype_id="4"/>
        <tracedecl fl="c119" loc="c,119,15,119,31" name="mips_cpu result_writeback" dtype_id="2"/>
        <tracedecl fl="c120" loc="c,120,15,120,38" name="mips_cpu ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="c121" loc="c,121,15,121,38" name="mips_cpu ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="c122" loc="c,122,15,122,35" name="mips_cpu ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="c123" loc="c,123,15,123,34" name="mips_cpu read_data_writeback" dtype_id="2"/>
        <tracedecl fl="c126" loc="c,126,14,126,25" name="mips_cpu stall_fetch" dtype_id="1"/>
        <tracedecl fl="c127" loc="c,127,14,127,26" name="mips_cpu stall_decode" dtype_id="1"/>
        <tracedecl fl="c128" loc="c,128,14,128,30" name="mips_cpu forward_A_decode" dtype_id="1"/>
        <tracedecl fl="c129" loc="c,129,14,129,30" name="mips_cpu forward_B_decode" dtype_id="1"/>
        <tracedecl fl="c130" loc="c,130,14,130,36" name="mips_cpu flush_execute_register" dtype_id="1"/>
        <tracedecl fl="c131" loc="c,131,14,131,31" name="mips_cpu forward_A_execute" dtype_id="5"/>
        <tracedecl fl="c132" loc="c,132,14,132,31" name="mips_cpu forward_B_execute" dtype_id="5"/>
        <tracedecl fl="n3" loc="n,3,17,3,20" name="mips_cpu register_file clk" dtype_id="1"/>
        <tracedecl fl="n4" loc="n,4,18,4,27" name="mips_cpu register_file pipelined" dtype_id="1"/>
        <tracedecl fl="n5" loc="n,5,16,5,28" name="mips_cpu register_file HI_LO_output" dtype_id="1"/>
        <tracedecl fl="n6" loc="n,6,17,6,29" name="mips_cpu register_file write_enable" dtype_id="1"/>
        <tracedecl fl="n6" loc="n,6,31,6,58" name="mips_cpu register_file hi_lo_register_write_enable" dtype_id="1"/>
        <tracedecl fl="n7" loc="n,7,21,7,35" name="mips_cpu register_file read_address_1" dtype_id="4"/>
        <tracedecl fl="n7" loc="n,7,37,7,51" name="mips_cpu register_file read_address_2" dtype_id="4"/>
        <tracedecl fl="n7" loc="n,7,53,7,66" name="mips_cpu register_file write_address" dtype_id="4"/>
        <tracedecl fl="n8" loc="n,8,21,8,31" name="mips_cpu register_file write_data" dtype_id="2"/>
        <tracedecl fl="n8" loc="n,8,34,8,47" name="mips_cpu register_file HI_write_data" dtype_id="2"/>
        <tracedecl fl="n8" loc="n,8,49,8,62" name="mips_cpu register_file LO_write_data" dtype_id="2"/>
        <tracedecl fl="n9" loc="n,9,22,9,33" name="mips_cpu register_file read_data_1" dtype_id="2"/>
        <tracedecl fl="n9" loc="n,9,35,9,46" name="mips_cpu register_file read_data_2" dtype_id="2"/>
        <tracedecl fl="n12" loc="n,12,15,12,24" name="mips_cpu register_file registers" dtype_id="6"/>
        <tracedecl fl="n13" loc="n,13,15,13,21" name="mips_cpu register_file HI_reg" dtype_id="2"/>
        <tracedecl fl="n13" loc="n,13,23,13,29" name="mips_cpu register_file LO_reg" dtype_id="2"/>
        <tracedecl fl="n14" loc="n,14,15,14,34" name="mips_cpu register_file read_data_1_pre_mux" dtype_id="2"/>
        <tracedecl fl="n15" loc="n,15,15,15,34" name="mips_cpu register_file read_data_2_pre_mux" dtype_id="2"/>
        <tracedecl fl="n28" loc="n,28,8,28,26" name="mips_cpu register_file modified_write_clk" dtype_id="1"/>
        <tracedecl fl="m2" loc="m,2,14,2,17" name="mips_cpu pc clk" dtype_id="1"/>
        <tracedecl fl="m3" loc="m,3,22,3,35" name="mips_cpu pc address_input" dtype_id="2"/>
        <tracedecl fl="m4" loc="m,4,14,4,20" name="mips_cpu pc enable" dtype_id="1"/>
        <tracedecl fl="m5" loc="m,5,22,5,36" name="mips_cpu pc address_output" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu plus_four_adder a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu plus_four_adder b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu plus_four_adder z" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu program_counter_multiplexer BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu program_counter_multiplexer control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu program_counter_multiplexer input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu program_counter_multiplexer input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu program_counter_multiplexer resolved" dtype_id="2"/>
        <tracedecl fl="r3" loc="r,3,15,3,18" name="mips_cpu fetch_decode_register clk" dtype_id="1"/>
        <tracedecl fl="r4" loc="r,4,14,4,20" name="mips_cpu fetch_decode_register enable" dtype_id="1"/>
        <tracedecl fl="r5" loc="r,5,15,5,20" name="mips_cpu fetch_decode_register clear" dtype_id="1"/>
        <tracedecl fl="r7" loc="r,7,21,7,38" name="mips_cpu fetch_decode_register instruction_fetch" dtype_id="2"/>
        <tracedecl fl="r8" loc="r,8,21,8,52" name="mips_cpu fetch_decode_register program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="r10" loc="r,10,22,10,40" name="mips_cpu fetch_decode_register instruction_decode" dtype_id="2"/>
        <tracedecl fl="r11" loc="r,11,22,11,54" name="mips_cpu fetch_decode_register program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="g3" loc="g,3,20,3,31" name="mips_cpu control_unit instruction" dtype_id="2"/>
        <tracedecl fl="g5" loc="g,5,15,5,29" name="mips_cpu control_unit register_write" dtype_id="1"/>
        <tracedecl fl="g6" loc="g,6,15,6,33" name="mips_cpu control_unit memory_to_register" dtype_id="1"/>
        <tracedecl fl="g7" loc="g,7,15,7,27" name="mips_cpu control_unit memory_write" dtype_id="1"/>
        <tracedecl fl="g8" loc="g,8,15,8,24" name="mips_cpu control_unit ALU_src_B" dtype_id="1"/>
        <tracedecl fl="g9" loc="g,9,15,9,35" name="mips_cpu control_unit register_destination" dtype_id="1"/>
        <tracedecl fl="g10" loc="g,10,15,10,21" name="mips_cpu control_unit branch" dtype_id="1"/>
        <tracedecl fl="g11" loc="g,11,15,11,35" name="mips_cpu control_unit hi_lo_register_write" dtype_id="1"/>
        <tracedecl fl="g12" loc="g,12,21,12,33" name="mips_cpu control_unit ALU_function" dtype_id="3"/>
        <tracedecl fl="g16" loc="g,16,14,16,16" name="mips_cpu control_unit op" dtype_id="3"/>
        <tracedecl fl="g17" loc="g,17,14,17,16" name="mips_cpu control_unit rt" dtype_id="4"/>
        <tracedecl fl="g18" loc="g,18,14,18,19" name="mips_cpu control_unit funct" dtype_id="3"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu register_file_output_A_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu register_file_output_A_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu register_file_output_A_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu register_file_output_A_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu register_file_output_A_mux resolved" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu register_file_output_B_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu register_file_output_B_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu register_file_output_B_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu register_file_output_B_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu register_file_output_B_mux resolved" dtype_id="2"/>
        <tracedecl fl="h3" loc="h,3,22,3,23" name="mips_cpu reg_output_comparator a" dtype_id="2"/>
        <tracedecl fl="h4" loc="h,4,22,4,23" name="mips_cpu reg_output_comparator b" dtype_id="2"/>
        <tracedecl fl="h6" loc="h,6,16,6,17" name="mips_cpu reg_output_comparator c" dtype_id="1"/>
        <tracedecl fl="f3" loc="f,3,14,3,21" name="mips_cpu program_counter_source_and_gate_decode input_A" dtype_id="1"/>
        <tracedecl fl="f4" loc="f,4,14,4,21" name="mips_cpu program_counter_source_and_gate_decode input_B" dtype_id="1"/>
        <tracedecl fl="f6" loc="f,6,15,6,23" name="mips_cpu program_counter_source_and_gate_decode output_C" dtype_id="1"/>
        <tracedecl fl="o3" loc="o,3,21,3,32" name="mips_cpu sign_extender_decode short_input" dtype_id="10"/>
        <tracedecl fl="o4" loc="o,4,22,4,37" name="mips_cpu sign_extender_decode extended_output" dtype_id="2"/>
        <tracedecl fl="j3" loc="j,3,12,3,26" name="mips_cpu shifter_decode shift_distance" dtype_id="11"/>
        <tracedecl fl="j6" loc="j,6,22,6,33" name="mips_cpu shifter_decode shift_input" dtype_id="2"/>
        <tracedecl fl="j7" loc="j,7,22,7,34" name="mips_cpu shifter_decode shift_output" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu adder_decode a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu adder_decode b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu adder_decode z" dtype_id="2"/>
        <tracedecl fl="p3" loc="p,3,15,3,18" name="mips_cpu decode_execute_register clk" dtype_id="1"/>
        <tracedecl fl="p4" loc="p,4,15,4,20" name="mips_cpu decode_execute_register clear" dtype_id="1"/>
        <tracedecl fl="p7" loc="p,7,17,7,38" name="mips_cpu decode_execute_register register_write_decode" dtype_id="1"/>
        <tracedecl fl="p8" loc="p,8,17,8,42" name="mips_cpu decode_execute_register memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="p9" loc="p,9,16,9,35" name="mips_cpu decode_execute_register memory_write_decode" dtype_id="1"/>
        <tracedecl fl="p10" loc="p,10,16,10,32" name="mips_cpu decode_execute_register ALU_src_B_decode" dtype_id="1"/>
        <tracedecl fl="p11" loc="p,11,16,11,43" name="mips_cpu decode_execute_register register_destination_decode" dtype_id="1"/>
        <tracedecl fl="p12" loc="p,12,16,12,43" name="mips_cpu decode_execute_register hi_lo_register_write_decode" dtype_id="1"/>
        <tracedecl fl="p13" loc="p,13,21,13,40" name="mips_cpu decode_execute_register ALU_function_decode" dtype_id="3"/>
        <tracedecl fl="p14" loc="p,14,22,14,31" name="mips_cpu decode_execute_register Rs_decode" dtype_id="4"/>
        <tracedecl fl="p15" loc="p,15,22,15,31" name="mips_cpu decode_execute_register Rt_decode" dtype_id="4"/>
        <tracedecl fl="p16" loc="p,16,21,16,30" name="mips_cpu decode_execute_register Rd_decode" dtype_id="4"/>
        <tracedecl fl="p17" loc="p,17,21,17,36" name="mips_cpu decode_execute_register sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="p19" loc="p,19,18,19,40" name="mips_cpu decode_execute_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="p20" loc="p,20,18,20,44" name="mips_cpu decode_execute_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="p21" loc="p,21,17,21,37" name="mips_cpu decode_execute_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="p22" loc="p,22,17,22,34" name="mips_cpu decode_execute_register ALU_src_B_execute" dtype_id="1"/>
        <tracedecl fl="p23" loc="p,23,17,23,45" name="mips_cpu decode_execute_register register_destination_execute" dtype_id="1"/>
        <tracedecl fl="p24" loc="p,24,17,24,45" name="mips_cpu decode_execute_register hi_lo_register_write_execute" dtype_id="1"/>
        <tracedecl fl="p25" loc="p,25,22,25,42" name="mips_cpu decode_execute_register ALU_function_execute" dtype_id="3"/>
        <tracedecl fl="p26" loc="p,26,23,26,33" name="mips_cpu decode_execute_register Rs_execute" dtype_id="4"/>
        <tracedecl fl="p27" loc="p,27,22,27,32" name="mips_cpu decode_execute_register Rt_execute" dtype_id="4"/>
        <tracedecl fl="p28" loc="p,28,22,28,32" name="mips_cpu decode_execute_register Rd_execute" dtype_id="4"/>
        <tracedecl fl="p29" loc="p,29,22,29,38" name="mips_cpu decode_execute_register sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="p32" loc="p,32,21,32,41" name="mips_cpu decode_execute_register read_data_one_decode" dtype_id="2"/>
        <tracedecl fl="p33" loc="p,33,21,33,41" name="mips_cpu decode_execute_register read_data_two_decode" dtype_id="2"/>
        <tracedecl fl="p35" loc="p,35,22,35,43" name="mips_cpu decode_execute_register read_data_one_execute" dtype_id="2"/>
        <tracedecl fl="p36" loc="p,36,22,36,43" name="mips_cpu decode_execute_register read_data_two_execute" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu write_register_execute_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu write_register_execute_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu write_register_execute_mux input_0" dtype_id="4"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu write_register_execute_mux input_1" dtype_id="4"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu write_register_execute_mux resolved" dtype_id="4"/>
        <tracedecl fl="l3" loc="l,3,12,3,21" name="mips_cpu register_file_output_A_execute_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="l6" loc="l,6,23,6,30" name="mips_cpu register_file_output_A_execute_mux control" dtype_id="5"/>
        <tracedecl fl="l7" loc="l,7,31,7,38" name="mips_cpu register_file_output_A_execute_mux input_0" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,31,8,38" name="mips_cpu register_file_output_A_execute_mux input_1" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,31,9,38" name="mips_cpu register_file_output_A_execute_mux input_2" dtype_id="2"/>
        <tracedecl fl="l10" loc="l,10,31,10,38" name="mips_cpu register_file_output_A_execute_mux input_3" dtype_id="2"/>
        <tracedecl fl="l12" loc="l,12,31,12,39" name="mips_cpu register_file_output_A_execute_mux resolved" dtype_id="2"/>
        <tracedecl fl="l3" loc="l,3,12,3,21" name="mips_cpu register_file_output_B_execute_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="l6" loc="l,6,23,6,30" name="mips_cpu register_file_output_B_execute_mux control" dtype_id="5"/>
        <tracedecl fl="l7" loc="l,7,31,7,38" name="mips_cpu register_file_output_B_execute_mux input_0" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,31,8,38" name="mips_cpu register_file_output_B_execute_mux input_1" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,31,9,38" name="mips_cpu register_file_output_B_execute_mux input_2" dtype_id="2"/>
        <tracedecl fl="l10" loc="l,10,31,10,38" name="mips_cpu register_file_output_B_execute_mux input_3" dtype_id="2"/>
        <tracedecl fl="l12" loc="l,12,31,12,39" name="mips_cpu register_file_output_B_execute_mux resolved" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu source_B_ALU_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu source_B_ALU_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu source_B_ALU_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu source_B_ALU_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu source_B_ALU_mux resolved" dtype_id="2"/>
        <tracedecl fl="e4" loc="e,4,22,4,35" name="mips_cpu alu ALU_operation" dtype_id="3"/>
        <tracedecl fl="e5" loc="e,5,22,5,29" name="mips_cpu alu input_1" dtype_id="2"/>
        <tracedecl fl="e6" loc="e,6,21,6,28" name="mips_cpu alu input_2" dtype_id="2"/>
        <tracedecl fl="e8" loc="e,8,22,8,32" name="mips_cpu alu ALU_output" dtype_id="2"/>
        <tracedecl fl="e9" loc="e,9,22,9,35" name="mips_cpu alu ALU_HI_output" dtype_id="2"/>
        <tracedecl fl="e10" loc="e,10,22,10,35" name="mips_cpu alu ALU_LO_output" dtype_id="2"/>
        <tracedecl fl="e14" loc="e,14,14,14,26" name="mips_cpu alu shift_amount" dtype_id="4"/>
        <tracedecl fl="e15" loc="e,15,15,15,35" name="mips_cpu alu sign_extened_input_1" dtype_id="7"/>
        <tracedecl fl="e16" loc="e,16,15,16,35" name="mips_cpu alu sign_extened_input_2" dtype_id="7"/>
        <tracedecl fl="e17" loc="e,17,15,17,31" name="mips_cpu alu extended_input_1" dtype_id="7"/>
        <tracedecl fl="e18" loc="e,18,15,18,31" name="mips_cpu alu extended_input_2" dtype_id="7"/>
        <tracedecl fl="e19" loc="e,19,15,19,31" name="mips_cpu alu ALU_HI_LO_output" dtype_id="7"/>
        <tracedecl fl="q3" loc="q,3,15,3,18" name="mips_cpu execute_memory_register clk" dtype_id="1"/>
        <tracedecl fl="q6" loc="q,6,17,6,39" name="mips_cpu execute_memory_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="q7" loc="q,7,17,7,43" name="mips_cpu execute_memory_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="q8" loc="q,8,16,8,36" name="mips_cpu execute_memory_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="q9" loc="q,9,16,9,44" name="mips_cpu execute_memory_register hi_lo_register_write_execute" dtype_id="1"/>
        <tracedecl fl="q11" loc="q,11,18,11,39" name="mips_cpu execute_memory_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="q12" loc="q,12,18,12,43" name="mips_cpu execute_memory_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="q13" loc="q,13,17,13,36" name="mips_cpu execute_memory_register memory_write_memory" dtype_id="1"/>
        <tracedecl fl="q14" loc="q,14,18,14,45" name="mips_cpu execute_memory_register hi_lo_register_write_memory" dtype_id="1"/>
        <tracedecl fl="q17" loc="q,17,21,17,39" name="mips_cpu execute_memory_register ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="q18" loc="q,18,21,18,42" name="mips_cpu execute_memory_register ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="q19" loc="q,19,21,19,42" name="mips_cpu execute_memory_register ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="q20" loc="q,20,21,20,39" name="mips_cpu execute_memory_register write_data_execute" dtype_id="2"/>
        <tracedecl fl="q21" loc="q,21,21,21,43" name="mips_cpu execute_memory_register write_register_execute" dtype_id="4"/>
        <tracedecl fl="q23" loc="q,23,22,23,39" name="mips_cpu execute_memory_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="q24" loc="q,24,22,24,42" name="mips_cpu execute_memory_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="q25" loc="q,25,22,25,42" name="mips_cpu execute_memory_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="q26" loc="q,26,22,26,39" name="mips_cpu execute_memory_register write_data_memory" dtype_id="2"/>
        <tracedecl fl="q27" loc="q,27,22,27,43" name="mips_cpu execute_memory_register write_register_memory" dtype_id="4"/>
        <tracedecl fl="s3" loc="s,3,15,3,18" name="mips_cpu memory_writeback_register clk" dtype_id="1"/>
        <tracedecl fl="s6" loc="s,6,17,6,38" name="mips_cpu memory_writeback_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="s7" loc="s,7,17,7,42" name="mips_cpu memory_writeback_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="s8" loc="s,8,17,8,44" name="mips_cpu memory_writeback_register hi_lo_register_write_memory" dtype_id="1"/>
        <tracedecl fl="s10" loc="s,10,18,10,42" name="mips_cpu memory_writeback_register register_write_writeback" dtype_id="1"/>
        <tracedecl fl="s11" loc="s,11,18,11,46" name="mips_cpu memory_writeback_register memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="s12" loc="s,12,17,12,47" name="mips_cpu memory_writeback_register hi_lo_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="s14" loc="s,14,21,14,38" name="mips_cpu memory_writeback_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="s15" loc="s,15,21,15,42" name="mips_cpu memory_writeback_register write_register_memory" dtype_id="4"/>
        <tracedecl fl="s16" loc="s,16,22,16,42" name="mips_cpu memory_writeback_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="s17" loc="s,17,21,17,41" name="mips_cpu memory_writeback_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="s18" loc="s,18,22,18,38" name="mips_cpu memory_writeback_register read_data_memory" dtype_id="2"/>
        <tracedecl fl="s20" loc="s,20,22,20,42" name="mips_cpu memory_writeback_register ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="s21" loc="s,21,22,21,46" name="mips_cpu memory_writeback_register write_register_writeback" dtype_id="4"/>
        <tracedecl fl="s22" loc="s,22,22,22,45" name="mips_cpu memory_writeback_register ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="s23" loc="s,23,22,23,45" name="mips_cpu memory_writeback_register ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="s24" loc="s,24,22,24,41" name="mips_cpu memory_writeback_register read_data_writeback" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu writeback_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu writeback_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu writeback_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu writeback_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu writeback_mux resolved" dtype_id="2"/>
        <tracedecl fl="i2" loc="i,2,16,2,29" name="mips_cpu hazard_unit branch_decode" dtype_id="1"/>
        <tracedecl fl="i3" loc="i,3,20,3,29" name="mips_cpu hazard_unit Rs_decode" dtype_id="4"/>
        <tracedecl fl="i4" loc="i,4,20,4,29" name="mips_cpu hazard_unit Rt_decode" dtype_id="4"/>
        <tracedecl fl="i5" loc="i,5,20,5,30" name="mips_cpu hazard_unit Rs_execute" dtype_id="4"/>
        <tracedecl fl="i6" loc="i,6,20,6,30" name="mips_cpu hazard_unit Rt_execute" dtype_id="4"/>
        <tracedecl fl="i7" loc="i,7,20,7,42" name="mips_cpu hazard_unit write_register_execute" dtype_id="4"/>
        <tracedecl fl="i8" loc="i,8,15,8,41" name="mips_cpu hazard_unit memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="i9" loc="i,9,15,9,37" name="mips_cpu hazard_unit register_write_execute" dtype_id="1"/>
        <tracedecl fl="i10" loc="i,10,20,10,41" name="mips_cpu hazard_unit write_register_memory" dtype_id="4"/>
        <tracedecl fl="i11" loc="i,11,16,11,41" name="mips_cpu hazard_unit memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="i12" loc="i,12,15,12,36" name="mips_cpu hazard_unit register_write_memory" dtype_id="1"/>
        <tracedecl fl="i13" loc="i,13,20,13,44" name="mips_cpu hazard_unit write_register_writeback" dtype_id="4"/>
        <tracedecl fl="i14" loc="i,14,15,14,39" name="mips_cpu hazard_unit register_write_writeback" dtype_id="1"/>
        <tracedecl fl="i16" loc="i,16,17,16,28" name="mips_cpu hazard_unit stall_fetch" dtype_id="1"/>
        <tracedecl fl="i17" loc="i,17,17,17,29" name="mips_cpu hazard_unit stall_decode" dtype_id="1"/>
        <tracedecl fl="i18" loc="i,18,17,18,54" name="mips_cpu hazard_unit forward_register_file_output_1_decode" dtype_id="1"/>
        <tracedecl fl="i19" loc="i,19,17,19,54" name="mips_cpu hazard_unit forward_register_file_output_2_decode" dtype_id="1"/>
        <tracedecl fl="i20" loc="i,20,17,20,39" name="mips_cpu hazard_unit flush_execute_register" dtype_id="1"/>
        <tracedecl fl="i21" loc="i,21,21,21,59" name="mips_cpu hazard_unit forward_register_file_output_1_execute" dtype_id="5"/>
        <tracedecl fl="i22" loc="i,22,21,22,59" name="mips_cpu hazard_unit forward_register_file_output_2_execute" dtype_id="5"/>
        <tracedecl fl="i25" loc="i,25,8,25,15" name="mips_cpu hazard_unit lwstall" dtype_id="1"/>
        <tracedecl fl="i26" loc="i,26,8,26,19" name="mips_cpu hazard_unit branchstall" dtype_id="1"/>
      </cfunc>
      <cfunc fl="c139" loc="c,139,19,139,20" name="_initial__TOP__1">
        <comment fl="c139" loc="c,139,19,139,20" name="INITIAL"/>
        <assign fl="c139" loc="c,139,19,139,20" dtype_id="9">
          <const fl="c139" loc="c,139,21,139,22" name="1&apos;h1" dtype_id="9"/>
          <varref fl="c139" loc="c,139,9,139,18" name="data_read" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c402" loc="c,402,22,402,23" name="_combo__TOP__2">
        <contassign fl="c402" loc="c,402,22,402,23" dtype_id="9">
          <and fl="c402" loc="c,402,28,402,30" dtype_id="9">
            <ccast fl="c402" loc="c,402,24,402,27" dtype_id="9">
              <varref fl="c402" loc="c,402,24,402,27" name="clk" dtype_id="9"/>
            </ccast>
            <ccast fl="c402" loc="c,402,31,402,41" dtype_id="9">
              <varref fl="c402" loc="c,402,31,402,41" name="clk_enable" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="c402" loc="c,402,9,402,21" name="mips_cpu.internal_clk" dtype_id="9"/>
        </contassign>
      </cfunc>
      <cfunc fl="c402" loc="c,402,22,402,23" name="_settle__TOP__3">
        <contassign fl="c402" loc="c,402,22,402,23" dtype_id="9">
          <and fl="c402" loc="c,402,28,402,30" dtype_id="9">
            <ccast fl="c402" loc="c,402,24,402,27" dtype_id="9">
              <varref fl="c402" loc="c,402,24,402,27" name="clk" dtype_id="9"/>
            </ccast>
            <ccast fl="c402" loc="c,402,31,402,41" dtype_id="9">
              <varref fl="c402" loc="c,402,31,402,41" name="clk_enable" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="c402" loc="c,402,9,402,21" name="mips_cpu.internal_clk" dtype_id="9"/>
        </contassign>
        <contassign fl="c137" loc="c,137,24,137,25" dtype_id="2">
          <varref fl="c137" loc="c,137,26,137,43" name="mips_cpu.write_data_memory" dtype_id="2"/>
          <varref fl="c137" loc="c,137,9,137,23" name="data_writedata" dtype_id="2"/>
        </contassign>
        <contassign fl="c138" loc="c,138,20,138,21" dtype_id="9">
          <varref fl="c138" loc="c,138,22,138,41" name="mips_cpu.memory_write_memory" dtype_id="9"/>
          <varref fl="c138" loc="c,138,9,138,19" name="data_write" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.read_data_writeback" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.result_writeback" dtype_id="2"/>
        </contassign>
        <contassign fl="c136" loc="c,136,22,136,23" dtype_id="2">
          <varref fl="c136" loc="c,136,24,136,41" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
          <varref fl="c136" loc="c,136,9,136,21" name="data_address" dtype_id="2"/>
        </contassign>
        <contassign fl="c142" loc="c,142,23,142,24" dtype_id="2">
          <varref fl="c142" loc="c,142,25,142,46" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          <varref fl="c142" loc="c,142,9,142,22" name="instr_address" dtype_id="2"/>
        </contassign>
        <contassign fl="o6" loc="o,6,25,6,26" dtype_id="2">
          <or fl="o6" loc="o,6,49,6,50" dtype_id="2">
            <and fl="o6" loc="o,6,31,6,32" dtype_id="12">
              <const fl="o6" loc="o,6,49,6,50" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="o6" loc="o,6,49,6,50" dtype_id="2">
                <negate fl="o6" loc="o,6,31,6,32" dtype_id="12">
                  <ccast fl="o6" loc="o,6,43,6,44" dtype_id="9">
                    <and fl="o6" loc="o,6,43,6,44" dtype_id="9">
                      <const fl="o6" loc="o,6,43,6,44" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="o6" loc="o,6,43,6,44" dtype_id="9">
                        <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="o6" loc="o,6,44,6,46" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="o6" loc="o,6,49,6,50" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c65" loc="c,65,40,65,41" dtype_id="12">
              <const fl="c65" loc="c,65,40,65,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
            </and>
          </or>
          <varref fl="o6" loc="o,6,9,6,24" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="n21" loc="n,21,21,21,22" dtype_id="2">
          <cond fl="n21" loc="n,21,36,21,37" dtype_id="2">
            <ccast fl="n21" loc="n,21,23,21,35" dtype_id="9">
              <varref fl="n21" loc="n,21,23,21,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n21" loc="n,21,38,21,44" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
            <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
              <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
                <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                    <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
                <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                    <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n21" loc="n,21,9,21,20" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="n22" loc="n,22,21,22,22" dtype_id="2">
          <cond fl="n22" loc="n,22,36,22,37" dtype_id="2">
            <ccast fl="n22" loc="n,22,23,22,35" dtype_id="9">
              <varref fl="n22" loc="n,22,23,22,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n22" loc="n,22,38,22,44" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
            <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
              <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
                <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                    <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
                <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                    <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n22" loc="n,22,9,22,20" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="13">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="13">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.register_destination_execute" dtype_id="9"/>
            </ccast>
            <ccast fl="k13" loc="k,13,32,13,39" dtype_id="13">
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.Rd_execute" dtype_id="13"/>
            </ccast>
            <ccast fl="k13" loc="k,13,42,13,49" dtype_id="13">
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.Rt_execute" dtype_id="13"/>
            </ccast>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </contassign>
        <comment fl="i28" loc="i,28,2,28,13" name="ALWAYS"/>
        <assign fl="i31" loc="i,31,43,31,44" dtype_id="15">
          <cond fl="i31" loc="i,31,45,31,50" dtype_id="15">
            <and fl="i30" loc="i,30,65,30,67" dtype_id="9">
              <and fl="i30" loc="i,30,24,30,26" dtype_id="9">
                <neq fl="i30" loc="i,30,19,30,21" dtype_id="9">
                  <const fl="i30" loc="i,30,21,30,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i30" loc="i,30,8,30,18" dtype_id="13">
                    <varref fl="i30" loc="i,30,8,30,18" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i30" loc="i,30,39,30,41" dtype_id="9">
                  <ccast fl="i30" loc="i,30,28,30,38" dtype_id="13">
                    <varref fl="i30" loc="i,30,28,30,38" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i30" loc="i,30,42,30,63" dtype_id="13">
                    <varref fl="i30" loc="i,30,42,30,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i30" loc="i,30,68,30,89" dtype_id="9">
                <varref fl="i30" loc="i,30,68,30,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i31" loc="i,31,45,31,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i33" loc="i,33,45,33,50" dtype_id="15">
              <and fl="i32" loc="i,32,77,32,79" dtype_id="9">
                <and fl="i32" loc="i,32,33,32,35" dtype_id="9">
                  <neq fl="i32" loc="i,32,28,32,30" dtype_id="9">
                    <const fl="i32" loc="i,32,30,32,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i32" loc="i,32,17,32,27" dtype_id="13">
                      <varref fl="i32" loc="i,32,17,32,27" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i32" loc="i,32,48,32,50" dtype_id="9">
                    <ccast fl="i32" loc="i,32,37,32,47" dtype_id="13">
                      <varref fl="i32" loc="i,32,37,32,47" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i32" loc="i,32,51,32,75" dtype_id="13">
                      <varref fl="i32" loc="i,32,51,32,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i32" loc="i,32,80,32,104" dtype_id="9">
                  <varref fl="i32" loc="i,32,80,32,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i33" loc="i,33,45,33,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i35" loc="i,35,45,35,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i31" loc="i,31,4,31,42" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </assign>
        <comment fl="i28" loc="i,28,2,28,13" name="ALWAYS"/>
        <assign fl="i39" loc="i,39,43,39,44" dtype_id="15">
          <cond fl="i39" loc="i,39,45,39,50" dtype_id="15">
            <and fl="i38" loc="i,38,65,38,67" dtype_id="9">
              <and fl="i38" loc="i,38,24,38,26" dtype_id="9">
                <neq fl="i38" loc="i,38,19,38,21" dtype_id="9">
                  <const fl="i38" loc="i,38,21,38,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i38" loc="i,38,8,38,18" dtype_id="13">
                    <varref fl="i38" loc="i,38,8,38,18" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i38" loc="i,38,39,38,41" dtype_id="9">
                  <ccast fl="i38" loc="i,38,28,38,38" dtype_id="13">
                    <varref fl="i38" loc="i,38,28,38,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i38" loc="i,38,42,38,63" dtype_id="13">
                    <varref fl="i38" loc="i,38,42,38,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i38" loc="i,38,68,38,89" dtype_id="9">
                <varref fl="i38" loc="i,38,68,38,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i39" loc="i,39,45,39,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i41" loc="i,41,45,41,50" dtype_id="15">
              <and fl="i40" loc="i,40,77,40,79" dtype_id="9">
                <and fl="i40" loc="i,40,33,40,35" dtype_id="9">
                  <neq fl="i40" loc="i,40,28,40,30" dtype_id="9">
                    <const fl="i40" loc="i,40,30,40,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i40" loc="i,40,17,40,27" dtype_id="13">
                      <varref fl="i40" loc="i,40,17,40,27" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i40" loc="i,40,48,40,50" dtype_id="9">
                    <ccast fl="i40" loc="i,40,37,40,47" dtype_id="13">
                      <varref fl="i40" loc="i,40,37,40,47" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i40" loc="i,40,51,40,75" dtype_id="13">
                      <varref fl="i40" loc="i,40,51,40,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i40" loc="i,40,80,40,104" dtype_id="9">
                  <varref fl="i40" loc="i,40,80,40,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i41" loc="i,41,45,41,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i43" loc="i,43,45,43,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i39" loc="i,39,4,39,42" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </assign>
        <comment fl="g20" loc="g,20,2,20,13" name="ALWAYS"/>
        <assign fl="g21" loc="g,21,6,21,7" dtype_id="16">
          <and fl="g21" loc="g,21,19,21,20" dtype_id="16">
            <const fl="g21" loc="g,21,19,21,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="g21" loc="g,21,19,21,20" dtype_id="16">
              <varref fl="g21" loc="g,21,8,21,19" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="g21" loc="g,21,23,21,25" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="g21" loc="g,21,3,21,5" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </assign>
        <assign fl="g23" loc="g,23,9,23,10" dtype_id="16">
          <and fl="g23" loc="g,23,22,23,23" dtype_id="16">
            <const fl="g23" loc="g,23,22,23,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="g23" loc="g,23,11,23,22" name="mips_cpu.instruction_decode" dtype_id="16"/>
          </and>
          <varref fl="g23" loc="g,23,3,23,8" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </assign>
        <if fl="g25" loc="g,25,13,25,14">
          <eq fl="g25" loc="g,25,13,25,14" dtype_id="17">
            <const fl="g25" loc="g,25,4,25,13" name="6&apos;h0" dtype_id="16"/>
            <ccast fl="g24" loc="g,24,8,24,10" dtype_id="16">
              <varref fl="g24" loc="g,24,8,24,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
            </ccast>
          </eq>
          <assign fl="g26" loc="g,26,23,26,24" dtype_id="9">
            <const fl="g26" loc="g,26,25,26,26" name="1&apos;h1" dtype_id="9"/>
            <varref fl="g26" loc="g,26,6,26,20" name="mips_cpu.register_write_decode" dtype_id="9"/>
          </assign>
          <assign fl="g27" loc="g,27,26,27,27" dtype_id="9">
            <const fl="g27" loc="g,27,28,27,29" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g27" loc="g,27,6,27,24" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
          </assign>
          <assign fl="g28" loc="g,28,21,28,22" dtype_id="9">
            <const fl="g28" loc="g,28,23,28,24" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g28" loc="g,28,6,28,18" name="mips_cpu.memory_write_decode" dtype_id="9"/>
          </assign>
          <assign fl="g29" loc="g,29,19,29,20" dtype_id="9">
            <const fl="g29" loc="g,29,21,29,22" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g29" loc="g,29,6,29,15" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
          </assign>
          <assign fl="g30" loc="g,30,28,30,29" dtype_id="9">
            <const fl="g30" loc="g,30,30,30,31" name="1&apos;h1" dtype_id="9"/>
            <varref fl="g30" loc="g,30,6,30,26" name="mips_cpu.register_destination_decode" dtype_id="9"/>
          </assign>
          <assign fl="g31" loc="g,31,17,31,18" dtype_id="9">
            <const fl="g31" loc="g,31,19,31,20" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g31" loc="g,31,6,31,12" name="mips_cpu.branch_decode" dtype_id="9"/>
          </assign>
          <assign fl="g32" loc="g,32,27,32,28" dtype_id="9">
            <or fl="g32" loc="g,32,94,32,96" dtype_id="9">
              <or fl="g32" loc="g,32,72,32,74" dtype_id="9">
                <or fl="g32" loc="g,32,50,32,52" dtype_id="9">
                  <eq fl="g32" loc="g,32,37,32,39" dtype_id="9">
                    <const fl="g32" loc="g,32,40,32,49" name="6&apos;h18" dtype_id="16"/>
                    <ccast fl="g32" loc="g,32,31,32,36" dtype_id="16">
                      <varref fl="g32" loc="g,32,31,32,36" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                    </ccast>
                  </eq>
                  <eq fl="g32" loc="g,32,59,32,61" dtype_id="9">
                    <const fl="g32" loc="g,32,62,32,71" name="6&apos;h19" dtype_id="16"/>
                    <ccast fl="g32" loc="g,32,53,32,58" dtype_id="16">
                      <varref fl="g32" loc="g,32,53,32,58" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                    </ccast>
                  </eq>
                </or>
                <eq fl="g32" loc="g,32,81,32,83" dtype_id="9">
                  <const fl="g32" loc="g,32,84,32,93" name="6&apos;h1a" dtype_id="16"/>
                  <ccast fl="g32" loc="g,32,75,32,80" dtype_id="16">
                    <varref fl="g32" loc="g,32,75,32,80" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                  </ccast>
                </eq>
              </or>
              <eq fl="g32" loc="g,32,103,32,105" dtype_id="9">
                <const fl="g32" loc="g,32,106,32,115" name="6&apos;h1b" dtype_id="16"/>
                <ccast fl="g32" loc="g,32,97,32,102" dtype_id="16">
                  <varref fl="g32" loc="g,32,97,32,102" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                </ccast>
              </eq>
            </or>
            <varref fl="g32" loc="g,32,6,32,26" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
          </assign>
          <assign fl="g33" loc="g,33,21,33,22" dtype_id="16">
            <varref fl="g33" loc="g,33,23,33,28" name="mips_cpu.control_unit.funct" dtype_id="16"/>
            <varref fl="g33" loc="g,33,6,33,18" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
          </assign>
          <if fl="g49" loc="g,49,13,49,14">
            <eq fl="g49" loc="g,49,13,49,14" dtype_id="17">
              <const fl="g49" loc="g,49,4,49,13" name="6&apos;h9" dtype_id="16"/>
              <ccast fl="g24" loc="g,24,8,24,10" dtype_id="16">
                <varref fl="g24" loc="g,24,8,24,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
              </ccast>
            </eq>
            <assign fl="g50" loc="g,50,22,50,23" dtype_id="9">
              <const fl="g50" loc="g,50,24,50,25" name="1&apos;h1" dtype_id="9"/>
              <varref fl="g50" loc="g,50,5,50,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g51" loc="g,51,25,51,26" dtype_id="9">
              <const fl="g51" loc="g,51,27,51,28" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g51" loc="g,51,5,51,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </assign>
            <assign fl="g52" loc="g,52,20,52,21" dtype_id="9">
              <const fl="g52" loc="g,52,22,52,23" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g52" loc="g,52,5,52,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g53" loc="g,53,18,53,19" dtype_id="9">
              <const fl="g53" loc="g,53,20,53,21" name="1&apos;h1" dtype_id="9"/>
              <varref fl="g53" loc="g,53,5,53,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </assign>
            <assign fl="g54" loc="g,54,27,54,28" dtype_id="9">
              <const fl="g54" loc="g,54,29,54,30" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g54" loc="g,54,5,54,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </assign>
            <assign fl="g55" loc="g,55,16,55,17" dtype_id="9">
              <const fl="g55" loc="g,55,18,55,19" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g55" loc="g,55,5,55,11" name="mips_cpu.branch_decode" dtype_id="9"/>
            </assign>
            <assign fl="g56" loc="g,56,26,56,27" dtype_id="9">
              <const fl="g56" loc="g,56,28,56,29" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g56" loc="g,56,5,56,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g57" loc="g,57,20,57,21" dtype_id="16">
              <const fl="g57" loc="g,57,22,57,31" name="6&apos;h21" dtype_id="16"/>
              <varref fl="g57" loc="g,57,5,57,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </assign>
            <if fl="g66" loc="g,66,13,66,14">
              <eq fl="g66" loc="g,66,13,66,14" dtype_id="17">
                <const fl="g66" loc="g,66,4,66,13" name="6&apos;hf" dtype_id="16"/>
                <ccast fl="g24" loc="g,24,8,24,10" dtype_id="16">
                  <varref fl="g24" loc="g,24,8,24,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                </ccast>
              </eq>
              <assign fl="g67" loc="g,67,22,67,23" dtype_id="9">
                <const fl="g67" loc="g,67,24,67,25" name="1&apos;h1" dtype_id="9"/>
                <varref fl="g67" loc="g,67,5,67,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g68" loc="g,68,25,68,26" dtype_id="9">
                <const fl="g68" loc="g,68,27,68,28" name="1&apos;h1" dtype_id="9"/>
                <varref fl="g68" loc="g,68,5,68,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
              </assign>
              <assign fl="g69" loc="g,69,20,69,21" dtype_id="9">
                <const fl="g69" loc="g,69,22,69,23" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g69" loc="g,69,5,69,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g70" loc="g,70,18,70,19" dtype_id="9">
                <const fl="g70" loc="g,70,20,70,21" name="1&apos;h1" dtype_id="9"/>
                <varref fl="g70" loc="g,70,5,70,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
              </assign>
              <assign fl="g71" loc="g,71,27,71,28" dtype_id="9">
                <const fl="g71" loc="g,71,29,71,30" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g71" loc="g,71,5,71,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
              </assign>
              <assign fl="g72" loc="g,72,16,72,17" dtype_id="9">
                <const fl="g72" loc="g,72,18,72,19" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g72" loc="g,72,5,72,11" name="mips_cpu.branch_decode" dtype_id="9"/>
              </assign>
              <assign fl="g73" loc="g,73,26,73,27" dtype_id="9">
                <const fl="g73" loc="g,73,28,73,29" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g73" loc="g,73,5,73,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g74" loc="g,74,20,74,21" dtype_id="16">
                <const fl="g74" loc="g,74,22,74,31" name="6&apos;h3f" dtype_id="16"/>
                <varref fl="g74" loc="g,74,5,74,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
              </assign>
              <assign fl="g89" loc="g,89,22,89,23" dtype_id="9">
                <const fl="g89" loc="g,89,24,89,28" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g89" loc="g,89,5,89,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g90" loc="g,90,25,90,26" dtype_id="9">
                <const fl="g90" loc="g,90,27,90,31" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g90" loc="g,90,5,90,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
              </assign>
              <assign fl="g91" loc="g,91,20,91,21" dtype_id="9">
                <const fl="g91" loc="g,91,22,91,26" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g91" loc="g,91,5,91,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g92" loc="g,92,18,92,19" dtype_id="9">
                <const fl="g92" loc="g,92,20,92,24" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g92" loc="g,92,5,92,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
              </assign>
              <assign fl="g93" loc="g,93,27,93,28" dtype_id="9">
                <const fl="g93" loc="g,93,29,93,33" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g93" loc="g,93,5,93,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
              </assign>
              <assign fl="g94" loc="g,94,16,94,17" dtype_id="9">
                <const fl="g94" loc="g,94,18,94,22" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g94" loc="g,94,5,94,11" name="mips_cpu.branch_decode" dtype_id="9"/>
              </assign>
              <assign fl="g95" loc="g,95,26,95,27" dtype_id="9">
                <const fl="g95" loc="g,95,28,95,32" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g95" loc="g,95,5,95,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g96" loc="g,96,20,96,21" dtype_id="16">
                <const fl="g96" loc="g,96,22,96,31" name="6&apos;h0" dtype_id="16"/>
                <varref fl="g96" loc="g,96,5,96,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
              </assign>
            </if>
          </if>
        </if>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </assign>
        <comment fl="i28" loc="i,28,2,28,13" name="ALWAYS"/>
        <assign fl="i48" loc="i,48,11,48,12" dtype_id="9">
          <and fl="i48" loc="i,48,70,48,72" dtype_id="9">
            <or fl="i48" loc="i,48,40,48,42" dtype_id="9">
              <eq fl="i48" loc="i,48,25,48,27" dtype_id="9">
                <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                  <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i48" loc="i,48,28,48,38" dtype_id="13">
                  <varref fl="i48" loc="i,48,28,48,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
              <eq fl="i48" loc="i,48,54,48,56" dtype_id="9">
                <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                  <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i48" loc="i,48,57,48,67" dtype_id="13">
                  <varref fl="i48" loc="i,48,57,48,67" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="i48" loc="i,48,73,48,99" dtype_id="9">
              <varref fl="i48" loc="i,48,73,48,99" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="i48" loc="i,48,3,48,10" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </assign>
        <assign fl="i56" loc="i,56,15,56,16" dtype_id="9">
          <or fl="i56" loc="i,56,137,56,139" dtype_id="9">
            <and fl="i56" loc="i,56,57,56,59" dtype_id="9">
              <and fl="i56" loc="i,56,31,56,33" dtype_id="9">
                <ccast fl="i56" loc="i,56,17,56,30" dtype_id="9">
                  <varref fl="i56" loc="i,56,17,56,30" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i56" loc="i,56,34,56,56" dtype_id="9">
                  <varref fl="i56" loc="i,56,34,56,56" name="mips_cpu.register_write_execute" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i56" loc="i,56,97,56,99" dtype_id="9">
                <eq fl="i56" loc="i,56,84,56,86" dtype_id="9">
                  <ccast fl="i56" loc="i,56,61,56,83" dtype_id="13">
                    <varref fl="i56" loc="i,56,61,56,83" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i56" loc="i,56,123,56,125" dtype_id="9">
                  <ccast fl="i56" loc="i,56,100,56,122" dtype_id="13">
                    <varref fl="i56" loc="i,56,100,56,122" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="i56" loc="i,56,183,56,185" dtype_id="9">
              <and fl="i56" loc="i,56,154,56,156" dtype_id="9">
                <ccast fl="i56" loc="i,56,140,56,153" dtype_id="9">
                  <varref fl="i56" loc="i,56,140,56,153" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i56" loc="i,56,157,56,182" dtype_id="9">
                  <varref fl="i56" loc="i,56,157,56,182" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i56" loc="i,56,222,56,224" dtype_id="9">
                <eq fl="i56" loc="i,56,209,56,211" dtype_id="9">
                  <ccast fl="i56" loc="i,56,187,56,208" dtype_id="13">
                    <varref fl="i56" loc="i,56,187,56,208" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i56" loc="i,56,247,56,249" dtype_id="9">
                  <ccast fl="i56" loc="i,56,225,56,246" dtype_id="13">
                    <varref fl="i56" loc="i,56,225,56,246" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="i56" loc="i,56,3,56,14" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </assign>
        <assign fl="i59" loc="i,59,15,59,16" dtype_id="9">
          <or fl="i59" loc="i,59,29,59,31" dtype_id="9">
            <ccast fl="i59" loc="i,59,17,59,28" dtype_id="9">
              <varref fl="i59" loc="i,59,17,59,28" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i59" loc="i,59,32,59,39" dtype_id="9">
              <varref fl="i59" loc="i,59,32,59,39" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i59" loc="i,59,3,59,14" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </assign>
        <assign fl="i60" loc="i,60,16,60,17" dtype_id="9">
          <or fl="i60" loc="i,60,30,60,32" dtype_id="9">
            <ccast fl="i60" loc="i,60,18,60,29" dtype_id="9">
              <varref fl="i60" loc="i,60,18,60,29" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i60" loc="i,60,33,60,40" dtype_id="9">
              <varref fl="i60" loc="i,60,33,60,40" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i60" loc="i,60,3,60,15" name="mips_cpu.stall_decode" dtype_id="9"/>
        </assign>
        <assign fl="i61" loc="i,61,26,61,27" dtype_id="9">
          <or fl="i61" loc="i,61,40,61,42" dtype_id="9">
            <ccast fl="i61" loc="i,61,28,61,39" dtype_id="9">
              <varref fl="i61" loc="i,61,28,61,39" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i61" loc="i,61,43,61,50" dtype_id="9">
              <varref fl="i61" loc="i,61,43,61,50" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i61" loc="i,61,3,61,25" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </assign>
        <contassign fl="f8" loc="f,8,18,8,19" dtype_id="9">
          <and fl="f8" loc="f,8,28,8,30" dtype_id="9">
            <ccast fl="f8" loc="f,8,20,8,27" dtype_id="9">
              <varref fl="f8" loc="f,8,20,8,27" name="mips_cpu.branch_decode" dtype_id="9"/>
            </ccast>
            <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
                  <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
                    <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                      <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                          <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                      <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                          <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                        <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
                    <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
              </cond>
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                  <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                    <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                      <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                          <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                      <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                          <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                        <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                    <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
              </cond>
            </eq>
          </and>
          <varref fl="f8" loc="f,8,9,8,17" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.write_data_execute" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
                <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.program_counter_prime" dtype_id="2"/>
        </contassign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
            </ccast>
          </and>
          <assign fl="e65" loc="e,65,26,65,27" dtype_id="2">
            <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e65" loc="e,65,28,65,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                </cond>
                <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
              </cond>
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="9">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="9">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="11">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="11">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
            <varref fl="e65" loc="e,65,15,65,25" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
          </assign>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="13">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="13">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="13">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="7">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="7"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
            <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
              <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </not>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="7">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="7">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="7">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="7">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="7">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="7">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="7">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="7">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="7">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="11">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="7">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="7">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="7">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="11">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="7">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="7">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="7">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="18">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e68" loc="e,68,17,68,18" dtype_id="2">
          <ccast fl="e68" loc="e,68,35,68,36" dtype_id="2">
            <shiftr fl="e68" loc="e,68,35,68,36" dtype_id="7">
              <varref fl="e68" loc="e,68,19,68,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
              <const fl="e68" loc="e,68,39,68,41" name="6&apos;h20" dtype_id="19"/>
            </shiftr>
          </ccast>
          <varref fl="e68" loc="e,68,3,68,16" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e69" loc="e,69,17,69,18" dtype_id="2">
          <ccast fl="e69" loc="e,69,35,69,36" dtype_id="2">
            <varref fl="e69" loc="e,69,19,69,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
          </ccast>
          <varref fl="e69" loc="e,69,3,69,16" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
      </cfunc>
      <cfunc fl="q39" loc="q,39,3,39,23" name="_sequent__TOP__4">
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q40" loc="q,40,21,40,23" dtype_id="2">
          <varref fl="q40" loc="q,40,23,40,41" name="mips_cpu.write_data_execute" dtype_id="2"/>
          <varref fl="q40" loc="q,40,3,40,20" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="r15" loc="r,15,2,15,11" name="ALWAYS"/>
        <if fl="r17" loc="r,17,3,17,5">
          <and fl="r17" loc="r,17,6,17,7" dtype_id="9">
            <const fl="r17" loc="r,17,6,17,7" name="32&apos;h1" dtype_id="2"/>
            <not fl="r17" loc="r,17,6,17,7" dtype_id="9">
              <ccast fl="r17" loc="r,17,7,17,13" dtype_id="9">
                <varref fl="r17" loc="r,17,7,17,13" name="mips_cpu.stall_decode" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <assigndly fl="r20" loc="r,20,38,20,40" dtype_id="2">
            <cond fl="r20" loc="r,20,44,20,45" dtype_id="2">
              <ccast fl="r18" loc="r,18,7,18,12" dtype_id="9">
                <varref fl="r18" loc="r,18,7,18,12" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
              </ccast>
              <const fl="r20" loc="r,20,44,20,45" name="32&apos;h0" dtype_id="2"/>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
                  <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
              </add>
            </cond>
            <varref fl="r20" loc="r,20,5,20,37" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s35" loc="s,35,27,35,29" dtype_id="2">
          <varref fl="s35" loc="s,35,30,35,50" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
          <varref fl="s35" loc="s,35,3,35,26" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p52" loc="p,52,21,52,23" dtype_id="2">
          <cond fl="p52" loc="p,52,27,52,28" dtype_id="2">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p52" loc="p,52,27,52,28" name="32&apos;h0" dtype_id="2"/>
            <varref fl="p67" loc="p,67,24,67,39" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
          </cond>
          <varref fl="p52" loc="p,52,4,52,20" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s30" loc="s,30,34,30,36" dtype_id="9">
          <varref fl="s30" loc="s,30,37,30,64" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
          <varref fl="s30" loc="s,30,3,30,33" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
        </assigndly>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q34" loc="q,34,23,34,25" dtype_id="9">
          <varref fl="q34" loc="q,34,26,34,46" name="mips_cpu.memory_write_execute" dtype_id="9"/>
          <varref fl="q34" loc="q,34,3,34,22" name="mips_cpu.memory_write_memory" dtype_id="9"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p48" loc="p,48,25,48,27" dtype_id="16">
          <cond fl="p48" loc="p,48,30,48,31" dtype_id="16">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p48" loc="p,48,30,48,31" name="6&apos;h0" dtype_id="16"/>
            <ccast fl="p63" loc="p,63,28,63,47" dtype_id="16">
              <varref fl="p63" loc="p,63,28,63,47" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </ccast>
          </cond>
          <varref fl="p48" loc="p,48,4,48,24" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p54" loc="p,54,26,54,28" dtype_id="2">
          <cond fl="p54" loc="p,54,32,54,33" dtype_id="2">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p54" loc="p,54,32,54,33" name="32&apos;h0" dtype_id="2"/>
            <varref fl="p69" loc="p,69,29,69,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="p54" loc="p,54,4,54,25" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p45" loc="p,45,22,45,24" dtype_id="9">
          <and fl="p45" loc="p,45,25,45,26" dtype_id="9">
            <not fl="p45" loc="p,45,25,45,26" dtype_id="9">
              <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
                <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="p60" loc="p,60,25,60,41" dtype_id="9">
              <varref fl="p60" loc="p,60,25,60,41" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="p45" loc="p,45,4,45,21" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s34" loc="s,34,27,34,29" dtype_id="2">
          <varref fl="s34" loc="s,34,30,34,50" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
          <varref fl="s34" loc="s,34,3,34,26" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p46" loc="p,46,33,46,35" dtype_id="9">
          <and fl="p46" loc="p,46,36,46,37" dtype_id="9">
            <not fl="p46" loc="p,46,36,46,37" dtype_id="9">
              <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
                <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="p61" loc="p,61,36,61,63" dtype_id="9">
              <varref fl="p61" loc="p,61,36,61,63" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="p46" loc="p,46,4,46,32" name="mips_cpu.register_destination_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p55" loc="p,55,26,55,28" dtype_id="2">
          <cond fl="p55" loc="p,55,32,55,33" dtype_id="2">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p55" loc="p,55,32,55,33" name="32&apos;h0" dtype_id="2"/>
            <varref fl="p70" loc="p,70,29,70,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="p55" loc="p,55,4,55,25" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s36" loc="s,36,23,36,25" dtype_id="2">
          <varref fl="s36" loc="s,36,26,36,42" name="data_readdata" dtype_id="2"/>
          <varref fl="s36" loc="s,36,3,36,22" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s29" loc="s,29,32,29,34" dtype_id="9">
          <varref fl="s29" loc="s,29,34,29,59" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
          <varref fl="s29" loc="s,29,3,29,31" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p50" loc="p,50,15,50,17" dtype_id="13">
          <cond fl="p50" loc="p,50,20,50,21" dtype_id="13">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p50" loc="p,50,20,50,21" name="32&apos;h0" dtype_id="13"/>
            <and fl="p50" loc="p,50,20,50,21" dtype_id="13">
              <const fl="p50" loc="p,50,20,50,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c63" loc="c,63,40,63,41" dtype_id="13">
                <varref fl="c63" loc="c,63,22,63,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                <const fl="c63" loc="c,63,44,63,46" name="5&apos;hb" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="p50" loc="p,50,4,50,14" name="mips_cpu.Rd_execute" dtype_id="13"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p51" loc="p,51,15,51,17" dtype_id="13">
          <cond fl="p51" loc="p,51,20,51,21" dtype_id="13">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p51" loc="p,51,20,51,21" name="32&apos;h0" dtype_id="13"/>
            <and fl="p51" loc="p,51,20,51,21" dtype_id="13">
              <const fl="p51" loc="p,51,20,51,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="p51" loc="p,51,4,51,14" name="mips_cpu.Rs_execute" dtype_id="13"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s32" loc="s,32,24,32,26" dtype_id="2">
          <varref fl="s32" loc="s,32,27,32,44" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
          <varref fl="s32" loc="s,32,3,32,23" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p49" loc="p,49,15,49,17" dtype_id="13">
          <cond fl="p49" loc="p,49,20,49,21" dtype_id="13">
            <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
              <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="p49" loc="p,49,20,49,21" name="32&apos;h0" dtype_id="13"/>
            <and fl="p49" loc="p,49,20,49,21" dtype_id="13">
              <const fl="p49" loc="p,49,20,49,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="p49" loc="p,49,4,49,14" name="mips_cpu.Rt_execute" dtype_id="13"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s33" loc="s,33,28,33,30" dtype_id="13">
          <varref fl="s33" loc="s,33,31,33,52" name="mips_cpu.write_register_memory" dtype_id="13"/>
          <varref fl="s33" loc="s,33,3,33,27" name="mips_cpu.write_register_writeback" dtype_id="13"/>
        </assigndly>
        <comment fl="s27" loc="s,27,2,27,11" name="ALWAYS"/>
        <assigndly fl="s28" loc="s,28,28,28,30" dtype_id="9">
          <varref fl="s28" loc="s,28,31,28,52" name="mips_cpu.register_write_memory" dtype_id="9"/>
          <varref fl="s28" loc="s,28,3,28,27" name="mips_cpu.register_write_writeback" dtype_id="9"/>
        </assigndly>
        <contassign fl="c137" loc="c,137,24,137,25" dtype_id="2">
          <varref fl="c137" loc="c,137,26,137,43" name="mips_cpu.write_data_memory" dtype_id="2"/>
          <varref fl="c137" loc="c,137,9,137,23" name="data_writedata" dtype_id="2"/>
        </contassign>
        <comment fl="m9" loc="m,9,2,9,11" name="ALWAYS"/>
        <if fl="m10" loc="m,10,3,10,5">
          <and fl="m10" loc="m,10,7,10,8" dtype_id="9">
            <const fl="m10" loc="m,10,7,10,8" name="32&apos;h1" dtype_id="2"/>
            <not fl="m10" loc="m,10,7,10,8" dtype_id="9">
              <ccast fl="m10" loc="m,10,8,10,14" dtype_id="9">
                <varref fl="m10" loc="m,10,8,10,14" name="mips_cpu.stall_fetch" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <assigndly fl="m11" loc="m,11,19,11,21" dtype_id="2">
            <varref fl="m11" loc="m,11,22,11,35" name="mips_cpu.program_counter_prime" dtype_id="2"/>
            <varref fl="m11" loc="m,11,4,11,18" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q39" loc="q,39,24,39,26" dtype_id="2">
          <varref fl="q39" loc="q,39,26,39,47" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
          <varref fl="q39" loc="q,39,3,39,23" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q35" loc="q,35,31,35,33" dtype_id="9">
          <varref fl="q35" loc="q,35,34,35,62" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
          <varref fl="q35" loc="q,35,3,35,30" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
        </assigndly>
        <contassign fl="c138" loc="c,138,20,138,21" dtype_id="9">
          <varref fl="c138" loc="c,138,22,138,41" name="mips_cpu.memory_write_memory" dtype_id="9"/>
          <varref fl="c138" loc="c,138,9,138,19" name="data_write" dtype_id="9"/>
        </contassign>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p44" loc="p,44,25,44,27" dtype_id="9">
          <and fl="p44" loc="p,44,28,44,29" dtype_id="9">
            <not fl="p44" loc="p,44,28,44,29" dtype_id="9">
              <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
                <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="p59" loc="p,59,28,59,47" dtype_id="9">
              <varref fl="p59" loc="p,59,28,59,47" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="p44" loc="p,44,4,44,24" name="mips_cpu.memory_write_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q38" loc="q,38,24,38,26" dtype_id="2">
          <varref fl="q38" loc="q,38,26,38,47" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
          <varref fl="q38" loc="q,38,3,38,23" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q33" loc="q,33,29,33,31" dtype_id="9">
          <varref fl="q33" loc="q,33,32,33,58" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
          <varref fl="q33" loc="q,33,3,33,28" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
        </assigndly>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.read_data_writeback" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.result_writeback" dtype_id="2"/>
        </contassign>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q37" loc="q,37,21,37,23" dtype_id="2">
          <varref fl="q37" loc="q,37,23,37,41" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
          <varref fl="q37" loc="q,37,3,37,20" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="r15" loc="r,15,2,15,11" name="ALWAYS"/>
        <if fl="r17" loc="r,17,3,17,5">
          <and fl="r17" loc="r,17,6,17,7" dtype_id="9">
            <const fl="r17" loc="r,17,6,17,7" name="32&apos;h1" dtype_id="2"/>
            <not fl="r17" loc="r,17,6,17,7" dtype_id="9">
              <ccast fl="r17" loc="r,17,7,17,13" dtype_id="9">
                <varref fl="r17" loc="r,17,7,17,13" name="mips_cpu.stall_decode" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <assigndly fl="r19" loc="r,19,24,19,26" dtype_id="2">
            <cond fl="r19" loc="r,19,27,19,28" dtype_id="11">
              <ccast fl="r18" loc="r,18,7,18,12" dtype_id="9">
                <varref fl="r18" loc="r,18,7,18,12" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
              </ccast>
              <const fl="r19" loc="r,19,27,19,28" name="32&apos;sh0" dtype_id="11"/>
              <varref fl="r22" loc="r,22,27,22,44" name="instr_readdata" dtype_id="2"/>
            </cond>
            <varref fl="r19" loc="r,19,5,19,23" name="mips_cpu.instruction_decode" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q41" loc="q,41,25,41,27" dtype_id="13">
          <varref fl="q41" loc="q,41,27,41,49" name="mips_cpu.write_register_execute" dtype_id="13"/>
          <varref fl="q41" loc="q,41,3,41,24" name="mips_cpu.write_register_memory" dtype_id="13"/>
        </assigndly>
        <comment fl="q31" loc="q,31,2,31,11" name="ALWAYS"/>
        <assigndly fl="q32" loc="q,32,25,32,27" dtype_id="9">
          <varref fl="q32" loc="q,32,28,32,50" name="mips_cpu.register_write_execute" dtype_id="9"/>
          <varref fl="q32" loc="q,32,3,32,24" name="mips_cpu.register_write_memory" dtype_id="9"/>
        </assigndly>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="13">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="13">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.register_destination_execute" dtype_id="9"/>
            </ccast>
            <ccast fl="k13" loc="k,13,32,13,39" dtype_id="13">
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.Rd_execute" dtype_id="13"/>
            </ccast>
            <ccast fl="k13" loc="k,13,42,13,49" dtype_id="13">
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.Rt_execute" dtype_id="13"/>
            </ccast>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </contassign>
        <contassign fl="c142" loc="c,142,23,142,24" dtype_id="2">
          <varref fl="c142" loc="c,142,25,142,46" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          <varref fl="c142" loc="c,142,9,142,22" name="instr_address" dtype_id="2"/>
        </contassign>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p47" loc="p,47,33,47,35" dtype_id="9">
          <and fl="p47" loc="p,47,36,47,37" dtype_id="9">
            <not fl="p47" loc="p,47,36,47,37" dtype_id="9">
              <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
                <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="p62" loc="p,62,36,62,63" dtype_id="9">
              <varref fl="p62" loc="p,62,36,62,63" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="p47" loc="p,47,4,47,32" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p43" loc="p,43,31,43,33" dtype_id="9">
          <and fl="p43" loc="p,43,34,43,35" dtype_id="9">
            <not fl="p43" loc="p,43,34,43,35" dtype_id="9">
              <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
                <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="p58" loc="p,58,34,58,59" dtype_id="9">
              <varref fl="p58" loc="p,58,34,58,59" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="p43" loc="p,43,4,43,30" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
        </assigndly>
        <contassign fl="c136" loc="c,136,22,136,23" dtype_id="2">
          <varref fl="c136" loc="c,136,24,136,41" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
          <varref fl="c136" loc="c,136,9,136,21" name="data_address" dtype_id="2"/>
        </contassign>
        <contassign fl="o6" loc="o,6,25,6,26" dtype_id="2">
          <or fl="o6" loc="o,6,49,6,50" dtype_id="2">
            <and fl="o6" loc="o,6,31,6,32" dtype_id="12">
              <const fl="o6" loc="o,6,49,6,50" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="o6" loc="o,6,49,6,50" dtype_id="2">
                <negate fl="o6" loc="o,6,31,6,32" dtype_id="12">
                  <ccast fl="o6" loc="o,6,43,6,44" dtype_id="9">
                    <and fl="o6" loc="o,6,43,6,44" dtype_id="9">
                      <const fl="o6" loc="o,6,43,6,44" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="o6" loc="o,6,43,6,44" dtype_id="9">
                        <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="o6" loc="o,6,44,6,46" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="o6" loc="o,6,49,6,50" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c65" loc="c,65,40,65,41" dtype_id="12">
              <const fl="c65" loc="c,65,40,65,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
            </and>
          </or>
          <varref fl="o6" loc="o,6,9,6,24" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </contassign>
        <comment fl="p40" loc="p,40,2,40,11" name="ALWAYS"/>
        <assigndly fl="p42" loc="p,42,27,42,29" dtype_id="9">
          <and fl="p42" loc="p,42,30,42,31" dtype_id="9">
            <not fl="p42" loc="p,42,30,42,31" dtype_id="9">
              <ccast fl="p41" loc="p,41,6,41,11" dtype_id="9">
                <varref fl="p41" loc="p,41,6,41,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="p57" loc="p,57,30,57,51" dtype_id="9">
              <varref fl="p57" loc="p,57,30,57,51" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="p42" loc="p,42,4,42,26" name="mips_cpu.register_write_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="i28" loc="i,28,2,28,13" name="ALWAYS"/>
        <assign fl="i31" loc="i,31,43,31,44" dtype_id="15">
          <cond fl="i31" loc="i,31,45,31,50" dtype_id="15">
            <and fl="i30" loc="i,30,65,30,67" dtype_id="9">
              <and fl="i30" loc="i,30,24,30,26" dtype_id="9">
                <neq fl="i30" loc="i,30,19,30,21" dtype_id="9">
                  <const fl="i30" loc="i,30,21,30,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i30" loc="i,30,8,30,18" dtype_id="13">
                    <varref fl="i30" loc="i,30,8,30,18" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i30" loc="i,30,39,30,41" dtype_id="9">
                  <ccast fl="i30" loc="i,30,28,30,38" dtype_id="13">
                    <varref fl="i30" loc="i,30,28,30,38" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i30" loc="i,30,42,30,63" dtype_id="13">
                    <varref fl="i30" loc="i,30,42,30,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i30" loc="i,30,68,30,89" dtype_id="9">
                <varref fl="i30" loc="i,30,68,30,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i31" loc="i,31,45,31,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i33" loc="i,33,45,33,50" dtype_id="15">
              <and fl="i32" loc="i,32,77,32,79" dtype_id="9">
                <and fl="i32" loc="i,32,33,32,35" dtype_id="9">
                  <neq fl="i32" loc="i,32,28,32,30" dtype_id="9">
                    <const fl="i32" loc="i,32,30,32,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i32" loc="i,32,17,32,27" dtype_id="13">
                      <varref fl="i32" loc="i,32,17,32,27" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i32" loc="i,32,48,32,50" dtype_id="9">
                    <ccast fl="i32" loc="i,32,37,32,47" dtype_id="13">
                      <varref fl="i32" loc="i,32,37,32,47" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i32" loc="i,32,51,32,75" dtype_id="13">
                      <varref fl="i32" loc="i,32,51,32,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i32" loc="i,32,80,32,104" dtype_id="9">
                  <varref fl="i32" loc="i,32,80,32,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i33" loc="i,33,45,33,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i35" loc="i,35,45,35,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i31" loc="i,31,4,31,42" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </assign>
        <comment fl="i28" loc="i,28,2,28,13" name="ALWAYS"/>
        <assign fl="i39" loc="i,39,43,39,44" dtype_id="15">
          <cond fl="i39" loc="i,39,45,39,50" dtype_id="15">
            <and fl="i38" loc="i,38,65,38,67" dtype_id="9">
              <and fl="i38" loc="i,38,24,38,26" dtype_id="9">
                <neq fl="i38" loc="i,38,19,38,21" dtype_id="9">
                  <const fl="i38" loc="i,38,21,38,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i38" loc="i,38,8,38,18" dtype_id="13">
                    <varref fl="i38" loc="i,38,8,38,18" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i38" loc="i,38,39,38,41" dtype_id="9">
                  <ccast fl="i38" loc="i,38,28,38,38" dtype_id="13">
                    <varref fl="i38" loc="i,38,28,38,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i38" loc="i,38,42,38,63" dtype_id="13">
                    <varref fl="i38" loc="i,38,42,38,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i38" loc="i,38,68,38,89" dtype_id="9">
                <varref fl="i38" loc="i,38,68,38,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i39" loc="i,39,45,39,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i41" loc="i,41,45,41,50" dtype_id="15">
              <and fl="i40" loc="i,40,77,40,79" dtype_id="9">
                <and fl="i40" loc="i,40,33,40,35" dtype_id="9">
                  <neq fl="i40" loc="i,40,28,40,30" dtype_id="9">
                    <const fl="i40" loc="i,40,30,40,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i40" loc="i,40,17,40,27" dtype_id="13">
                      <varref fl="i40" loc="i,40,17,40,27" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i40" loc="i,40,48,40,50" dtype_id="9">
                    <ccast fl="i40" loc="i,40,37,40,47" dtype_id="13">
                      <varref fl="i40" loc="i,40,37,40,47" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i40" loc="i,40,51,40,75" dtype_id="13">
                      <varref fl="i40" loc="i,40,51,40,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i40" loc="i,40,80,40,104" dtype_id="9">
                  <varref fl="i40" loc="i,40,80,40,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i41" loc="i,41,45,41,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i43" loc="i,43,45,43,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i39" loc="i,39,4,39,42" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </assign>
        <comment fl="g20" loc="g,20,2,20,13" name="ALWAYS"/>
        <assign fl="g21" loc="g,21,6,21,7" dtype_id="16">
          <and fl="g21" loc="g,21,19,21,20" dtype_id="16">
            <const fl="g21" loc="g,21,19,21,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="g21" loc="g,21,19,21,20" dtype_id="16">
              <varref fl="g21" loc="g,21,8,21,19" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="g21" loc="g,21,23,21,25" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="g21" loc="g,21,3,21,5" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </assign>
        <assign fl="g23" loc="g,23,9,23,10" dtype_id="16">
          <and fl="g23" loc="g,23,22,23,23" dtype_id="16">
            <const fl="g23" loc="g,23,22,23,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="g23" loc="g,23,11,23,22" name="mips_cpu.instruction_decode" dtype_id="16"/>
          </and>
          <varref fl="g23" loc="g,23,3,23,8" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </assign>
        <if fl="g25" loc="g,25,13,25,14">
          <eq fl="g25" loc="g,25,13,25,14" dtype_id="17">
            <const fl="g25" loc="g,25,4,25,13" name="6&apos;h0" dtype_id="16"/>
            <ccast fl="g24" loc="g,24,8,24,10" dtype_id="16">
              <varref fl="g24" loc="g,24,8,24,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
            </ccast>
          </eq>
          <assign fl="g26" loc="g,26,23,26,24" dtype_id="9">
            <const fl="g26" loc="g,26,25,26,26" name="1&apos;h1" dtype_id="9"/>
            <varref fl="g26" loc="g,26,6,26,20" name="mips_cpu.register_write_decode" dtype_id="9"/>
          </assign>
          <assign fl="g27" loc="g,27,26,27,27" dtype_id="9">
            <const fl="g27" loc="g,27,28,27,29" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g27" loc="g,27,6,27,24" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
          </assign>
          <assign fl="g28" loc="g,28,21,28,22" dtype_id="9">
            <const fl="g28" loc="g,28,23,28,24" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g28" loc="g,28,6,28,18" name="mips_cpu.memory_write_decode" dtype_id="9"/>
          </assign>
          <assign fl="g29" loc="g,29,19,29,20" dtype_id="9">
            <const fl="g29" loc="g,29,21,29,22" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g29" loc="g,29,6,29,15" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
          </assign>
          <assign fl="g30" loc="g,30,28,30,29" dtype_id="9">
            <const fl="g30" loc="g,30,30,30,31" name="1&apos;h1" dtype_id="9"/>
            <varref fl="g30" loc="g,30,6,30,26" name="mips_cpu.register_destination_decode" dtype_id="9"/>
          </assign>
          <assign fl="g31" loc="g,31,17,31,18" dtype_id="9">
            <const fl="g31" loc="g,31,19,31,20" name="1&apos;h0" dtype_id="9"/>
            <varref fl="g31" loc="g,31,6,31,12" name="mips_cpu.branch_decode" dtype_id="9"/>
          </assign>
          <assign fl="g32" loc="g,32,27,32,28" dtype_id="9">
            <or fl="g32" loc="g,32,94,32,96" dtype_id="9">
              <or fl="g32" loc="g,32,72,32,74" dtype_id="9">
                <or fl="g32" loc="g,32,50,32,52" dtype_id="9">
                  <eq fl="g32" loc="g,32,37,32,39" dtype_id="9">
                    <const fl="g32" loc="g,32,40,32,49" name="6&apos;h18" dtype_id="16"/>
                    <ccast fl="g32" loc="g,32,31,32,36" dtype_id="16">
                      <varref fl="g32" loc="g,32,31,32,36" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                    </ccast>
                  </eq>
                  <eq fl="g32" loc="g,32,59,32,61" dtype_id="9">
                    <const fl="g32" loc="g,32,62,32,71" name="6&apos;h19" dtype_id="16"/>
                    <ccast fl="g32" loc="g,32,53,32,58" dtype_id="16">
                      <varref fl="g32" loc="g,32,53,32,58" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                    </ccast>
                  </eq>
                </or>
                <eq fl="g32" loc="g,32,81,32,83" dtype_id="9">
                  <const fl="g32" loc="g,32,84,32,93" name="6&apos;h1a" dtype_id="16"/>
                  <ccast fl="g32" loc="g,32,75,32,80" dtype_id="16">
                    <varref fl="g32" loc="g,32,75,32,80" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                  </ccast>
                </eq>
              </or>
              <eq fl="g32" loc="g,32,103,32,105" dtype_id="9">
                <const fl="g32" loc="g,32,106,32,115" name="6&apos;h1b" dtype_id="16"/>
                <ccast fl="g32" loc="g,32,97,32,102" dtype_id="16">
                  <varref fl="g32" loc="g,32,97,32,102" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                </ccast>
              </eq>
            </or>
            <varref fl="g32" loc="g,32,6,32,26" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
          </assign>
          <assign fl="g33" loc="g,33,21,33,22" dtype_id="16">
            <varref fl="g33" loc="g,33,23,33,28" name="mips_cpu.control_unit.funct" dtype_id="16"/>
            <varref fl="g33" loc="g,33,6,33,18" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
          </assign>
          <if fl="g49" loc="g,49,13,49,14">
            <eq fl="g49" loc="g,49,13,49,14" dtype_id="17">
              <const fl="g49" loc="g,49,4,49,13" name="6&apos;h9" dtype_id="16"/>
              <ccast fl="g24" loc="g,24,8,24,10" dtype_id="16">
                <varref fl="g24" loc="g,24,8,24,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
              </ccast>
            </eq>
            <assign fl="g50" loc="g,50,22,50,23" dtype_id="9">
              <const fl="g50" loc="g,50,24,50,25" name="1&apos;h1" dtype_id="9"/>
              <varref fl="g50" loc="g,50,5,50,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g51" loc="g,51,25,51,26" dtype_id="9">
              <const fl="g51" loc="g,51,27,51,28" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g51" loc="g,51,5,51,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </assign>
            <assign fl="g52" loc="g,52,20,52,21" dtype_id="9">
              <const fl="g52" loc="g,52,22,52,23" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g52" loc="g,52,5,52,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g53" loc="g,53,18,53,19" dtype_id="9">
              <const fl="g53" loc="g,53,20,53,21" name="1&apos;h1" dtype_id="9"/>
              <varref fl="g53" loc="g,53,5,53,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </assign>
            <assign fl="g54" loc="g,54,27,54,28" dtype_id="9">
              <const fl="g54" loc="g,54,29,54,30" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g54" loc="g,54,5,54,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </assign>
            <assign fl="g55" loc="g,55,16,55,17" dtype_id="9">
              <const fl="g55" loc="g,55,18,55,19" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g55" loc="g,55,5,55,11" name="mips_cpu.branch_decode" dtype_id="9"/>
            </assign>
            <assign fl="g56" loc="g,56,26,56,27" dtype_id="9">
              <const fl="g56" loc="g,56,28,56,29" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g56" loc="g,56,5,56,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g57" loc="g,57,20,57,21" dtype_id="16">
              <const fl="g57" loc="g,57,22,57,31" name="6&apos;h21" dtype_id="16"/>
              <varref fl="g57" loc="g,57,5,57,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </assign>
            <if fl="g66" loc="g,66,13,66,14">
              <eq fl="g66" loc="g,66,13,66,14" dtype_id="17">
                <const fl="g66" loc="g,66,4,66,13" name="6&apos;hf" dtype_id="16"/>
                <ccast fl="g24" loc="g,24,8,24,10" dtype_id="16">
                  <varref fl="g24" loc="g,24,8,24,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                </ccast>
              </eq>
              <assign fl="g67" loc="g,67,22,67,23" dtype_id="9">
                <const fl="g67" loc="g,67,24,67,25" name="1&apos;h1" dtype_id="9"/>
                <varref fl="g67" loc="g,67,5,67,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g68" loc="g,68,25,68,26" dtype_id="9">
                <const fl="g68" loc="g,68,27,68,28" name="1&apos;h1" dtype_id="9"/>
                <varref fl="g68" loc="g,68,5,68,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
              </assign>
              <assign fl="g69" loc="g,69,20,69,21" dtype_id="9">
                <const fl="g69" loc="g,69,22,69,23" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g69" loc="g,69,5,69,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g70" loc="g,70,18,70,19" dtype_id="9">
                <const fl="g70" loc="g,70,20,70,21" name="1&apos;h1" dtype_id="9"/>
                <varref fl="g70" loc="g,70,5,70,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
              </assign>
              <assign fl="g71" loc="g,71,27,71,28" dtype_id="9">
                <const fl="g71" loc="g,71,29,71,30" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g71" loc="g,71,5,71,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
              </assign>
              <assign fl="g72" loc="g,72,16,72,17" dtype_id="9">
                <const fl="g72" loc="g,72,18,72,19" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g72" loc="g,72,5,72,11" name="mips_cpu.branch_decode" dtype_id="9"/>
              </assign>
              <assign fl="g73" loc="g,73,26,73,27" dtype_id="9">
                <const fl="g73" loc="g,73,28,73,29" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g73" loc="g,73,5,73,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g74" loc="g,74,20,74,21" dtype_id="16">
                <const fl="g74" loc="g,74,22,74,31" name="6&apos;h3f" dtype_id="16"/>
                <varref fl="g74" loc="g,74,5,74,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
              </assign>
              <assign fl="g89" loc="g,89,22,89,23" dtype_id="9">
                <const fl="g89" loc="g,89,24,89,28" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g89" loc="g,89,5,89,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g90" loc="g,90,25,90,26" dtype_id="9">
                <const fl="g90" loc="g,90,27,90,31" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g90" loc="g,90,5,90,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
              </assign>
              <assign fl="g91" loc="g,91,20,91,21" dtype_id="9">
                <const fl="g91" loc="g,91,22,91,26" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g91" loc="g,91,5,91,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g92" loc="g,92,18,92,19" dtype_id="9">
                <const fl="g92" loc="g,92,20,92,24" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g92" loc="g,92,5,92,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
              </assign>
              <assign fl="g93" loc="g,93,27,93,28" dtype_id="9">
                <const fl="g93" loc="g,93,29,93,33" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g93" loc="g,93,5,93,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
              </assign>
              <assign fl="g94" loc="g,94,16,94,17" dtype_id="9">
                <const fl="g94" loc="g,94,18,94,22" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g94" loc="g,94,5,94,11" name="mips_cpu.branch_decode" dtype_id="9"/>
              </assign>
              <assign fl="g95" loc="g,95,26,95,27" dtype_id="9">
                <const fl="g95" loc="g,95,28,95,32" name="1&apos;h0" dtype_id="9"/>
                <varref fl="g95" loc="g,95,5,95,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
              </assign>
              <assign fl="g96" loc="g,96,20,96,21" dtype_id="16">
                <const fl="g96" loc="g,96,22,96,31" name="6&apos;h0" dtype_id="16"/>
                <varref fl="g96" loc="g,96,5,96,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
              </assign>
            </if>
          </if>
        </if>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </assign>
        <comment fl="i28" loc="i,28,2,28,13" name="ALWAYS"/>
        <assign fl="i48" loc="i,48,11,48,12" dtype_id="9">
          <and fl="i48" loc="i,48,70,48,72" dtype_id="9">
            <or fl="i48" loc="i,48,40,48,42" dtype_id="9">
              <eq fl="i48" loc="i,48,25,48,27" dtype_id="9">
                <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                  <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i48" loc="i,48,28,48,38" dtype_id="13">
                  <varref fl="i48" loc="i,48,28,48,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
              <eq fl="i48" loc="i,48,54,48,56" dtype_id="9">
                <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                  <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i48" loc="i,48,57,48,67" dtype_id="13">
                  <varref fl="i48" loc="i,48,57,48,67" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="i48" loc="i,48,73,48,99" dtype_id="9">
              <varref fl="i48" loc="i,48,73,48,99" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="i48" loc="i,48,3,48,10" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </assign>
        <assign fl="i56" loc="i,56,15,56,16" dtype_id="9">
          <or fl="i56" loc="i,56,137,56,139" dtype_id="9">
            <and fl="i56" loc="i,56,57,56,59" dtype_id="9">
              <and fl="i56" loc="i,56,31,56,33" dtype_id="9">
                <ccast fl="i56" loc="i,56,17,56,30" dtype_id="9">
                  <varref fl="i56" loc="i,56,17,56,30" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i56" loc="i,56,34,56,56" dtype_id="9">
                  <varref fl="i56" loc="i,56,34,56,56" name="mips_cpu.register_write_execute" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i56" loc="i,56,97,56,99" dtype_id="9">
                <eq fl="i56" loc="i,56,84,56,86" dtype_id="9">
                  <ccast fl="i56" loc="i,56,61,56,83" dtype_id="13">
                    <varref fl="i56" loc="i,56,61,56,83" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i56" loc="i,56,123,56,125" dtype_id="9">
                  <ccast fl="i56" loc="i,56,100,56,122" dtype_id="13">
                    <varref fl="i56" loc="i,56,100,56,122" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="i56" loc="i,56,183,56,185" dtype_id="9">
              <and fl="i56" loc="i,56,154,56,156" dtype_id="9">
                <ccast fl="i56" loc="i,56,140,56,153" dtype_id="9">
                  <varref fl="i56" loc="i,56,140,56,153" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i56" loc="i,56,157,56,182" dtype_id="9">
                  <varref fl="i56" loc="i,56,157,56,182" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i56" loc="i,56,222,56,224" dtype_id="9">
                <eq fl="i56" loc="i,56,209,56,211" dtype_id="9">
                  <ccast fl="i56" loc="i,56,187,56,208" dtype_id="13">
                    <varref fl="i56" loc="i,56,187,56,208" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i56" loc="i,56,247,56,249" dtype_id="9">
                  <ccast fl="i56" loc="i,56,225,56,246" dtype_id="13">
                    <varref fl="i56" loc="i,56,225,56,246" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="i56" loc="i,56,3,56,14" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </assign>
        <assign fl="i59" loc="i,59,15,59,16" dtype_id="9">
          <or fl="i59" loc="i,59,29,59,31" dtype_id="9">
            <ccast fl="i59" loc="i,59,17,59,28" dtype_id="9">
              <varref fl="i59" loc="i,59,17,59,28" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i59" loc="i,59,32,59,39" dtype_id="9">
              <varref fl="i59" loc="i,59,32,59,39" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i59" loc="i,59,3,59,14" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </assign>
        <assign fl="i60" loc="i,60,16,60,17" dtype_id="9">
          <or fl="i60" loc="i,60,30,60,32" dtype_id="9">
            <ccast fl="i60" loc="i,60,18,60,29" dtype_id="9">
              <varref fl="i60" loc="i,60,18,60,29" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i60" loc="i,60,33,60,40" dtype_id="9">
              <varref fl="i60" loc="i,60,33,60,40" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i60" loc="i,60,3,60,15" name="mips_cpu.stall_decode" dtype_id="9"/>
        </assign>
        <assign fl="i61" loc="i,61,26,61,27" dtype_id="9">
          <or fl="i61" loc="i,61,40,61,42" dtype_id="9">
            <ccast fl="i61" loc="i,61,28,61,39" dtype_id="9">
              <varref fl="i61" loc="i,61,28,61,39" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i61" loc="i,61,43,61,50" dtype_id="9">
              <varref fl="i61" loc="i,61,43,61,50" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i61" loc="i,61,3,61,25" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </assign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.write_data_execute" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </contassign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
            </ccast>
          </and>
          <assign fl="e65" loc="e,65,26,65,27" dtype_id="2">
            <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e65" loc="e,65,28,65,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                </cond>
                <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
              </cond>
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="9">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="9">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="11">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="11">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
            <varref fl="e65" loc="e,65,15,65,25" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
          </assign>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="13">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="13">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="13">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="7">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="7"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
            <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
              <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </not>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="7">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="7">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="7">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="7">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="7">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="7">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="7">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="7">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="7">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="11">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="7">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="7">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="7">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="11">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="7">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="7">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="7">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="18">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e68" loc="e,68,17,68,18" dtype_id="2">
          <ccast fl="e68" loc="e,68,35,68,36" dtype_id="2">
            <shiftr fl="e68" loc="e,68,35,68,36" dtype_id="7">
              <varref fl="e68" loc="e,68,19,68,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
              <const fl="e68" loc="e,68,39,68,41" name="6&apos;h20" dtype_id="19"/>
            </shiftr>
          </ccast>
          <varref fl="e68" loc="e,68,3,68,16" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e69" loc="e,69,17,69,18" dtype_id="2">
          <ccast fl="e69" loc="e,69,35,69,36" dtype_id="2">
            <varref fl="e69" loc="e,69,19,69,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
          </ccast>
          <varref fl="e69" loc="e,69,3,69,16" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
      </cfunc>
      <cfunc fl="n34" loc="n,34,4,34,10" name="_sequent__TOP__5">
        <var fl="n12" loc="n,12,15,12,24" name="__Vdlyvdim0__mips_cpu.register_file.registers__v0" dtype_id="20" vartype="bit" origName="__Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0"/>
        <var fl="n12" loc="n,12,15,12,24" name="__Vdlyvval__mips_cpu.register_file.registers__v0" dtype_id="2" vartype="logic" origName="__Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0"/>
        <var fl="n12" loc="n,12,15,12,24" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="21" vartype="bit" origName="__Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0"/>
        <assignpre fl="n31" loc="n,31,44,31,46" dtype_id="9">
          <const fl="n31" loc="n,31,44,31,46" name="32&apos;h0" dtype_id="2"/>
          <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="9"/>
        </assignpre>
        <comment fl="n30" loc="n,30,2,30,11" name="ALWAYS"/>
        <if fl="n32" loc="n,32,3,32,5">
          <varref fl="n32" loc="n,32,6,32,33" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
          <assigndly fl="n34" loc="n,34,11,34,13" dtype_id="2">
            <varref fl="n34" loc="n,34,14,34,27" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
            <varref fl="n34" loc="n,34,4,34,10" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="n30" loc="n,30,2,30,11" name="ALWAYS"/>
        <if fl="n32" loc="n,32,3,32,5">
          <varref fl="n32" loc="n,32,6,32,33" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
          <assigndly fl="n33" loc="n,33,11,33,13" dtype_id="2">
            <varref fl="n33" loc="n,33,14,33,27" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
            <varref fl="n33" loc="n,33,4,33,10" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="n30" loc="n,30,2,30,11" name="ALWAYS"/>
        <if fl="n31" loc="n,31,3,31,5">
          <varref fl="n31" loc="n,31,6,31,18" name="mips_cpu.register_write_writeback" dtype_id="9"/>
          <assigndly fl="n31" loc="n,31,44,31,46" dtype_id="2">
            <varref fl="n31" loc="n,31,47,31,57" name="mips_cpu.result_writeback" dtype_id="2"/>
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvval__mips_cpu.register_file.registers__v0" dtype_id="2"/>
          </assigndly>
          <assign fl="n31" loc="n,31,44,31,46" dtype_id="9">
            <const fl="n31" loc="n,31,44,31,46" name="1&apos;h1" dtype_id="17"/>
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="9"/>
          </assign>
          <assign fl="n31" loc="n,31,44,31,46" dtype_id="13">
            <varref fl="n31" loc="n,31,30,31,43" name="mips_cpu.write_register_writeback" dtype_id="13"/>
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvdim0__mips_cpu.register_file.registers__v0" dtype_id="13"/>
          </assign>
        </if>
        <comment fl="n31" loc="n,31,44,31,46" name="ALWAYSPOST"/>
        <if fl="n31" loc="n,31,44,31,46">
          <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="9"/>
          <assign fl="n31" loc="n,31,44,31,46" dtype_id="2">
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvval__mips_cpu.register_file.registers__v0" dtype_id="2"/>
            <arraysel fl="n31" loc="n,31,44,31,46" dtype_id="2">
              <varref fl="n31" loc="n,31,20,31,29" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvdim0__mips_cpu.register_file.registers__v0" dtype_id="13"/>
            </arraysel>
          </assign>
        </if>
      </cfunc>
      <cfunc fl="n21" loc="n,21,21,21,22" name="_multiclk__TOP__6">
        <contassign fl="n21" loc="n,21,21,21,22" dtype_id="2">
          <cond fl="n21" loc="n,21,36,21,37" dtype_id="2">
            <ccast fl="n21" loc="n,21,23,21,35" dtype_id="9">
              <varref fl="n21" loc="n,21,23,21,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n21" loc="n,21,38,21,44" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
            <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
              <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
                <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                    <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
                <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                    <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n21" loc="n,21,9,21,20" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="n22" loc="n,22,21,22,22" dtype_id="2">
          <cond fl="n22" loc="n,22,36,22,37" dtype_id="2">
            <ccast fl="n22" loc="n,22,23,22,35" dtype_id="9">
              <varref fl="n22" loc="n,22,23,22,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n22" loc="n,22,38,22,44" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
            <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
              <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
                <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                    <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
                <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                    <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n22" loc="n,22,9,22,20" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="f8" loc="f,8,18,8,19" dtype_id="9">
          <and fl="f8" loc="f,8,28,8,30" dtype_id="9">
            <ccast fl="f8" loc="f,8,20,8,27" dtype_id="9">
              <varref fl="f8" loc="f,8,20,8,27" name="mips_cpu.branch_decode" dtype_id="9"/>
            </ccast>
            <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
                  <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
                    <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                      <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                          <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                      <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                          <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                        <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
                    <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
              </cond>
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                  <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                    <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                      <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                          <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                      <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                          <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                        <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                    <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
              </cond>
            </eq>
          </and>
          <varref fl="f8" loc="f,8,9,8,17" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
                <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.program_counter_prime" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval">
        <ccall fl="c402" loc="c,402,22,402,23"/>
        <assign fl="c402" loc="c,402,22,402,23" dtype_id="8">
          <or fl="c402" loc="c,402,22,402,23" dtype_id="8">
            <const fl="c402" loc="c,402,22,402,23" name="32&apos;h2" dtype_id="2"/>
            <varref fl="c402" loc="c,402,22,402,23" name="__Vm_traceActivity" dtype_id="8"/>
          </or>
          <varref fl="c402" loc="c,402,22,402,23" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
        <if fl="m9" loc="m,9,12,9,13">
          <and fl="m9" loc="m,9,14,9,21" dtype_id="9">
            <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <varref fl="m9" loc="m,9,14,9,21" name="mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
            <not fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
                <varref fl="m9" loc="m,9,14,9,21" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <ccall fl="q39" loc="q,39,3,39,23"/>
          <assign fl="q39" loc="q,39,3,39,23" dtype_id="8">
            <or fl="q39" loc="q,39,3,39,23" dtype_id="8">
              <const fl="q39" loc="q,39,3,39,23" name="32&apos;h4" dtype_id="2"/>
              <varref fl="q39" loc="q,39,3,39,23" name="__Vm_traceActivity" dtype_id="8"/>
            </or>
            <varref fl="q39" loc="q,39,3,39,23" name="__Vm_traceActivity" dtype_id="8"/>
          </assign>
        </if>
        <if fl="n30" loc="n,30,12,30,13">
          <and fl="n30" loc="n,30,14,30,21" dtype_id="9">
            <not fl="n30" loc="n,30,14,30,21" dtype_id="9">
              <ccast fl="n30" loc="n,30,14,30,21" dtype_id="9">
                <varref fl="n30" loc="n,30,14,30,21" name="mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="n30" loc="n,30,14,30,21" dtype_id="9">
              <varref fl="n30" loc="n,30,14,30,21" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
          </and>
          <ccall fl="n34" loc="n,34,4,34,10"/>
          <assign fl="n34" loc="n,34,4,34,10" dtype_id="8">
            <or fl="n34" loc="n,34,4,34,10" dtype_id="8">
              <const fl="n34" loc="n,34,4,34,10" name="32&apos;h8" dtype_id="2"/>
              <varref fl="n34" loc="n,34,4,34,10" name="__Vm_traceActivity" dtype_id="8"/>
            </or>
            <varref fl="n34" loc="n,34,4,34,10" name="__Vm_traceActivity" dtype_id="8"/>
          </assign>
        </if>
        <if fl="n30" loc="n,30,12,30,13">
          <xor fl="m9" loc="m,9,14,9,21" dtype_id="9">
            <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <varref fl="m9" loc="m,9,14,9,21" name="mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
            <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <varref fl="m9" loc="m,9,14,9,21" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
          </xor>
          <ccall fl="n21" loc="n,21,21,21,22"/>
          <assign fl="n21" loc="n,21,21,21,22" dtype_id="8">
            <or fl="n21" loc="n,21,21,21,22" dtype_id="8">
              <const fl="n21" loc="n,21,21,21,22" name="32&apos;h10" dtype_id="2"/>
              <varref fl="n21" loc="n,21,21,21,22" name="__Vm_traceActivity" dtype_id="8"/>
            </or>
            <varref fl="n21" loc="n,21,21,21,22" name="__Vm_traceActivity" dtype_id="8"/>
          </assign>
        </if>
        <assign fl="c27" loc="c,27,8,27,20" dtype_id="9">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
          <varref fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval_initial">
        <ccall fl="c139" loc="c,139,19,139,20"/>
        <assign fl="c27" loc="c,27,8,27,20" dtype_id="9">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
          <varref fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="final">
        <cstmt fl="c5" loc="c,5,8,5,16">
          <text fl="c5" loc="c,5,8,5,16"/>
        </cstmt>
        <cstmt fl="c5" loc="c,5,8,5,16">
          <text fl="c5" loc="c,5,8,5,16"/>
        </cstmt>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval_settle">
        <ccall fl="c402" loc="c,402,22,402,23"/>
        <assign fl="c402" loc="c,402,22,402,23" dtype_id="8">
          <or fl="c402" loc="c,402,22,402,23" dtype_id="8">
            <const fl="c402" loc="c,402,22,402,23" name="32&apos;h1" dtype_id="2"/>
            <varref fl="c402" loc="c,402,22,402,23" name="__Vm_traceActivity" dtype_id="8"/>
          </or>
          <varref fl="c402" loc="c,402,22,402,23" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_change_request">
        <changedet fl="c5" loc="c,5,8,5,16"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceFullThis__1">
        <traceinc fl="c27" loc="c,27,8,27,20" dtype_id="1">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="n28" loc="n,28,8,28,26" dtype_id="1">
          <and fl="n29" loc="n,29,34,29,35" dtype_id="9">
            <const fl="n29" loc="n,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="n29" loc="n,29,34,29,35" dtype_id="9">
              <ccast fl="n29" loc="n,29,30,29,33" dtype_id="9">
                <varref fl="n29" loc="n,29,30,29,33" name="mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
          </and>
        </traceinc>
        <traceinc fl="c39" loc="c,39,14,39,35" dtype_id="1">
          <varref fl="c39" loc="c,39,14,39,35" name="mips_cpu.register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c40" loc="c,40,14,40,39" dtype_id="1">
          <varref fl="c40" loc="c,40,14,40,39" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c41" loc="c,41,14,41,33" dtype_id="1">
          <varref fl="c41" loc="c,41,14,41,33" name="mips_cpu.memory_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,14,42,30" dtype_id="1">
          <varref fl="c42" loc="c,42,14,42,30" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,14,43,41" dtype_id="1">
          <varref fl="c43" loc="c,43,14,43,41" name="mips_cpu.register_destination_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,14,44,27" dtype_id="1">
          <varref fl="c44" loc="c,44,14,44,27" name="mips_cpu.branch_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,14,45,41" dtype_id="1">
          <varref fl="c45" loc="c,45,14,45,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c47" loc="c,47,14,47,33" dtype_id="3">
          <varref fl="c47" loc="c,47,14,47,33" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c52" loc="c,52,18,52,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
              <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
              <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c67" loc="c,67,18,67,39" dtype_id="2">
          <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
            <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
            <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,33" dtype_id="2">
          <varref fl="c72" loc="c,72,18,72,33" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c78" loc="c,78,18,78,40" dtype_id="4">
          <varref fl="c78" loc="c,78,18,78,40" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c87" loc="c,87,18,87,38" dtype_id="2">
          <varref fl="c87" loc="c,87,18,87,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c88" loc="c,88,18,88,38" dtype_id="2">
          <varref fl="c88" loc="c,88,18,88,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c89" loc="c,89,18,89,36" dtype_id="2">
          <varref fl="c89" loc="c,89,18,89,36" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,36" dtype_id="2">
          <varref fl="c90" loc="c,90,18,90,36" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,39" dtype_id="2">
          <varref fl="c91" loc="c,91,18,91,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,18,92,39" dtype_id="2">
          <varref fl="c92" loc="c,92,18,92,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,15,119,31" dtype_id="2">
          <varref fl="c119" loc="c,119,15,119,31" name="mips_cpu.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,14,126,25" dtype_id="1">
          <varref fl="c126" loc="c,126,14,126,25" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c127" loc="c,127,14,127,26" dtype_id="1">
          <varref fl="c127" loc="c,127,14,127,26" name="mips_cpu.stall_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,14,130,36" dtype_id="1">
          <varref fl="c130" loc="c,130,14,130,36" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c131" loc="c,131,14,131,31" dtype_id="5">
          <varref fl="c131" loc="c,131,14,131,31" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c132" loc="c,132,14,132,31" dtype_id="5">
          <varref fl="c132" loc="c,132,14,132,31" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="g16" loc="g,16,14,16,16" dtype_id="3">
          <varref fl="g16" loc="g,16,14,16,16" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </traceinc>
        <traceinc fl="g18" loc="g,18,14,18,19" dtype_id="3">
          <varref fl="g18" loc="g,18,14,18,19" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="4">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="7">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="7">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="7">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="7">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="7">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </traceinc>
        <traceinc fl="i25" loc="i,25,8,25,15" dtype_id="1">
          <varref fl="i25" loc="i,25,8,25,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </traceinc>
        <traceinc fl="i26" loc="i,26,8,26,19" dtype_id="1">
          <varref fl="i26" loc="i,26,8,26,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c33" loc="c,33,15,33,36" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
                <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
        <traceinc fl="c46" loc="c,46,14,46,26" dtype_id="1">
          <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
                <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
                  <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                    <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                    <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                      <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
                  <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
            </cond>
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                  <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                    <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                    <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                      <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                  <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
            </cond>
          </eq>
        </traceinc>
        <traceinc fl="c70" loc="c,70,18,70,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
              <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
                <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                  <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                    <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
                <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c71" loc="c,71,18,71,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
              <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                  <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                    <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c38" loc="c,38,14,38,43" dtype_id="1">
          <varref fl="c38" loc="c,38,14,38,43" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c68" loc="c,68,18,68,47" dtype_id="2">
          <varref fl="c68" loc="c,68,18,68,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c69" loc="c,69,18,69,47" dtype_id="2">
          <varref fl="c69" loc="c,69,18,69,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c34" loc="c,34,15,34,36" dtype_id="2">
          <varref fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c35" loc="c,35,15,35,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
              <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c53" loc="c,53,18,53,36" dtype_id="2">
          <varref fl="c53" loc="c,53,18,53,36" name="mips_cpu.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c54" loc="c,54,18,54,50" dtype_id="2">
          <varref fl="c54" loc="c,54,18,54,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c56" loc="c,56,18,56,32" dtype_id="4">
          <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
            <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
              <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c59" loc="c,59,18,59,32" dtype_id="4">
          <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
            <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
              <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c62" loc="c,62,18,62,27" dtype_id="4">
          <and fl="c63" loc="c,63,40,63,41" dtype_id="13">
            <const fl="c63" loc="c,63,40,63,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c63" loc="c,63,40,63,41" dtype_id="13">
              <varref fl="c63" loc="c,63,22,63,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c63" loc="c,63,44,63,46" name="5&apos;hb" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c64" loc="c,64,18,64,27" dtype_id="10">
          <and fl="c65" loc="c,65,40,65,41" dtype_id="12">
            <const fl="c65" loc="c,65,40,65,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
          </and>
        </traceinc>
        <traceinc fl="c75" loc="c,75,18,75,46" dtype_id="1">
          <varref fl="c75" loc="c,75,18,75,46" name="mips_cpu.register_destination_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c76" loc="c,76,18,76,44" dtype_id="1">
          <varref fl="c76" loc="c,76,18,76,44" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c77" loc="c,77,18,77,38" dtype_id="1">
          <varref fl="c77" loc="c,77,18,77,38" name="mips_cpu.memory_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c79" loc="c,79,18,79,35" dtype_id="1">
          <varref fl="c79" loc="c,79,18,79,35" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,18,80,38" dtype_id="3">
          <varref fl="c80" loc="c,80,18,80,38" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c81" loc="c,81,18,81,46" dtype_id="1">
          <varref fl="c81" loc="c,81,18,81,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c82" loc="c,82,18,82,40" dtype_id="1">
          <varref fl="c82" loc="c,82,18,82,40" name="mips_cpu.register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,18,85,48" dtype_id="2">
          <varref fl="c85" loc="c,85,18,85,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c86" loc="c,86,18,86,48" dtype_id="2">
          <varref fl="c86" loc="c,86,18,86,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,18,93,28" dtype_id="4">
          <varref fl="c93" loc="c,93,18,93,28" name="mips_cpu.Rs_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,18,94,28" dtype_id="4">
          <varref fl="c94" loc="c,94,18,94,28" name="mips_cpu.Rt_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,18,95,28" dtype_id="4">
          <varref fl="c95" loc="c,95,18,95,28" name="mips_cpu.Rd_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,18,96,34" dtype_id="2">
          <varref fl="c96" loc="c,96,18,96,34" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,14,99,35" dtype_id="1">
          <varref fl="c99" loc="c,99,14,99,35" name="mips_cpu.register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,14,100,35" dtype_id="4">
          <varref fl="c100" loc="c,100,14,100,35" name="mips_cpu.write_register_memory" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,14,101,39" dtype_id="1">
          <varref fl="c101" loc="c,101,14,101,39" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c102" loc="c,102,14,102,33" dtype_id="1">
          <varref fl="c102" loc="c,102,14,102,33" name="mips_cpu.memory_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c103" loc="c,103,14,103,41" dtype_id="1">
          <varref fl="c103" loc="c,103,14,103,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,15,106,32" dtype_id="2">
          <varref fl="c106" loc="c,106,15,106,32" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,15,107,35" dtype_id="2">
          <varref fl="c107" loc="c,107,15,107,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,15,108,35" dtype_id="2">
          <varref fl="c108" loc="c,108,15,108,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c110" loc="c,110,15,110,32" dtype_id="2">
          <varref fl="c110" loc="c,110,15,110,32" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,8,113,32" dtype_id="1">
          <varref fl="c113" loc="c,113,8,113,32" name="mips_cpu.register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c114" loc="c,114,8,114,38" dtype_id="1">
          <varref fl="c114" loc="c,114,8,114,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c115" loc="c,115,8,115,36" dtype_id="1">
          <varref fl="c115" loc="c,115,8,115,36" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c118" loc="c,118,14,118,38" dtype_id="4">
          <varref fl="c118" loc="c,118,14,118,38" name="mips_cpu.write_register_writeback" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c120" loc="c,120,15,120,38" dtype_id="2">
          <varref fl="c120" loc="c,120,15,120,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c121" loc="c,121,15,121,38" dtype_id="2">
          <varref fl="c121" loc="c,121,15,121,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,15,122,35" dtype_id="2">
          <varref fl="c122" loc="c,122,15,122,35" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c123" loc="c,123,15,123,34" dtype_id="2">
          <varref fl="c123" loc="c,123,15,123,34" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c128" loc="c,128,14,128,30" dtype_id="1">
          <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
            <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
              <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                  <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                  <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                  <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
              <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c129" loc="c,129,14,129,30" dtype_id="1">
          <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
            <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
              <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                  <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                  <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                  <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
              <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="n14" loc="n,14,15,14,34" dtype_id="2">
          <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
            <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
              <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
              <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
        <traceinc fl="n15" loc="n,15,15,15,34" dtype_id="2">
          <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
            <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
              <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
              <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
        <traceinc fl="n12" loc="n,12,15,12,24" dtype_id="6">
          <varref fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,15,13,21" dtype_id="2">
          <varref fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,23,13,29" dtype_id="2">
          <varref fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c6" loc="c,6,14,6,17" dtype_id="1">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,14,8,19" dtype_id="1">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,47,9,53" dtype_id="1">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,22,10,33" dtype_id="2">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,14,13,24" dtype_id="1">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,22,16,35" dtype_id="2">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,22,17,36" dtype_id="2">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c20" loc="c,20,21,20,33" dtype_id="2">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c21" loc="c,21,15,21,25" dtype_id="1">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c22" loc="c,22,15,22,24" dtype_id="1">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c23" loc="c,23,21,23,35" dtype_id="2">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c24" loc="c,24,21,24,34" dtype_id="2">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c29" loc="c,29,8,29,20" dtype_id="1">
          <varref fl="c29" loc="c,29,8,29,20" name="mips_cpu.HI_LO_output" dtype_id="9"/>
        </traceinc>
        <traceinc fl="n4" loc="n,4,18,4,27" dtype_id="1">
          <const fl="c146" loc="c,146,33,146,34" name="1&apos;h1" dtype_id="9"/>
        </traceinc>
        <traceinc fl="d3" loc="d,3,24,3,25" dtype_id="2">
          <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
        </traceinc>
        <traceinc fl="k3" loc="k,3,12,3,21" dtype_id="11">
          <const fl="k3" loc="k,3,12,3,21" name="32&apos;sh20" dtype_id="11"/>
        </traceinc>
        <traceinc fl="j3" loc="j,3,12,3,26" dtype_id="11">
          <const fl="j3" loc="j,3,12,3,26" name="32&apos;sh2" dtype_id="11"/>
        </traceinc>
        <traceinc fl="k3" loc="k,3,12,3,21" dtype_id="11">
          <const fl="k3" loc="k,3,12,3,21" name="32&apos;sh5" dtype_id="11"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__2">
        <traceinc fl="c27" loc="c,27,8,27,20" dtype_id="1">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="n28" loc="n,28,8,28,26" dtype_id="1">
          <and fl="n29" loc="n,29,34,29,35" dtype_id="9">
            <const fl="n29" loc="n,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="n29" loc="n,29,34,29,35" dtype_id="9">
              <ccast fl="n29" loc="n,29,30,29,33" dtype_id="9">
                <varref fl="n29" loc="n,29,30,29,33" name="mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__3">
        <traceinc fl="c39" loc="c,39,14,39,35" dtype_id="1">
          <varref fl="c39" loc="c,39,14,39,35" name="mips_cpu.register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c40" loc="c,40,14,40,39" dtype_id="1">
          <varref fl="c40" loc="c,40,14,40,39" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c41" loc="c,41,14,41,33" dtype_id="1">
          <varref fl="c41" loc="c,41,14,41,33" name="mips_cpu.memory_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,14,42,30" dtype_id="1">
          <varref fl="c42" loc="c,42,14,42,30" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,14,43,41" dtype_id="1">
          <varref fl="c43" loc="c,43,14,43,41" name="mips_cpu.register_destination_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,14,44,27" dtype_id="1">
          <varref fl="c44" loc="c,44,14,44,27" name="mips_cpu.branch_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,14,45,41" dtype_id="1">
          <varref fl="c45" loc="c,45,14,45,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c47" loc="c,47,14,47,33" dtype_id="3">
          <varref fl="c47" loc="c,47,14,47,33" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c52" loc="c,52,18,52,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
              <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
              <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c67" loc="c,67,18,67,39" dtype_id="2">
          <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
            <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
            <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,33" dtype_id="2">
          <varref fl="c72" loc="c,72,18,72,33" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c78" loc="c,78,18,78,40" dtype_id="4">
          <varref fl="c78" loc="c,78,18,78,40" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c87" loc="c,87,18,87,38" dtype_id="2">
          <varref fl="c87" loc="c,87,18,87,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c88" loc="c,88,18,88,38" dtype_id="2">
          <varref fl="c88" loc="c,88,18,88,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c89" loc="c,89,18,89,36" dtype_id="2">
          <varref fl="c89" loc="c,89,18,89,36" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,36" dtype_id="2">
          <varref fl="c90" loc="c,90,18,90,36" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,39" dtype_id="2">
          <varref fl="c91" loc="c,91,18,91,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,18,92,39" dtype_id="2">
          <varref fl="c92" loc="c,92,18,92,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,15,119,31" dtype_id="2">
          <varref fl="c119" loc="c,119,15,119,31" name="mips_cpu.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,14,126,25" dtype_id="1">
          <varref fl="c126" loc="c,126,14,126,25" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c127" loc="c,127,14,127,26" dtype_id="1">
          <varref fl="c127" loc="c,127,14,127,26" name="mips_cpu.stall_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,14,130,36" dtype_id="1">
          <varref fl="c130" loc="c,130,14,130,36" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c131" loc="c,131,14,131,31" dtype_id="5">
          <varref fl="c131" loc="c,131,14,131,31" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c132" loc="c,132,14,132,31" dtype_id="5">
          <varref fl="c132" loc="c,132,14,132,31" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="g16" loc="g,16,14,16,16" dtype_id="3">
          <varref fl="g16" loc="g,16,14,16,16" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </traceinc>
        <traceinc fl="g18" loc="g,18,14,18,19" dtype_id="3">
          <varref fl="g18" loc="g,18,14,18,19" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="4">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="7">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="7">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="7">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="7">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="7">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </traceinc>
        <traceinc fl="i25" loc="i,25,8,25,15" dtype_id="1">
          <varref fl="i25" loc="i,25,8,25,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </traceinc>
        <traceinc fl="i26" loc="i,26,8,26,19" dtype_id="1">
          <varref fl="i26" loc="i,26,8,26,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__4">
        <traceinc fl="c33" loc="c,33,15,33,36" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
                <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
        <traceinc fl="c46" loc="c,46,14,46,26" dtype_id="1">
          <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
                <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
                  <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                    <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                    <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                        <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                      <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
                  <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
            </cond>
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                  <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                    <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                    <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                        <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                      <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                  <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
            </cond>
          </eq>
        </traceinc>
        <traceinc fl="c70" loc="c,70,18,70,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
              <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
                <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                  <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                  <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                      <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                    <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
                <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c71" loc="c,71,18,71,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
              <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                  <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                  <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                      <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                    <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__5">
        <traceinc fl="c38" loc="c,38,14,38,43" dtype_id="1">
          <varref fl="c38" loc="c,38,14,38,43" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c68" loc="c,68,18,68,47" dtype_id="2">
          <varref fl="c68" loc="c,68,18,68,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c69" loc="c,69,18,69,47" dtype_id="2">
          <varref fl="c69" loc="c,69,18,69,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__6">
        <traceinc fl="c34" loc="c,34,15,34,36" dtype_id="2">
          <varref fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c35" loc="c,35,15,35,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c169" loc="c,169,6,169,7" dtype_id="2">
              <const fl="c169" loc="c,169,6,169,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c53" loc="c,53,18,53,36" dtype_id="2">
          <varref fl="c53" loc="c,53,18,53,36" name="mips_cpu.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c54" loc="c,54,18,54,50" dtype_id="2">
          <varref fl="c54" loc="c,54,18,54,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c56" loc="c,56,18,56,32" dtype_id="4">
          <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
            <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
              <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c59" loc="c,59,18,59,32" dtype_id="4">
          <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
            <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
              <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c62" loc="c,62,18,62,27" dtype_id="4">
          <and fl="c63" loc="c,63,40,63,41" dtype_id="13">
            <const fl="c63" loc="c,63,40,63,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c63" loc="c,63,40,63,41" dtype_id="13">
              <varref fl="c63" loc="c,63,22,63,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c63" loc="c,63,44,63,46" name="5&apos;hb" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c64" loc="c,64,18,64,27" dtype_id="10">
          <and fl="c65" loc="c,65,40,65,41" dtype_id="12">
            <const fl="c65" loc="c,65,40,65,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
          </and>
        </traceinc>
        <traceinc fl="c75" loc="c,75,18,75,46" dtype_id="1">
          <varref fl="c75" loc="c,75,18,75,46" name="mips_cpu.register_destination_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c76" loc="c,76,18,76,44" dtype_id="1">
          <varref fl="c76" loc="c,76,18,76,44" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c77" loc="c,77,18,77,38" dtype_id="1">
          <varref fl="c77" loc="c,77,18,77,38" name="mips_cpu.memory_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c79" loc="c,79,18,79,35" dtype_id="1">
          <varref fl="c79" loc="c,79,18,79,35" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,18,80,38" dtype_id="3">
          <varref fl="c80" loc="c,80,18,80,38" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c81" loc="c,81,18,81,46" dtype_id="1">
          <varref fl="c81" loc="c,81,18,81,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c82" loc="c,82,18,82,40" dtype_id="1">
          <varref fl="c82" loc="c,82,18,82,40" name="mips_cpu.register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,18,85,48" dtype_id="2">
          <varref fl="c85" loc="c,85,18,85,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c86" loc="c,86,18,86,48" dtype_id="2">
          <varref fl="c86" loc="c,86,18,86,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,18,93,28" dtype_id="4">
          <varref fl="c93" loc="c,93,18,93,28" name="mips_cpu.Rs_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,18,94,28" dtype_id="4">
          <varref fl="c94" loc="c,94,18,94,28" name="mips_cpu.Rt_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,18,95,28" dtype_id="4">
          <varref fl="c95" loc="c,95,18,95,28" name="mips_cpu.Rd_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,18,96,34" dtype_id="2">
          <varref fl="c96" loc="c,96,18,96,34" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,14,99,35" dtype_id="1">
          <varref fl="c99" loc="c,99,14,99,35" name="mips_cpu.register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,14,100,35" dtype_id="4">
          <varref fl="c100" loc="c,100,14,100,35" name="mips_cpu.write_register_memory" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,14,101,39" dtype_id="1">
          <varref fl="c101" loc="c,101,14,101,39" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c102" loc="c,102,14,102,33" dtype_id="1">
          <varref fl="c102" loc="c,102,14,102,33" name="mips_cpu.memory_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c103" loc="c,103,14,103,41" dtype_id="1">
          <varref fl="c103" loc="c,103,14,103,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,15,106,32" dtype_id="2">
          <varref fl="c106" loc="c,106,15,106,32" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,15,107,35" dtype_id="2">
          <varref fl="c107" loc="c,107,15,107,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,15,108,35" dtype_id="2">
          <varref fl="c108" loc="c,108,15,108,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c110" loc="c,110,15,110,32" dtype_id="2">
          <varref fl="c110" loc="c,110,15,110,32" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,8,113,32" dtype_id="1">
          <varref fl="c113" loc="c,113,8,113,32" name="mips_cpu.register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c114" loc="c,114,8,114,38" dtype_id="1">
          <varref fl="c114" loc="c,114,8,114,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c115" loc="c,115,8,115,36" dtype_id="1">
          <varref fl="c115" loc="c,115,8,115,36" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c118" loc="c,118,14,118,38" dtype_id="4">
          <varref fl="c118" loc="c,118,14,118,38" name="mips_cpu.write_register_writeback" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c120" loc="c,120,15,120,38" dtype_id="2">
          <varref fl="c120" loc="c,120,15,120,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c121" loc="c,121,15,121,38" dtype_id="2">
          <varref fl="c121" loc="c,121,15,121,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,15,122,35" dtype_id="2">
          <varref fl="c122" loc="c,122,15,122,35" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c123" loc="c,123,15,123,34" dtype_id="2">
          <varref fl="c123" loc="c,123,15,123,34" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c128" loc="c,128,14,128,30" dtype_id="1">
          <and fl="i53" loc="i,53,100,53,102" dtype_id="9">
            <and fl="i53" loc="i,53,60,53,62" dtype_id="9">
              <neq fl="i53" loc="i,53,54,53,56" dtype_id="9">
                <const fl="i53" loc="i,53,57,53,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                  <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i53" loc="i,53,74,53,76" dtype_id="9">
                <and fl="c58" loc="c,58,40,58,41" dtype_id="13">
                  <const fl="c58" loc="c,58,40,58,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c58" loc="c,58,40,58,41" dtype_id="13">
                    <varref fl="c58" loc="c,58,22,58,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c58" loc="c,58,44,58,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i53" loc="i,53,77,53,98" dtype_id="13">
                  <varref fl="i53" loc="i,53,77,53,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i53" loc="i,53,103,53,124" dtype_id="9">
              <varref fl="i53" loc="i,53,103,53,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c129" loc="c,129,14,129,30" dtype_id="1">
          <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
            <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
              <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                  <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                <and fl="c61" loc="c,61,40,61,41" dtype_id="13">
                  <const fl="c61" loc="c,61,40,61,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,40,61,41" dtype_id="13">
                    <varref fl="c61" loc="c,61,22,61,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,44,61,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                  <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
              <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__7">
        <traceinc fl="n14" loc="n,14,15,14,34" dtype_id="2">
          <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
            <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
              <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
              <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c57" loc="c,57,45,57,46" dtype_id="13">
                <const fl="c57" loc="c,57,45,57,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c57" loc="c,57,45,57,46" dtype_id="13">
                  <varref fl="c57" loc="c,57,27,57,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c57" loc="c,57,49,57,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
        <traceinc fl="n15" loc="n,15,15,15,34" dtype_id="2">
          <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
            <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
              <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
              <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c60" loc="c,60,45,60,46" dtype_id="13">
                <const fl="c60" loc="c,60,45,60,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c60" loc="c,60,45,60,46" dtype_id="13">
                  <varref fl="c60" loc="c,60,27,60,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c60" loc="c,60,49,60,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__8">
        <traceinc fl="n12" loc="n,12,15,12,24" dtype_id="6">
          <varref fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,15,13,21" dtype_id="2">
          <varref fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,23,13,29" dtype_id="2">
          <varref fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__9">
        <traceinc fl="c6" loc="c,6,14,6,17" dtype_id="1">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,14,8,19" dtype_id="1">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,47,9,53" dtype_id="1">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,22,10,33" dtype_id="2">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,14,13,24" dtype_id="1">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,22,16,35" dtype_id="2">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,22,17,36" dtype_id="2">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c20" loc="c,20,21,20,33" dtype_id="2">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c21" loc="c,21,15,21,25" dtype_id="1">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c22" loc="c,22,15,22,24" dtype_id="1">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c23" loc="c,23,21,23,35" dtype_id="2">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c24" loc="c,24,21,24,34" dtype_id="2">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval_debug_assertions">
        <if fl="c6" loc="c,6,14,6,17">
          <and fl="c6" loc="c,6,14,6,17" dtype_id="1">
            <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
            <const fl="c6" loc="c,6,14,6,17" name="8&apos;hfe" dtype_id="22"/>
          </and>
          <cstmt fl="c6" loc="c,6,14,6,17">
            <text fl="c6" loc="c,6,14,6,17"/>
          </cstmt>
        </if>
        <if fl="c8" loc="c,8,14,8,19">
          <and fl="c8" loc="c,8,14,8,19" dtype_id="1">
            <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
            <const fl="c8" loc="c,8,14,8,19" name="8&apos;hfe" dtype_id="22"/>
          </and>
          <cstmt fl="c8" loc="c,8,14,8,19">
            <text fl="c8" loc="c,8,14,8,19"/>
          </cstmt>
        </if>
        <if fl="c13" loc="c,13,14,13,24">
          <and fl="c13" loc="c,13,14,13,24" dtype_id="1">
            <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
            <const fl="c13" loc="c,13,14,13,24" name="8&apos;hfe" dtype_id="22"/>
          </and>
          <cstmt fl="c13" loc="c,13,14,13,24">
            <text fl="c13" loc="c,13,14,13,24"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_ctor_var_reset">
        <creset fl="c6" loc="c,6,14,6,17">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c8" loc="c,8,14,8,19">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
        </creset>
        <creset fl="c9" loc="c,9,47,9,53">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1"/>
        </creset>
        <creset fl="c10" loc="c,10,22,10,33">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </creset>
        <creset fl="c13" loc="c,13,14,13,24">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
        </creset>
        <creset fl="c16" loc="c,16,22,16,35">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </creset>
        <creset fl="c17" loc="c,17,22,17,36">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </creset>
        <creset fl="c20" loc="c,20,21,20,33">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </creset>
        <creset fl="c21" loc="c,21,15,21,25">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1"/>
        </creset>
        <creset fl="c22" loc="c,22,15,22,24">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1"/>
        </creset>
        <creset fl="c23" loc="c,23,21,23,35">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </creset>
        <creset fl="c24" loc="c,24,21,24,34">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </creset>
        <creset fl="c27" loc="c,27,8,27,20">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="1"/>
        </creset>
        <creset fl="c29" loc="c,29,8,29,20">
          <varref fl="c29" loc="c,29,8,29,20" name="mips_cpu.HI_LO_output" dtype_id="1"/>
        </creset>
        <creset fl="c33" loc="c,33,15,33,36">
          <varref fl="c33" loc="c,33,15,33,36" name="mips_cpu.program_counter_prime" dtype_id="2"/>
        </creset>
        <creset fl="c34" loc="c,34,15,34,36">
          <varref fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
        </creset>
        <creset fl="c38" loc="c,38,14,38,43">
          <varref fl="c38" loc="c,38,14,38,43" name="mips_cpu.program_counter_source_decode" dtype_id="1"/>
        </creset>
        <creset fl="c39" loc="c,39,14,39,35">
          <varref fl="c39" loc="c,39,14,39,35" name="mips_cpu.register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c40" loc="c,40,14,40,39">
          <varref fl="c40" loc="c,40,14,40,39" name="mips_cpu.memory_to_register_decode" dtype_id="1"/>
        </creset>
        <creset fl="c41" loc="c,41,14,41,33">
          <varref fl="c41" loc="c,41,14,41,33" name="mips_cpu.memory_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c42" loc="c,42,14,42,30">
          <varref fl="c42" loc="c,42,14,42,30" name="mips_cpu.ALU_src_B_decode" dtype_id="1"/>
        </creset>
        <creset fl="c43" loc="c,43,14,43,41">
          <varref fl="c43" loc="c,43,14,43,41" name="mips_cpu.register_destination_decode" dtype_id="1"/>
        </creset>
        <creset fl="c44" loc="c,44,14,44,27">
          <varref fl="c44" loc="c,44,14,44,27" name="mips_cpu.branch_decode" dtype_id="1"/>
        </creset>
        <creset fl="c45" loc="c,45,14,45,41">
          <varref fl="c45" loc="c,45,14,45,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c47" loc="c,47,14,47,33">
          <varref fl="c47" loc="c,47,14,47,33" name="mips_cpu.ALU_function_decode" dtype_id="3"/>
        </creset>
        <creset fl="c53" loc="c,53,18,53,36">
          <varref fl="c53" loc="c,53,18,53,36" name="mips_cpu.instruction_decode" dtype_id="2"/>
        </creset>
        <creset fl="c54" loc="c,54,18,54,50">
          <varref fl="c54" loc="c,54,18,54,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
        </creset>
        <creset fl="c68" loc="c,68,18,68,47">
          <varref fl="c68" loc="c,68,18,68,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </creset>
        <creset fl="c69" loc="c,69,18,69,47">
          <varref fl="c69" loc="c,69,18,69,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </creset>
        <creset fl="c72" loc="c,72,18,72,33">
          <varref fl="c72" loc="c,72,18,72,33" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </creset>
        <creset fl="c75" loc="c,75,18,75,46">
          <varref fl="c75" loc="c,75,18,75,46" name="mips_cpu.register_destination_execute" dtype_id="1"/>
        </creset>
        <creset fl="c76" loc="c,76,18,76,44">
          <varref fl="c76" loc="c,76,18,76,44" name="mips_cpu.memory_to_register_execute" dtype_id="1"/>
        </creset>
        <creset fl="c77" loc="c,77,18,77,38">
          <varref fl="c77" loc="c,77,18,77,38" name="mips_cpu.memory_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c78" loc="c,78,18,78,40">
          <varref fl="c78" loc="c,78,18,78,40" name="mips_cpu.write_register_execute" dtype_id="4"/>
        </creset>
        <creset fl="c79" loc="c,79,18,79,35">
          <varref fl="c79" loc="c,79,18,79,35" name="mips_cpu.ALU_src_B_execute" dtype_id="1"/>
        </creset>
        <creset fl="c80" loc="c,80,18,80,38">
          <varref fl="c80" loc="c,80,18,80,38" name="mips_cpu.ALU_function_execute" dtype_id="3"/>
        </creset>
        <creset fl="c81" loc="c,81,18,81,46">
          <varref fl="c81" loc="c,81,18,81,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c82" loc="c,82,18,82,40">
          <varref fl="c82" loc="c,82,18,82,40" name="mips_cpu.register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c85" loc="c,85,18,85,48">
          <varref fl="c85" loc="c,85,18,85,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </creset>
        <creset fl="c86" loc="c,86,18,86,48">
          <varref fl="c86" loc="c,86,18,86,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </creset>
        <creset fl="c87" loc="c,87,18,87,38">
          <varref fl="c87" loc="c,87,18,87,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c88" loc="c,88,18,88,38">
          <varref fl="c88" loc="c,88,18,88,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c89" loc="c,89,18,89,36">
          <varref fl="c89" loc="c,89,18,89,36" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </creset>
        <creset fl="c90" loc="c,90,18,90,36">
          <varref fl="c90" loc="c,90,18,90,36" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c91" loc="c,91,18,91,39">
          <varref fl="c91" loc="c,91,18,91,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c92" loc="c,92,18,92,39">
          <varref fl="c92" loc="c,92,18,92,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c93" loc="c,93,18,93,28">
          <varref fl="c93" loc="c,93,18,93,28" name="mips_cpu.Rs_execute" dtype_id="4"/>
        </creset>
        <creset fl="c94" loc="c,94,18,94,28">
          <varref fl="c94" loc="c,94,18,94,28" name="mips_cpu.Rt_execute" dtype_id="4"/>
        </creset>
        <creset fl="c95" loc="c,95,18,95,28">
          <varref fl="c95" loc="c,95,18,95,28" name="mips_cpu.Rd_execute" dtype_id="4"/>
        </creset>
        <creset fl="c96" loc="c,96,18,96,34">
          <varref fl="c96" loc="c,96,18,96,34" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </creset>
        <creset fl="c99" loc="c,99,14,99,35">
          <varref fl="c99" loc="c,99,14,99,35" name="mips_cpu.register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c100" loc="c,100,14,100,35">
          <varref fl="c100" loc="c,100,14,100,35" name="mips_cpu.write_register_memory" dtype_id="4"/>
        </creset>
        <creset fl="c101" loc="c,101,14,101,39">
          <varref fl="c101" loc="c,101,14,101,39" name="mips_cpu.memory_to_register_memory" dtype_id="1"/>
        </creset>
        <creset fl="c102" loc="c,102,14,102,33">
          <varref fl="c102" loc="c,102,14,102,33" name="mips_cpu.memory_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c103" loc="c,103,14,103,41">
          <varref fl="c103" loc="c,103,14,103,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c106" loc="c,106,15,106,32">
          <varref fl="c106" loc="c,106,15,106,32" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c107" loc="c,107,15,107,35">
          <varref fl="c107" loc="c,107,15,107,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c108" loc="c,108,15,108,35">
          <varref fl="c108" loc="c,108,15,108,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c110" loc="c,110,15,110,32">
          <varref fl="c110" loc="c,110,15,110,32" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </creset>
        <creset fl="c113" loc="c,113,8,113,32">
          <varref fl="c113" loc="c,113,8,113,32" name="mips_cpu.register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c114" loc="c,114,8,114,38">
          <varref fl="c114" loc="c,114,8,114,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c115" loc="c,115,8,115,36">
          <varref fl="c115" loc="c,115,8,115,36" name="mips_cpu.memory_to_register_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c118" loc="c,118,14,118,38">
          <varref fl="c118" loc="c,118,14,118,38" name="mips_cpu.write_register_writeback" dtype_id="4"/>
        </creset>
        <creset fl="c119" loc="c,119,15,119,31">
          <varref fl="c119" loc="c,119,15,119,31" name="mips_cpu.result_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c120" loc="c,120,15,120,38">
          <varref fl="c120" loc="c,120,15,120,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c121" loc="c,121,15,121,38">
          <varref fl="c121" loc="c,121,15,121,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c122" loc="c,122,15,122,35">
          <varref fl="c122" loc="c,122,15,122,35" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c123" loc="c,123,15,123,34">
          <varref fl="c123" loc="c,123,15,123,34" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c126" loc="c,126,14,126,25">
          <varref fl="c126" loc="c,126,14,126,25" name="mips_cpu.stall_fetch" dtype_id="1"/>
        </creset>
        <creset fl="c127" loc="c,127,14,127,26">
          <varref fl="c127" loc="c,127,14,127,26" name="mips_cpu.stall_decode" dtype_id="1"/>
        </creset>
        <creset fl="c130" loc="c,130,14,130,36">
          <varref fl="c130" loc="c,130,14,130,36" name="mips_cpu.flush_execute_register" dtype_id="1"/>
        </creset>
        <creset fl="c131" loc="c,131,14,131,31">
          <varref fl="c131" loc="c,131,14,131,31" name="mips_cpu.forward_A_execute" dtype_id="5"/>
        </creset>
        <creset fl="c132" loc="c,132,14,132,31">
          <varref fl="c132" loc="c,132,14,132,31" name="mips_cpu.forward_B_execute" dtype_id="5"/>
        </creset>
        <creset fl="n12" loc="n,12,15,12,24">
          <varref fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6"/>
        </creset>
        <creset fl="n13" loc="n,13,15,13,21">
          <varref fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
        </creset>
        <creset fl="n13" loc="n,13,23,13,29">
          <varref fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
        </creset>
        <creset fl="g16" loc="g,16,14,16,16">
          <varref fl="g16" loc="g,16,14,16,16" name="mips_cpu.control_unit.op" dtype_id="3"/>
        </creset>
        <creset fl="g18" loc="g,18,14,18,19">
          <varref fl="g18" loc="g,18,14,18,19" name="mips_cpu.control_unit.funct" dtype_id="3"/>
        </creset>
        <creset fl="e19" loc="e,19,15,19,31">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </creset>
        <creset fl="i25" loc="i,25,8,25,15">
          <varref fl="i25" loc="i,25,8,25,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="1"/>
        </creset>
        <creset fl="i26" loc="i,26,8,26,19">
          <varref fl="i26" loc="i,26,8,26,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="1"/>
        </creset>
        <creset fl="c5" loc="c,5,8,5,16">
          <varref fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8"/>
        </creset>
      </cfunc>
      <cuse fl="c5" loc="c,5,8,5,16" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <unpackarraydtype fl="n12" loc="n,12,24,12,25" id="6" sub_dtype_id="2">
        <range fl="n12" loc="n,12,24,12,25">
          <const fl="n12" loc="n,12,25,12,27" name="32&apos;sh1f" dtype_id="11"/>
          <const fl="n12" loc="n,12,28,12,29" name="32&apos;sh0" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="e15" loc="e,15,2,15,7" id="7" name="logic" left="63" right="0"/>
      <basicdtype fl="e45" loc="e,45,34,45,41" id="18" name="logic" left="63" right="0"/>
      <basicdtype fl="c6" loc="c,6,8,6,13" id="1" name="logic"/>
      <basicdtype fl="c10" loc="c,10,9,10,14" id="2" name="logic" left="31" right="0"/>
      <basicdtype fl="c47" loc="c,47,2,47,7" id="3" name="logic" left="5" right="0"/>
      <basicdtype fl="c56" loc="c,56,2,56,7" id="4" name="logic" left="4" right="0"/>
      <basicdtype fl="c64" loc="c,64,2,64,7" id="10" name="logic" left="15" right="0"/>
      <basicdtype fl="c131" loc="c,131,2,131,7" id="5" name="logic" left="1" right="0"/>
      <basicdtype fl="c169" loc="c,169,8,169,10" id="11" name="logic" left="31" right="0"/>
      <basicdtype fl="n12" loc="n,12,15,12,24" id="20" name="bit" left="4" right="0"/>
      <basicdtype fl="n12" loc="n,12,15,12,24" id="21" name="bit"/>
      <basicdtype fl="c5" loc="c,5,8,5,16" id="8" name="bit" left="31" right="0"/>
      <basicdtype fl="c27" loc="c,27,8,27,20" id="9" name="logic" left="31" right="0"/>
      <basicdtype fl="o6" loc="o,6,31,6,32" id="12" name="logic" left="31" right="0"/>
      <basicdtype fl="c65" loc="c,65,44,65,45" id="14" name="logic" left="31" right="0"/>
      <basicdtype fl="n19" loc="n,19,50,19,51" id="13" name="logic" left="31" right="0"/>
      <basicdtype fl="i31" loc="i,31,45,31,50" id="15" name="logic" left="31" right="0"/>
      <basicdtype fl="g21" loc="g,21,19,21,20" id="16" name="logic" left="31" right="0"/>
      <basicdtype fl="g25" loc="g,25,13,25,14" id="17" name="logic" left="31" right="0"/>
      <basicdtype fl="e68" loc="e,68,39,68,41" id="19" name="logic" left="31" right="0"/>
      <basicdtype fl="c6" loc="c,6,14,6,17" id="22" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
