<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUMCTargetDesc.cpp source code [llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>MCTargetDesc</a>/<a href='AMDGPUMCTargetDesc.cpp.html'>AMDGPUMCTargetDesc.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUMCTargetDesc.cpp - AMDGPU Target Descriptions ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file provides AMDGPU specific target descriptions.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPUMCTargetDesc.h.html">"AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUELFStreamer.h.html">"AMDGPUELFStreamer.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUInstPrinter.h.html">"AMDGPUInstPrinter.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUMCAsmInfo.h.html">"AMDGPUMCAsmInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUTargetStreamer.h.html">"AMDGPUTargetStreamer.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../TargetInfo/AMDGPUTargetInfo.h.html">"TargetInfo/AMDGPUTargetInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCAsmBackend.h.html">"llvm/MC/MCAsmBackend.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrAnalysis.h.html">"llvm/MC/MCInstrAnalysis.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCObjectWriter.h.html">"llvm/MC/MCObjectWriter.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/MC/MachineLocation.h.html">"llvm/MC/MachineLocation.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_MC_DESC" data-ref="_M/GET_INSTRINFO_MC_DESC">GET_INSTRINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="37">37</th><td><u>#include <span class='error' title="&apos;AMDGPUGenInstrInfo.inc&apos; file not found">"AMDGPUGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_MC_DESC" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include "AMDGPUGenSubtargetInfo.inc"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NoSchedModel" data-ref="_M/NoSchedModel">NoSchedModel</dfn> NoSchedModelR600</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_MC_DESC" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="44">44</th><td><u>#include "R600GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="45">45</th><td><u>#undef <span class="macro" data-ref="_M/NoSchedModelR600">NoSchedModelR600</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_MC_DESC" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="48">48</th><td><u>#include "AMDGPUGenRegisterInfo.inc"</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_MC_DESC" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="51">51</th><td><u>#include "R600GenRegisterInfo.inc"</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="tu decl def" id="_ZL23createAMDGPUMCInstrInfov" title='createAMDGPUMCInstrInfo' data-type='llvm::MCInstrInfo * createAMDGPUMCInstrInfo()' data-ref="_ZL23createAMDGPUMCInstrInfov">createAMDGPUMCInstrInfo</dfn>() {</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col1 decl" id="1X" title='X' data-type='llvm::MCInstrInfo *' data-ref="1X">X</dfn> = <b>new</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#23" title='llvm::MCInstrInfo::MCInstrInfo' data-ref="_ZN4llvm11MCInstrInfoC1Ev">(</a>);</td></tr>
<tr><th id="55">55</th><td>  <span class='error' title="use of undeclared identifier &apos;InitAMDGPUMCInstrInfo&apos;">InitAMDGPUMCInstrInfo</span>(X);</td></tr>
<tr><th id="56">56</th><td>  <b>return</b> <a class="local col1 ref" href="#1X" title='X' data-ref="1X">X</a>;</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="tu decl def" id="_ZL26createAMDGPUMCRegisterInfoRKN4llvm6TripleE" title='createAMDGPUMCRegisterInfo' data-type='llvm::MCRegisterInfo * createAMDGPUMCRegisterInfo(const llvm::Triple &amp; TT)' data-ref="_ZL26createAMDGPUMCRegisterInfoRKN4llvm6TripleE">createAMDGPUMCRegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="2TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="2TT">TT</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col3 decl" id="3X" title='X' data-type='llvm::MCRegisterInfo *' data-ref="3X">X</dfn> = <b>new</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a><a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#130" title='llvm::MCRegisterInfo::MCRegisterInfo' data-ref="_ZN4llvm14MCRegisterInfoC1Ev">(</a>);</td></tr>
<tr><th id="61">61</th><td>  <b>if</b> (TT.getArch() == Triple::r600)</td></tr>
<tr><th id="62">62</th><td>    <span class='error' title="use of undeclared identifier &apos;InitR600MCRegisterInfo&apos;">InitR600MCRegisterInfo</span>(X, <var>0</var>);</td></tr>
<tr><th id="63">63</th><td>  <b>else</b></td></tr>
<tr><th id="64">64</th><td>    <span class='error' title="use of undeclared identifier &apos;InitAMDGPUMCRegisterInfo&apos;">InitAMDGPUMCRegisterInfo</span>(X, <var>0</var>);</td></tr>
<tr><th id="65">65</th><td>  <b>return</b> <a class="local col3 ref" href="#3X" title='X' data-ref="3X">X</a>;</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *</td></tr>
<tr><th id="69">69</th><td><dfn class="tu decl def" id="_ZL27createAMDGPUMCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_" title='createAMDGPUMCSubtargetInfo' data-type='llvm::MCSubtargetInfo * createAMDGPUMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)' data-ref="_ZL27createAMDGPUMCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_">createAMDGPUMCSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col4 decl" id="4TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="4TT">TT</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="5CPU" title='CPU' data-type='llvm::StringRef' data-ref="5CPU">CPU</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="6FS" title='FS' data-type='llvm::StringRef' data-ref="6FS">FS</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (TT.getArch() == Triple::r600)</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;createR600MCSubtargetInfoImpl&apos;">createR600MCSubtargetInfoImpl</span>(TT, CPU, FS);</td></tr>
<tr><th id="72">72</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;createAMDGPUMCSubtargetInfoImpl&apos;; did you mean &apos;createAMDGPUMCSubtargetInfo&apos;?"><a class="tu ref" href="#_ZL27createAMDGPUMCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_" title='createAMDGPUMCSubtargetInfo' data-use='c' data-ref="_ZL27createAMDGPUMCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_">createAMDGPUMCSubtargetInfoImpl</a></span>(<a class="local col4 ref" href="#4TT" title='TT' data-ref="4TT">TT</a>, <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#5CPU" title='CPU' data-ref="5CPU">CPU</a>, <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#6FS" title='FS' data-ref="6FS">FS</a>);</td></tr>
<tr><th id="73">73</th><td>}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstPrinter.h.html#llvm::MCInstPrinter" title='llvm::MCInstPrinter' data-ref="llvm::MCInstPrinter">MCInstPrinter</a> *<dfn class="tu decl def" id="_ZL25createAMDGPUMCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='createAMDGPUMCInstPrinter' data-type='llvm::MCInstPrinter * createAMDGPUMCInstPrinter(const llvm::Triple &amp; T, unsigned int SyntaxVariant, const llvm::MCAsmInfo &amp; MAI, const llvm::MCInstrInfo &amp; MII, const llvm::MCRegisterInfo &amp; MRI)' data-ref="_ZL25createAMDGPUMCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">createAMDGPUMCInstPrinter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="7T" title='T' data-type='const llvm::Triple &amp;' data-ref="7T">T</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                                <em>unsigned</em> <dfn class="local col8 decl" id="8SyntaxVariant" title='SyntaxVariant' data-type='unsigned int' data-ref="8SyntaxVariant">SyntaxVariant</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col9 decl" id="9MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="9MAI">MAI</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col0 decl" id="10MII" title='MII' data-type='const llvm::MCInstrInfo &amp;' data-ref="10MII">MII</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="11MRI">MRI</dfn>) {</td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (<a class="local col7 ref" href="#7T" title='T' data-ref="7T">T</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::r600" title='llvm::Triple::ArchType::r600' data-ref="llvm::Triple::ArchType::r600">r600</a>)</td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <b>new</b> <a class="type" href="AMDGPUInstPrinter.h.html#llvm::R600InstPrinter" title='llvm::R600InstPrinter' data-ref="llvm::R600InstPrinter">R600InstPrinter</a><a class="ref" href="AMDGPUInstPrinter.h.html#_ZN4llvm15R600InstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='llvm::R600InstPrinter::R600InstPrinter' data-ref="_ZN4llvm15R600InstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#9MAI" title='MAI' data-ref="9MAI">MAI</a>, <a class="local col0 ref" href="#10MII" title='MII' data-ref="10MII">MII</a>, <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI">MRI</a>);</td></tr>
<tr><th id="82">82</th><td>  <b>else</b></td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <b>new</b> <a class="type" href="AMDGPUInstPrinter.h.html#llvm::AMDGPUInstPrinter" title='llvm::AMDGPUInstPrinter' data-ref="llvm::AMDGPUInstPrinter">AMDGPUInstPrinter</a><a class="ref" href="AMDGPUInstPrinter.h.html#_ZN4llvm17AMDGPUInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='llvm::AMDGPUInstPrinter::AMDGPUInstPrinter' data-ref="_ZN4llvm17AMDGPUInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#9MAI" title='MAI' data-ref="9MAI">MAI</a>, <a class="local col0 ref" href="#10MII" title='MII' data-ref="10MII">MII</a>, <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI">MRI</a>);</td></tr>
<tr><th id="84">84</th><td>}</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCTargetStreamer" title='llvm::MCTargetStreamer' data-ref="llvm::MCTargetStreamer">MCTargetStreamer</a> *</td></tr>
<tr><th id="87">87</th><td><dfn class="tu decl def" id="_ZL29createAMDGPUAsmTargetStreamerRN4llvm10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb" title='createAMDGPUAsmTargetStreamer' data-type='llvm::MCTargetStreamer * createAMDGPUAsmTargetStreamer(llvm::MCStreamer &amp; S, llvm::formatted_raw_ostream &amp; OS, const llvm::MCAsmBackend &amp; MAB, llvm::MCInstPrinter * InstPrint, bool isVerboseAsm)' data-ref="_ZL29createAMDGPUAsmTargetStreamerRN4llvm10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb">createAMDGPUAsmTargetStreamer</dfn>(<a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col2 decl" id="12S" title='S' data-type='llvm::MCStreamer &amp;' data-ref="12S">S</dfn>, <a class="type" href="../../../../include/llvm/Support/FormattedStream.h.html#llvm::formatted_raw_ostream" title='llvm::formatted_raw_ostream' data-ref="llvm::formatted_raw_ostream">formatted_raw_ostream</a> &amp;<dfn class="local col3 decl" id="13OS" title='OS' data-type='llvm::formatted_raw_ostream &amp;' data-ref="13OS">OS</dfn>,</td></tr>
<tr><th id="88">88</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCAsmBackend.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a> &amp;<dfn class="local col4 decl" id="14MAB" title='MAB' data-type='const llvm::MCAsmBackend &amp;' data-ref="14MAB">MAB</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInstPrinter.h.html#llvm::MCInstPrinter" title='llvm::MCInstPrinter' data-ref="llvm::MCInstPrinter">MCInstPrinter</a> *<dfn class="local col5 decl" id="15InstPrint" title='InstPrint' data-type='llvm::MCInstPrinter *' data-ref="15InstPrint">InstPrint</dfn>,</td></tr>
<tr><th id="89">89</th><td>                              <em>bool</em> <dfn class="local col6 decl" id="16isVerboseAsm" title='isVerboseAsm' data-type='bool' data-ref="16isVerboseAsm">isVerboseAsm</dfn>) {</td></tr>
<tr><th id="90">90</th><td>  <b>return</b> <b>new</b> <a class="type" href="AMDGPUTargetStreamer.h.html#llvm::AMDGPUTargetAsmStreamer" title='llvm::AMDGPUTargetAsmStreamer' data-ref="llvm::AMDGPUTargetAsmStreamer">AMDGPUTargetAsmStreamer</a><a class="ref" href="AMDGPUTargetStreamer.h.html#_ZN4llvm23AMDGPUTargetAsmStreamerC1ERNS_10MCStreamerERNS_21formatted_raw_ostreamE" title='llvm::AMDGPUTargetAsmStreamer::AMDGPUTargetAsmStreamer' data-ref="_ZN4llvm23AMDGPUTargetAsmStreamerC1ERNS_10MCStreamerERNS_21formatted_raw_ostreamE">(</a><a class="local col2 ref" href="#12S" title='S' data-ref="12S">S</a>, <a class="local col3 ref" href="#13OS" title='OS' data-ref="13OS">OS</a>);</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCTargetStreamer" title='llvm::MCTargetStreamer' data-ref="llvm::MCTargetStreamer">MCTargetStreamer</a> * <dfn class="tu decl def" id="_ZL32createAMDGPUObjectTargetStreamerRN4llvm10MCStreamerERKNS_15MCSubtargetInfoE" title='createAMDGPUObjectTargetStreamer' data-type='llvm::MCTargetStreamer * createAMDGPUObjectTargetStreamer(llvm::MCStreamer &amp; S, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL32createAMDGPUObjectTargetStreamerRN4llvm10MCStreamerERKNS_15MCSubtargetInfoE">createAMDGPUObjectTargetStreamer</dfn>(</td></tr>
<tr><th id="94">94</th><td>                                                   <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col7 decl" id="17S" title='S' data-type='llvm::MCStreamer &amp;' data-ref="17S">S</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="18STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="18STI">STI</dfn>) {</td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <b>new</b> <a class="type" href="AMDGPUTargetStreamer.h.html#llvm::AMDGPUTargetELFStreamer" title='llvm::AMDGPUTargetELFStreamer' data-ref="llvm::AMDGPUTargetELFStreamer">AMDGPUTargetELFStreamer</a><a class="ref" href="AMDGPUTargetStreamer.h.html#_ZN4llvm23AMDGPUTargetELFStreamerC1ERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::AMDGPUTargetELFStreamer::AMDGPUTargetELFStreamer' data-ref="_ZN4llvm23AMDGPUTargetELFStreamerC1ERNS_10MCStreamerERKNS_15MCSubtargetInfoE">(</a><a class="local col7 ref" href="#17S" title='S' data-ref="17S">S</a>, <a class="local col8 ref" href="#18STI" title='STI' data-ref="18STI">STI</a>);</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> *<dfn class="tu decl def" id="_ZL16createMCStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_IN16439572" title='createMCStreamer' data-type='llvm::MCStreamer * createMCStreamer(const llvm::Triple &amp; T, llvm::MCContext &amp; Context, std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp; MAB, std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp; OW, std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp; Emitter, bool RelaxAll)' data-ref="_ZL16createMCStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_IN16439572">createMCStreamer</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="19T" title='T' data-type='const llvm::Triple &amp;' data-ref="19T">T</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="20Context" title='Context' data-type='llvm::MCContext &amp;' data-ref="20Context">Context</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCAsmBackend.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a>&gt; &amp;&amp;<dfn class="local col1 decl" id="21MAB" title='MAB' data-type='std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;' data-ref="21MAB">MAB</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCObjectWriter.h.html#llvm::MCObjectWriter" title='llvm::MCObjectWriter' data-ref="llvm::MCObjectWriter">MCObjectWriter</a>&gt; &amp;&amp;<dfn class="local col2 decl" id="22OW" title='OW' data-type='std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;' data-ref="22OW">OW</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a>&gt; &amp;&amp;<dfn class="local col3 decl" id="23Emitter" title='Emitter' data-type='std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;' data-ref="23Emitter">Emitter</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                    <em>bool</em> <dfn class="local col4 decl" id="24RelaxAll" title='RelaxAll' data-type='bool' data-ref="24RelaxAll">RelaxAll</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <a class="ref" href="AMDGPUELFStreamer.h.html#_ZN4llvm23createAMDGPUELFStreamerERKNS_6TripleERNS_9MCContextESt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EES5_INS_14MCObjectWriterES7_ISA_8215436" title='llvm::createAMDGPUELFStreamer' data-ref="_ZN4llvm23createAMDGPUELFStreamerERKNS_6TripleERNS_9MCContextESt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EES5_INS_14MCObjectWriterES7_ISA_8215436">createAMDGPUELFStreamer</a>(<a class="local col9 ref" href="#19T" title='T' data-ref="19T">T</a>, <span class='refarg'><a class="local col0 ref" href="#20Context" title='Context' data-ref="20Context">Context</a></span>, <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col1 ref" href="#21MAB" title='MAB' data-ref="21MAB">MAB</a></span>), <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col2 ref" href="#22OW" title='OW' data-ref="22OW">OW</a></span>),</td></tr>
<tr><th id="105">105</th><td>                                 <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col3 ref" href="#23Emitter" title='Emitter' data-ref="23Emitter">Emitter</a></span>), <a class="local col4 ref" href="#24RelaxAll" title='RelaxAll' data-ref="24RelaxAll">RelaxAll</a>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>namespace</b> {</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUMCInstrAnalysis" title='(anonymous namespace)::AMDGPUMCInstrAnalysis' data-ref="(anonymousnamespace)::AMDGPUMCInstrAnalysis">AMDGPUMCInstrAnalysis</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a> {</td></tr>
<tr><th id="111">111</th><td><b>public</b>:</td></tr>
<tr><th id="112">112</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121AMDGPUMCInstrAnalysisC1EPKN4llvm11MCInstrInfoE" title='(anonymous namespace)::AMDGPUMCInstrAnalysis::AMDGPUMCInstrAnalysis' data-type='void (anonymous namespace)::AMDGPUMCInstrAnalysis::AMDGPUMCInstrAnalysis(const llvm::MCInstrInfo * Info)' data-ref="_ZN12_GLOBAL__N_121AMDGPUMCInstrAnalysisC1EPKN4llvm11MCInstrInfoE">AMDGPUMCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col5 decl" id="25Info" title='Info' data-type='const llvm::MCInstrInfo *' data-ref="25Info">Info</dfn>)</td></tr>
<tr><th id="113">113</th><td>      : <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a><a class="ref" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE" title='llvm::MCInstrAnalysis::MCInstrAnalysis' data-ref="_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE">(</a><a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info">Info</a>) {}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121AMDGPUMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm" title='(anonymous namespace)::AMDGPUMCInstrAnalysis::evaluateBranch' data-type='bool (anonymous namespace)::AMDGPUMCInstrAnalysis::evaluateBranch(const llvm::MCInst &amp; Inst, uint64_t Addr, uint64_t Size, uint64_t &amp; Target) const' data-ref="_ZNK12_GLOBAL__N_121AMDGPUMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm">evaluateBranch</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="26Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="26Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="27Addr" title='Addr' data-type='uint64_t' data-ref="27Addr">Addr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="28Size" title='Size' data-type='uint64_t' data-ref="28Size">Size</dfn>,</td></tr>
<tr><th id="116">116</th><td>                      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col9 decl" id="29Target" title='Target' data-type='uint64_t &amp;' data-ref="29Target">Target</dfn>) <em>const</em> override {</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="local col6 ref" href="#26Inst" title='Inst' data-ref="26Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>0</var> || !<a class="local col6 ref" href="#26Inst" title='Inst' data-ref="26Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="118">118</th><td>        <a class="member" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#26Inst" title='Inst' data-ref="26Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<var>0</var>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> !=</td></tr>
<tr><th id="119">119</th><td>            <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_PCREL" title='llvm::MCOI::OperandType::OPERAND_PCREL' data-ref="llvm::MCOI::OperandType::OPERAND_PCREL">OPERAND_PCREL</a>)</td></tr>
<tr><th id="120">120</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="30Imm" title='Imm' data-type='int64_t' data-ref="30Imm">Imm</dfn> = <a class="local col6 ref" href="#26Inst" title='Inst' data-ref="26Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="123">123</th><td>    <i>// Our branches take a simm16, but we need two extra bits to account for</i></td></tr>
<tr><th id="124">124</th><td><i>    // the factor of 4.</i></td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col1 decl" id="31SignedOffset" title='SignedOffset' data-type='llvm::APInt' data-ref="31SignedOffset">SignedOffset</dfn><a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>18</var>, <a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a> * <var>4</var>, <b>true</b>);</td></tr>
<tr><th id="126">126</th><td>    <a class="local col9 ref" href="#29Target" title='Target' data-ref="29Target">Target</a> = (<a class="local col1 ref" href="#31SignedOffset" title='SignedOffset' data-ref="31SignedOffset">SignedOffset</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4sextEj" title='llvm::APInt::sext' data-ref="_ZNK4llvm5APInt4sextEj">sext</a>(<var>64</var>) <a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <a class="local col7 ref" href="#27Addr" title='Addr' data-ref="27Addr">Addr</a> <a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <a class="local col8 ref" href="#28Size" title='Size' data-ref="28Size">Size</a>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a> *<dfn class="tu decl def" id="_ZL27createAMDGPUMCInstrAnalysisPKN4llvm11MCInstrInfoE" title='createAMDGPUMCInstrAnalysis' data-type='llvm::MCInstrAnalysis * createAMDGPUMCInstrAnalysis(const llvm::MCInstrInfo * Info)' data-ref="_ZL27createAMDGPUMCInstrAnalysisPKN4llvm11MCInstrInfoE">createAMDGPUMCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col2 decl" id="32Info" title='Info' data-type='const llvm::MCInstrInfo *' data-ref="32Info">Info</dfn>) {</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstrAnalysis" title='(anonymous namespace)::AMDGPUMCInstrAnalysis' data-ref="(anonymousnamespace)::AMDGPUMCInstrAnalysis">AMDGPUMCInstrAnalysis</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121AMDGPUMCInstrAnalysisC1EPKN4llvm11MCInstrInfoE" title='(anonymous namespace)::AMDGPUMCInstrAnalysis::AMDGPUMCInstrAnalysis' data-use='c' data-ref="_ZN12_GLOBAL__N_121AMDGPUMCInstrAnalysisC1EPKN4llvm11MCInstrInfoE">(</a><a class="local col2 ref" href="#32Info" title='Info' data-ref="32Info">Info</a>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeAMDGPUTargetMC" title='LLVMInitializeAMDGPUTargetMC' data-ref="LLVMInitializeAMDGPUTargetMC">LLVMInitializeAMDGPUTargetMC</dfn>() {</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE" title='llvm::TargetRegistry::RegisterMCInstrInfo' data-ref="_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE">RegisterMCInstrInfo</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>, <a class="tu ref" href="#_ZL23createAMDGPUMCInstrInfov" title='createAMDGPUMCInstrInfo' data-use='r' data-ref="_ZL23createAMDGPUMCInstrInfov">createAMDGPUMCInstrInfo</a>);</td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE" title='llvm::TargetRegistry::RegisterMCInstrInfo' data-ref="_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE">RegisterMCInstrInfo</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm18getTheAMDGPUTargetEv" title='llvm::getTheAMDGPUTarget' data-ref="_ZN4llvm18getTheAMDGPUTargetEv">getTheAMDGPUTarget</a>()</span>, <a class="ref" href="AMDGPUMCTargetDesc.h.html#_ZN4llvm21createR600MCInstrInfoEv" title='llvm::createR600MCInstrInfo' data-ref="_ZN4llvm21createR600MCInstrInfoEv">createR600MCInstrInfo</a>);</td></tr>
<tr><th id="141">141</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> *<dfn class="local col3 decl" id="33T" title='T' data-type='llvm::Target *' data-ref="33T">T</dfn> : {&amp;<a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm18getTheAMDGPUTargetEv" title='llvm::getTheAMDGPUTarget' data-ref="_ZN4llvm18getTheAMDGPUTargetEv">getTheAMDGPUTarget</a>(), &amp;<a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()}) {</td></tr>
<tr><th id="142">142</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterMCAsmInfo" title='llvm::RegisterMCAsmInfo' data-ref="llvm::RegisterMCAsmInfo">RegisterMCAsmInfo</a>&lt;<a class="type" href="AMDGPUMCAsmInfo.h.html#llvm::AMDGPUMCAsmInfo" title='llvm::AMDGPUMCAsmInfo' data-ref="llvm::AMDGPUMCAsmInfo">AMDGPUMCAsmInfo</a>&gt; <dfn class="local col4 decl" id="34X" title='X' data-type='RegisterMCAsmInfo&lt;llvm::AMDGPUMCAsmInfo&gt;' data-ref="34X">X</dfn><a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm17RegisterMCAsmInfoC1ERNS_6TargetE" title='llvm::RegisterMCAsmInfo::RegisterMCAsmInfo&lt;MCAsmInfoImpl&gt;' data-ref="_ZN4llvm17RegisterMCAsmInfoC1ERNS_6TargetE">(</a>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry17RegisterMCRegInfoERNS_6TargetEPFPNS_14MCRegisterInfoERKNS_6TripleEE" title='llvm::TargetRegistry::RegisterMCRegInfo' data-ref="_ZN4llvm14TargetRegistry17RegisterMCRegInfoERNS_6TargetEPFPNS_14MCRegisterInfoERKNS_6TripleEE">RegisterMCRegInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a></span>, <a class="tu ref" href="#_ZL26createAMDGPUMCRegisterInfoRKN4llvm6TripleE" title='createAMDGPUMCRegisterInfo' data-use='r' data-ref="_ZL26createAMDGPUMCRegisterInfoRKN4llvm6TripleE">createAMDGPUMCRegisterInfo</a>);</td></tr>
<tr><th id="145">145</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry23RegisterMCSubtargetInfoERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E" title='llvm::TargetRegistry::RegisterMCSubtargetInfo' data-ref="_ZN4llvm14TargetRegistry23RegisterMCSubtargetInfoERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E">RegisterMCSubtargetInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a></span>, <a class="tu ref" href="#_ZL27createAMDGPUMCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_" title='createAMDGPUMCSubtargetInfo' data-use='r' data-ref="_ZL27createAMDGPUMCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_">createAMDGPUMCSubtargetInfo</a>);</td></tr>
<tr><th id="146">146</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCInstPrinterERNS_6TargetEPFPNS_13MCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEE" title='llvm::TargetRegistry::RegisterMCInstPrinter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCInstPrinterERNS_6TargetEPFPNS_13MCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEE">RegisterMCInstPrinter</a>(<span class='refarg'>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a></span>, <a class="tu ref" href="#_ZL25createAMDGPUMCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='createAMDGPUMCInstPrinter' data-use='r' data-ref="_ZL25createAMDGPUMCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">createAMDGPUMCInstPrinter</a>);</td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry23RegisterMCInstrAnalysisERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE" title='llvm::TargetRegistry::RegisterMCInstrAnalysis' data-ref="_ZN4llvm14TargetRegistry23RegisterMCInstrAnalysisERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE">RegisterMCInstrAnalysis</a>(<span class='refarg'>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a></span>, <a class="tu ref" href="#_ZL27createAMDGPUMCInstrAnalysisPKN4llvm11MCInstrInfoE" title='createAMDGPUMCInstrAnalysis' data-use='r' data-ref="_ZL27createAMDGPUMCInstrAnalysisPKN4llvm11MCInstrInfoE">createAMDGPUMCInstrAnalysis</a>);</td></tr>
<tr><th id="148">148</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE" title='llvm::TargetRegistry::RegisterMCAsmBackend' data-ref="_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE">RegisterMCAsmBackend</a>(<span class='refarg'>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a></span>, <a class="ref" href="AMDGPUMCTargetDesc.h.html#_ZN4llvm22createAMDGPUAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createAMDGPUAsmBackend' data-ref="_ZN4llvm22createAMDGPUAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createAMDGPUAsmBackend</a>);</td></tr>
<tr><th id="149">149</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry19RegisterELFStreamerERNS_6TargetEPFPNS_10MCStreamerERKNS_6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default4508260" title='llvm::TargetRegistry::RegisterELFStreamer' data-ref="_ZN4llvm14TargetRegistry19RegisterELFStreamerERNS_6TargetEPFPNS_10MCStreamerERKNS_6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default4508260">RegisterELFStreamer</a>(<span class='refarg'>*<a class="local col3 ref" href="#33T" title='T' data-ref="33T">T</a></span>, <a class="tu ref" href="#_ZL16createMCStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_IN16439572" title='createMCStreamer' data-use='r' data-ref="_ZL16createMCStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_IN16439572">createMCStreamer</a>);</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// R600 specific registration</i></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCCodeEmitter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE">RegisterMCCodeEmitter</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm18getTheAMDGPUTargetEv" title='llvm::getTheAMDGPUTarget' data-ref="_ZN4llvm18getTheAMDGPUTargetEv">getTheAMDGPUTarget</a>()</span>,</td></tr>
<tr><th id="154">154</th><td>                                        <a class="ref" href="AMDGPUMCTargetDesc.h.html#_ZN4llvm23createR600MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createR600MCCodeEmitter' data-ref="_ZN4llvm23createR600MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createR600MCCodeEmitter</a>);</td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE" title='llvm::TargetRegistry::RegisterObjectTargetStreamer' data-ref="_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE">RegisterObjectTargetStreamer</a>(</td></tr>
<tr><th id="156">156</th><td>      <span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm18getTheAMDGPUTargetEv" title='llvm::getTheAMDGPUTarget' data-ref="_ZN4llvm18getTheAMDGPUTargetEv">getTheAMDGPUTarget</a>()</span>, <a class="tu ref" href="#_ZL32createAMDGPUObjectTargetStreamerRN4llvm10MCStreamerERKNS_15MCSubtargetInfoE" title='createAMDGPUObjectTargetStreamer' data-use='r' data-ref="_ZL32createAMDGPUObjectTargetStreamerRN4llvm10MCStreamerERKNS_15MCSubtargetInfoE">createAMDGPUObjectTargetStreamer</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// GCN specific registration</i></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCCodeEmitter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE">RegisterMCCodeEmitter</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>,</td></tr>
<tr><th id="160">160</th><td>                                        <a class="ref" href="AMDGPUMCTargetDesc.h.html#_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createSIMCCodeEmitter' data-ref="_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createSIMCCodeEmitter</a>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry25RegisterAsmTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBack13091371" title='llvm::TargetRegistry::RegisterAsmTargetStreamer' data-ref="_ZN4llvm14TargetRegistry25RegisterAsmTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBack13091371">RegisterAsmTargetStreamer</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>,</td></tr>
<tr><th id="163">163</th><td>                                            <a class="tu ref" href="#_ZL29createAMDGPUAsmTargetStreamerRN4llvm10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb" title='createAMDGPUAsmTargetStreamer' data-use='r' data-ref="_ZL29createAMDGPUAsmTargetStreamerRN4llvm10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb">createAMDGPUAsmTargetStreamer</a>);</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE" title='llvm::TargetRegistry::RegisterObjectTargetStreamer' data-ref="_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE">RegisterObjectTargetStreamer</a>(</td></tr>
<tr><th id="165">165</th><td>      <span class='refarg'><a class="ref" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>, <a class="tu ref" href="#_ZL32createAMDGPUObjectTargetStreamerRN4llvm10MCStreamerERKNS_15MCSubtargetInfoE" title='createAMDGPUObjectTargetStreamer' data-use='r' data-ref="_ZL32createAMDGPUObjectTargetStreamerRN4llvm10MCStreamerERKNS_15MCSubtargetInfoE">createAMDGPUObjectTargetStreamer</a>);</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
