<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="WB_shell.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Wrapper.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Wrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Wrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Wrapper.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Wrapper.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Wrapper.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Wrapper.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Wrapper.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Wrapper.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Wrapper.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Wrapper.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Wrapper.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Wrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Wrapper.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Wrapper.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Wrapper.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Wrapper.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Wrapper.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Wrapper.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="Wrapper_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="Wrapper_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wrapper_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wrapper_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wrapper_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Wrapper_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Wrapper_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Wrapper_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wrapper_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Wrapper_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Wrapper_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Wrapper_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bfm_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bfm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_bfm_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bfm_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wrapper.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wrapper.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wrapper.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1302262775" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1302262775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303820731" xil_pn:in_ck="-6256065141629460750" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1303820731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../sim/arm_emc_package.vhd"/>
      <outfile xil_pn:name="../sim/def_p.vhd"/>
      <outfile xil_pn:name="../sim/tb_ARM_BFM.vhd"/>
      <outfile xil_pn:name="../sim/txt_util.vhd"/>
      <outfile xil_pn:name="../src/Intercon.vhd"/>
      <outfile xil_pn:name="../src/Syscon.vhd"/>
      <outfile xil_pn:name="../src/WBO.vhd"/>
      <outfile xil_pn:name="../src/cpuinterface.vhd"/>
      <outfile xil_pn:name="../src/host.vhd"/>
      <outfile xil_pn:name="../src/wb_master.vhd"/>
      <outfile xil_pn:name="../src/wrapper.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1302262469" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-956154694456327098" xil_pn:start_ts="1302262469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262469" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4537913858164343442" xil_pn:start_ts="1302262469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262469" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2278663226363522381" xil_pn:start_ts="1302262469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303820731" xil_pn:in_ck="-6256065141629460750" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1303820731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../sim/arm_emc_package.vhd"/>
      <outfile xil_pn:name="../sim/def_p.vhd"/>
      <outfile xil_pn:name="../sim/tb_ARM_BFM.vhd"/>
      <outfile xil_pn:name="../sim/txt_util.vhd"/>
      <outfile xil_pn:name="../src/Intercon.vhd"/>
      <outfile xil_pn:name="../src/Syscon.vhd"/>
      <outfile xil_pn:name="../src/WBO.vhd"/>
      <outfile xil_pn:name="../src/cpuinterface.vhd"/>
      <outfile xil_pn:name="../src/host.vhd"/>
      <outfile xil_pn:name="../src/wb_master.vhd"/>
      <outfile xil_pn:name="../src/wrapper.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1303889349" xil_pn:in_ck="-6256065141629460750" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7241908078099390213" xil_pn:start_ts="1303889342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_bfm_beh.prj"/>
      <outfile xil_pn:name="tb_bfm_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1303894150" xil_pn:in_ck="2569199204757217561" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7623244370848151415" xil_pn:start_ts="1303894149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_bfm_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1302262741" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2208667719003563551" xil_pn:start_ts="1302262741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262741" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2278663226363522381" xil_pn:start_ts="1302262741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262741" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1302262741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262741" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7347033498589081095" xil_pn:start_ts="1302262741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262741" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6435077657662042432" xil_pn:start_ts="1302262741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302262741" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6972138620300220861" xil_pn:start_ts="1302262741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303815797" xil_pn:in_ck="-4090713258698642413" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3444571522606821025" xil_pn:start_ts="1303815790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Wrapper.cmd_log"/>
      <outfile xil_pn:name="Wrapper.lso"/>
      <outfile xil_pn:name="Wrapper.ngc"/>
      <outfile xil_pn:name="Wrapper.ngr"/>
      <outfile xil_pn:name="Wrapper.prj"/>
      <outfile xil_pn:name="Wrapper.stx"/>
      <outfile xil_pn:name="Wrapper.syr"/>
      <outfile xil_pn:name="Wrapper.xst"/>
      <outfile xil_pn:name="Wrapper_envsettings.html"/>
      <outfile xil_pn:name="Wrapper_summary.html"/>
      <outfile xil_pn:name="Wrapper_vhdl.prj"/>
      <outfile xil_pn:name="Wrapper_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1303888224" xil_pn:in_ck="6255929796610784158" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8246836495589755918" xil_pn:start_ts="1303888223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303888534" xil_pn:in_ck="-7168792833329117174" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8017768835803742199" xil_pn:start_ts="1303888224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Wrapper.bld"/>
      <outfile xil_pn:name="Wrapper.cmd_log"/>
      <outfile xil_pn:name="Wrapper.ngd"/>
      <outfile xil_pn:name="Wrapper_cs.blc"/>
      <outfile xil_pn:name="Wrapper_cs.ngc"/>
      <outfile xil_pn:name="Wrapper_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="xlnx_auto_0_xdb"/>
    </transform>
    <transform xil_pn:end_ts="1303888546" xil_pn:in_ck="884861432317676262" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1651541201616165792" xil_pn:start_ts="1303888534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Wrapper.pcf"/>
      <outfile xil_pn:name="Wrapper_map.map"/>
      <outfile xil_pn:name="Wrapper_map.mrp"/>
      <outfile xil_pn:name="Wrapper_map.ncd"/>
      <outfile xil_pn:name="Wrapper_map.ngm"/>
      <outfile xil_pn:name="Wrapper_map.xrpt"/>
      <outfile xil_pn:name="Wrapper_summary.xml"/>
      <outfile xil_pn:name="Wrapper_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1303888575" xil_pn:in_ck="-4175443417519039233" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4597768944493955105" xil_pn:start_ts="1303888546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wrapper.ncd"/>
      <outfile xil_pn:name="Wrapper.pad"/>
      <outfile xil_pn:name="Wrapper.par"/>
      <outfile xil_pn:name="Wrapper.ptwx"/>
      <outfile xil_pn:name="Wrapper.unroutes"/>
      <outfile xil_pn:name="Wrapper.xpi"/>
      <outfile xil_pn:name="Wrapper_pad.csv"/>
      <outfile xil_pn:name="Wrapper_pad.txt"/>
      <outfile xil_pn:name="Wrapper_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1303888592" xil_pn:in_ck="138679624575470980" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="6158083450043126640" xil_pn:start_ts="1303888575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wrapper.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wrapper.bgn"/>
      <outfile xil_pn:name="wrapper.bit"/>
      <outfile xil_pn:name="wrapper.drc"/>
    </transform>
    <transform xil_pn:end_ts="1303888592" xil_pn:in_ck="187690152103920494" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-8017768835803742199" xil_pn:start_ts="1303888592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303888575" xil_pn:in_ck="884861432317676130" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1303888571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wrapper.twr"/>
      <outfile xil_pn:name="Wrapper.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
