

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_91_3'
================================================================
* Date:           Sat May 11 11:31:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.404 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.240 us|  0.240 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_3  |       28|       28|         5|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55.0.split"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [receiver.cpp:91]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2_cast = zext i8 %i_1" [receiver.cpp:91]   --->   Operation 12 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 3, i32 7"   --->   Operation 13 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i5 %lshr_ln2"   --->   Operation 14 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%delay_line_I_0_addr = getelementptr i18 %delay_line_I_0, i64 0, i64 %zext_ln1271"   --->   Operation 15 'getelementptr' 'delay_line_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%r_V = load i5 %delay_line_I_0_addr"   --->   Operation 16 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_V_addr = getelementptr i15 %h_V, i64 0, i64 %i_2_cast"   --->   Operation 17 'getelementptr' 'h_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%h_V_load = load i8 %h_V_addr"   --->   Operation 18 'load' 'h_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%delay_line_Q_0_addr = getelementptr i18 %delay_line_Q_0, i64 0, i64 %zext_ln1271"   --->   Operation 19 'getelementptr' 'delay_line_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%r_V_2 = load i5 %delay_line_Q_0_addr"   --->   Operation 20 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln91 = or i8 %i_1, i8 1" [receiver.cpp:91]   --->   Operation 21 'or' 'or_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln91 = icmp_ult  i8 %or_ln91, i8 193" [receiver.cpp:91]   --->   Operation 22 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.end74.exitStub, void %for.body55.1" [receiver.cpp:91]   --->   Operation 23 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %or_ln91" [receiver.cpp:91]   --->   Operation 24 'zext' 'zext_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%delay_line_I_1_addr = getelementptr i18 %delay_line_I_1, i64 0, i64 %zext_ln1271"   --->   Operation 25 'getelementptr' 'delay_line_I_1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%r_V_4 = load i5 %delay_line_I_1_addr"   --->   Operation 26 'load' 'r_V_4' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%h_V_addr_1 = getelementptr i15 %h_V, i64 0, i64 %zext_ln91"   --->   Operation 27 'getelementptr' 'h_V_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%h_V_load_1 = load i8 %h_V_addr_1"   --->   Operation 28 'load' 'h_V_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%delay_line_Q_1_addr = getelementptr i18 %delay_line_Q_1, i64 0, i64 %zext_ln1271"   --->   Operation 29 'getelementptr' 'delay_line_Q_1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%r_V_6 = load i5 %delay_line_Q_1_addr"   --->   Operation 30 'load' 'r_V_6' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln91_1 = or i8 %i_1, i8 2" [receiver.cpp:91]   --->   Operation 31 'or' 'or_ln91_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i8 %or_ln91_1"   --->   Operation 32 'zext' 'zext_ln1271_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%delay_line_I_2_addr = getelementptr i18 %delay_line_I_2, i64 0, i64 %zext_ln1271"   --->   Operation 33 'getelementptr' 'delay_line_I_2_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%r_V_8 = load i5 %delay_line_I_2_addr"   --->   Operation 34 'load' 'r_V_8' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%h_V_addr_2 = getelementptr i15 %h_V, i64 0, i64 %zext_ln1271_1"   --->   Operation 35 'getelementptr' 'h_V_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%h_V_load_2 = load i8 %h_V_addr_2"   --->   Operation 36 'load' 'h_V_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%delay_line_Q_2_addr = getelementptr i18 %delay_line_Q_2, i64 0, i64 %zext_ln1271"   --->   Operation 37 'getelementptr' 'delay_line_Q_2_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%r_V_10 = load i5 %delay_line_Q_2_addr"   --->   Operation 38 'load' 'r_V_10' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln91_2 = or i8 %i_1, i8 3" [receiver.cpp:91]   --->   Operation 39 'or' 'or_ln91_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i8 %or_ln91_2"   --->   Operation 40 'zext' 'zext_ln1271_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%delay_line_I_3_addr = getelementptr i18 %delay_line_I_3, i64 0, i64 %zext_ln1271"   --->   Operation 41 'getelementptr' 'delay_line_I_3_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%r_V_12 = load i5 %delay_line_I_3_addr"   --->   Operation 42 'load' 'r_V_12' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%h_V_addr_3 = getelementptr i15 %h_V, i64 0, i64 %zext_ln1271_2"   --->   Operation 43 'getelementptr' 'h_V_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%h_V_load_3 = load i8 %h_V_addr_3"   --->   Operation 44 'load' 'h_V_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%delay_line_Q_3_addr = getelementptr i18 %delay_line_Q_3, i64 0, i64 %zext_ln1271"   --->   Operation 45 'getelementptr' 'delay_line_Q_3_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%r_V_14 = load i5 %delay_line_Q_3_addr"   --->   Operation 46 'load' 'r_V_14' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln91_3 = or i8 %i_1, i8 4" [receiver.cpp:91]   --->   Operation 47 'or' 'or_ln91_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i8 %or_ln91_3"   --->   Operation 48 'zext' 'zext_ln1271_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%delay_line_I_4_addr = getelementptr i18 %delay_line_I_4, i64 0, i64 %zext_ln1271"   --->   Operation 49 'getelementptr' 'delay_line_I_4_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%r_V_16 = load i5 %delay_line_I_4_addr"   --->   Operation 50 'load' 'r_V_16' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%h_V_addr_4 = getelementptr i15 %h_V, i64 0, i64 %zext_ln1271_3"   --->   Operation 51 'getelementptr' 'h_V_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%h_V_load_4 = load i8 %h_V_addr_4"   --->   Operation 52 'load' 'h_V_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%delay_line_Q_4_addr = getelementptr i18 %delay_line_Q_4, i64 0, i64 %zext_ln1271"   --->   Operation 53 'getelementptr' 'delay_line_Q_4_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%r_V_18 = load i5 %delay_line_Q_4_addr"   --->   Operation 54 'load' 'r_V_18' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln91_4 = or i8 %i_1, i8 5" [receiver.cpp:91]   --->   Operation 55 'or' 'or_ln91_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i8 %or_ln91_4"   --->   Operation 56 'zext' 'zext_ln1271_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%delay_line_I_5_addr = getelementptr i18 %delay_line_I_5, i64 0, i64 %zext_ln1271"   --->   Operation 57 'getelementptr' 'delay_line_I_5_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%r_V_20 = load i5 %delay_line_I_5_addr"   --->   Operation 58 'load' 'r_V_20' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%h_V_addr_5 = getelementptr i15 %h_V, i64 0, i64 %zext_ln1271_4"   --->   Operation 59 'getelementptr' 'h_V_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%h_V_load_5 = load i8 %h_V_addr_5"   --->   Operation 60 'load' 'h_V_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%delay_line_Q_5_addr = getelementptr i18 %delay_line_Q_5, i64 0, i64 %zext_ln1271"   --->   Operation 61 'getelementptr' 'delay_line_Q_5_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%r_V_22 = load i5 %delay_line_Q_5_addr"   --->   Operation 62 'load' 'r_V_22' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln91_5 = or i8 %i_1, i8 6" [receiver.cpp:91]   --->   Operation 63 'or' 'or_ln91_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i8 %or_ln91_5"   --->   Operation 64 'zext' 'zext_ln1271_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%delay_line_I_6_addr = getelementptr i18 %delay_line_I_6, i64 0, i64 %zext_ln1271"   --->   Operation 65 'getelementptr' 'delay_line_I_6_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%r_V_24 = load i5 %delay_line_I_6_addr"   --->   Operation 66 'load' 'r_V_24' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%h_V_addr_6 = getelementptr i15 %h_V, i64 0, i64 %zext_ln1271_5"   --->   Operation 67 'getelementptr' 'h_V_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%h_V_load_6 = load i8 %h_V_addr_6"   --->   Operation 68 'load' 'h_V_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%delay_line_Q_6_addr = getelementptr i18 %delay_line_Q_6, i64 0, i64 %zext_ln1271"   --->   Operation 69 'getelementptr' 'delay_line_Q_6_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%r_V_26 = load i5 %delay_line_Q_6_addr"   --->   Operation 70 'load' 'r_V_26' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln91_6 = or i8 %i_1, i8 7" [receiver.cpp:91]   --->   Operation 71 'or' 'or_ln91_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i8 %or_ln91_6"   --->   Operation 72 'zext' 'zext_ln1271_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%delay_line_I_7_addr = getelementptr i18 %delay_line_I_7, i64 0, i64 %zext_ln1271"   --->   Operation 73 'getelementptr' 'delay_line_I_7_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%r_V_28 = load i5 %delay_line_I_7_addr"   --->   Operation 74 'load' 'r_V_28' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%h_V_addr_7 = getelementptr i15 %h_V, i64 0, i64 %zext_ln1271_6"   --->   Operation 75 'getelementptr' 'h_V_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%h_V_load_7 = load i8 %h_V_addr_7"   --->   Operation 76 'load' 'h_V_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%delay_line_Q_7_addr = getelementptr i18 %delay_line_Q_7, i64 0, i64 %zext_ln1271"   --->   Operation 77 'getelementptr' 'delay_line_Q_7_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%r_V_30 = load i5 %delay_line_Q_7_addr"   --->   Operation 78 'load' 'r_V_30' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln91 = add i8 %i_1, i8 8" [receiver.cpp:91]   --->   Operation 79 'add' 'add_ln91' <Predicate = (icmp_ln91)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln91 = store i8 %add_ln91, i8 %i" [receiver.cpp:91]   --->   Operation 80 'store' 'store_ln91' <Predicate = (icmp_ln91)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%r_V = load i5 %delay_line_I_0_addr"   --->   Operation 81 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i18 %r_V"   --->   Operation 82 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%h_V_load = load i8 %h_V_addr"   --->   Operation 83 'load' 'h_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i15 %h_V_load"   --->   Operation 84 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_1 = mul i33 %sext_ln1273, i33 %sext_ln1270"   --->   Operation 85 'mul' 'r_V_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%r_V_2 = load i5 %delay_line_Q_0_addr"   --->   Operation 86 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i18 %r_V_2"   --->   Operation 87 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 %sext_ln1270_1, i33 %sext_ln1273"   --->   Operation 88 'mul' 'r_V_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%r_V_4 = load i5 %delay_line_I_1_addr"   --->   Operation 89 'load' 'r_V_4' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i18 %r_V_4"   --->   Operation 90 'sext' 'sext_ln1270_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%h_V_load_1 = load i8 %h_V_addr_1"   --->   Operation 91 'load' 'h_V_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i15 %h_V_load_1"   --->   Operation 92 'sext' 'sext_ln1273_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 93 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_5 = mul i33 %sext_ln1273_1, i33 %sext_ln1270_2"   --->   Operation 93 'mul' 'r_V_5' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%r_V_6 = load i5 %delay_line_Q_1_addr"   --->   Operation 94 'load' 'r_V_6' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i18 %r_V_6"   --->   Operation 95 'sext' 'sext_ln1270_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 96 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_7 = mul i33 %sext_ln1270_3, i33 %sext_ln1273_1"   --->   Operation 96 'mul' 'r_V_7' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%r_V_8 = load i5 %delay_line_I_2_addr"   --->   Operation 97 'load' 'r_V_8' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i18 %r_V_8"   --->   Operation 98 'sext' 'sext_ln1270_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%h_V_load_2 = load i8 %h_V_addr_2"   --->   Operation 99 'load' 'h_V_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i15 %h_V_load_2"   --->   Operation 100 'sext' 'sext_ln1273_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 101 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 %sext_ln1273_2, i33 %sext_ln1270_4"   --->   Operation 101 'mul' 'r_V_9' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%r_V_10 = load i5 %delay_line_Q_2_addr"   --->   Operation 102 'load' 'r_V_10' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i18 %r_V_10"   --->   Operation 103 'sext' 'sext_ln1270_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 104 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_11 = mul i33 %sext_ln1270_5, i33 %sext_ln1273_2"   --->   Operation 104 'mul' 'r_V_11' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [1/2] (2.32ns)   --->   "%r_V_12 = load i5 %delay_line_I_3_addr"   --->   Operation 105 'load' 'r_V_12' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i18 %r_V_12"   --->   Operation 106 'sext' 'sext_ln1270_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%h_V_load_3 = load i8 %h_V_addr_3"   --->   Operation 107 'load' 'h_V_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i15 %h_V_load_3"   --->   Operation 108 'sext' 'sext_ln1273_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 109 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_13 = mul i33 %sext_ln1273_3, i33 %sext_ln1270_6"   --->   Operation 109 'mul' 'r_V_13' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%r_V_14 = load i5 %delay_line_Q_3_addr"   --->   Operation 110 'load' 'r_V_14' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i18 %r_V_14"   --->   Operation 111 'sext' 'sext_ln1270_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 112 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_15 = mul i33 %sext_ln1270_7, i33 %sext_ln1273_3"   --->   Operation 112 'mul' 'r_V_15' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%r_V_16 = load i5 %delay_line_I_4_addr"   --->   Operation 113 'load' 'r_V_16' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i18 %r_V_16"   --->   Operation 114 'sext' 'sext_ln1270_8' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%h_V_load_4 = load i8 %h_V_addr_4"   --->   Operation 115 'load' 'h_V_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i15 %h_V_load_4"   --->   Operation 116 'sext' 'sext_ln1273_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 117 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_17 = mul i33 %sext_ln1273_4, i33 %sext_ln1270_8"   --->   Operation 117 'mul' 'r_V_17' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%r_V_18 = load i5 %delay_line_Q_4_addr"   --->   Operation 118 'load' 'r_V_18' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i18 %r_V_18"   --->   Operation 119 'sext' 'sext_ln1270_9' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_19 = mul i33 %sext_ln1270_9, i33 %sext_ln1273_4"   --->   Operation 120 'mul' 'r_V_19' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%r_V_20 = load i5 %delay_line_I_5_addr"   --->   Operation 121 'load' 'r_V_20' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i18 %r_V_20"   --->   Operation 122 'sext' 'sext_ln1270_10' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%h_V_load_5 = load i8 %h_V_addr_5"   --->   Operation 123 'load' 'h_V_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i15 %h_V_load_5"   --->   Operation 124 'sext' 'sext_ln1273_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 125 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %sext_ln1273_5, i33 %sext_ln1270_10"   --->   Operation 125 'mul' 'r_V_21' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%r_V_22 = load i5 %delay_line_Q_5_addr"   --->   Operation 126 'load' 'r_V_22' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i18 %r_V_22"   --->   Operation 127 'sext' 'sext_ln1270_11' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 128 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_23 = mul i33 %sext_ln1270_11, i33 %sext_ln1273_5"   --->   Operation 128 'mul' 'r_V_23' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%r_V_24 = load i5 %delay_line_I_6_addr"   --->   Operation 129 'load' 'r_V_24' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i18 %r_V_24"   --->   Operation 130 'sext' 'sext_ln1270_12' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (3.25ns)   --->   "%h_V_load_6 = load i8 %h_V_addr_6"   --->   Operation 131 'load' 'h_V_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i15 %h_V_load_6"   --->   Operation 132 'sext' 'sext_ln1273_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 133 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_25 = mul i33 %sext_ln1273_6, i33 %sext_ln1270_12"   --->   Operation 133 'mul' 'r_V_25' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/2] (2.32ns)   --->   "%r_V_26 = load i5 %delay_line_Q_6_addr"   --->   Operation 134 'load' 'r_V_26' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i18 %r_V_26"   --->   Operation 135 'sext' 'sext_ln1270_13' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 136 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_27 = mul i33 %sext_ln1270_13, i33 %sext_ln1273_6"   --->   Operation 136 'mul' 'r_V_27' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%r_V_28 = load i5 %delay_line_I_7_addr"   --->   Operation 137 'load' 'r_V_28' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i18 %r_V_28"   --->   Operation 138 'sext' 'sext_ln1270_14' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (3.25ns)   --->   "%h_V_load_7 = load i8 %h_V_addr_7"   --->   Operation 139 'load' 'h_V_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i15 %h_V_load_7"   --->   Operation 140 'sext' 'sext_ln1273_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 141 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_29 = mul i33 %sext_ln1273_7, i33 %sext_ln1270_14"   --->   Operation 141 'mul' 'r_V_29' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/2] (2.32ns)   --->   "%r_V_30 = load i5 %delay_line_Q_7_addr"   --->   Operation 142 'load' 'r_V_30' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i18 %r_V_30"   --->   Operation 143 'sext' 'sext_ln1270_15' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 144 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_31 = mul i33 %sext_ln1270_15, i33 %sext_ln1273_7"   --->   Operation 144 'mul' 'r_V_31' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 145 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_1 = mul i33 %sext_ln1273, i33 %sext_ln1270"   --->   Operation 145 'mul' 'r_V_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 %sext_ln1270_1, i33 %sext_ln1273"   --->   Operation 146 'mul' 'r_V_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_5 = mul i33 %sext_ln1273_1, i33 %sext_ln1270_2"   --->   Operation 147 'mul' 'r_V_5' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_7 = mul i33 %sext_ln1270_3, i33 %sext_ln1273_1"   --->   Operation 148 'mul' 'r_V_7' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 %sext_ln1273_2, i33 %sext_ln1270_4"   --->   Operation 149 'mul' 'r_V_9' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_11 = mul i33 %sext_ln1270_5, i33 %sext_ln1273_2"   --->   Operation 150 'mul' 'r_V_11' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_13 = mul i33 %sext_ln1273_3, i33 %sext_ln1270_6"   --->   Operation 151 'mul' 'r_V_13' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_15 = mul i33 %sext_ln1270_7, i33 %sext_ln1273_3"   --->   Operation 152 'mul' 'r_V_15' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_17 = mul i33 %sext_ln1273_4, i33 %sext_ln1270_8"   --->   Operation 153 'mul' 'r_V_17' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_19 = mul i33 %sext_ln1270_9, i33 %sext_ln1273_4"   --->   Operation 154 'mul' 'r_V_19' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %sext_ln1273_5, i33 %sext_ln1270_10"   --->   Operation 155 'mul' 'r_V_21' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_23 = mul i33 %sext_ln1270_11, i33 %sext_ln1273_5"   --->   Operation 156 'mul' 'r_V_23' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_25 = mul i33 %sext_ln1273_6, i33 %sext_ln1270_12"   --->   Operation 157 'mul' 'r_V_25' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_27 = mul i33 %sext_ln1270_13, i33 %sext_ln1273_6"   --->   Operation 158 'mul' 'r_V_27' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_29 = mul i33 %sext_ln1273_7, i33 %sext_ln1270_14"   --->   Operation 159 'mul' 'r_V_29' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 160 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_31 = mul i33 %sext_ln1270_15, i33 %sext_ln1273_7"   --->   Operation 160 'mul' 'r_V_31' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 161 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_1 = mul i33 %sext_ln1273, i33 %sext_ln1270"   --->   Operation 161 'mul' 'r_V_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 %sext_ln1270_1, i33 %sext_ln1273"   --->   Operation 162 'mul' 'r_V_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_5 = mul i33 %sext_ln1273_1, i33 %sext_ln1270_2"   --->   Operation 163 'mul' 'r_V_5' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_7 = mul i33 %sext_ln1270_3, i33 %sext_ln1273_1"   --->   Operation 164 'mul' 'r_V_7' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 %sext_ln1273_2, i33 %sext_ln1270_4"   --->   Operation 165 'mul' 'r_V_9' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_11 = mul i33 %sext_ln1270_5, i33 %sext_ln1273_2"   --->   Operation 166 'mul' 'r_V_11' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_13 = mul i33 %sext_ln1273_3, i33 %sext_ln1270_6"   --->   Operation 167 'mul' 'r_V_13' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_15 = mul i33 %sext_ln1270_7, i33 %sext_ln1273_3"   --->   Operation 168 'mul' 'r_V_15' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_17 = mul i33 %sext_ln1273_4, i33 %sext_ln1270_8"   --->   Operation 169 'mul' 'r_V_17' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_19 = mul i33 %sext_ln1270_9, i33 %sext_ln1273_4"   --->   Operation 170 'mul' 'r_V_19' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %sext_ln1273_5, i33 %sext_ln1270_10"   --->   Operation 171 'mul' 'r_V_21' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_23 = mul i33 %sext_ln1270_11, i33 %sext_ln1273_5"   --->   Operation 172 'mul' 'r_V_23' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_25 = mul i33 %sext_ln1273_6, i33 %sext_ln1270_12"   --->   Operation 173 'mul' 'r_V_25' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_27 = mul i33 %sext_ln1270_13, i33 %sext_ln1273_6"   --->   Operation 174 'mul' 'r_V_27' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_29 = mul i33 %sext_ln1273_7, i33 %sext_ln1270_14"   --->   Operation 175 'mul' 'r_V_29' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_31 = mul i33 %sext_ln1270_15, i33 %sext_ln1273_7"   --->   Operation 176 'mul' 'r_V_31' <Predicate = (icmp_ln91)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [receiver.cpp:91]   --->   Operation 178 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i33 %sext_ln1273, i33 %sext_ln1270"   --->   Operation 179 'mul' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_1, i32 16, i32 32"   --->   Operation 180 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%filt_I_V_addr = getelementptr i17 %filt_I_V, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 181 'getelementptr' 'filt_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln, i5 %filt_I_V_addr" [receiver.cpp:93]   --->   Operation 182 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3 = mul i33 %sext_ln1270_1, i33 %sext_ln1273"   --->   Operation 183 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_3, i32 16, i32 32"   --->   Operation 184 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%filt_Q_V_addr = getelementptr i17 %filt_Q_V, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 185 'getelementptr' 'filt_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_1, i5 %filt_Q_V_addr" [receiver.cpp:94]   --->   Operation 186 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 187 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_5 = mul i33 %sext_ln1273_1, i33 %sext_ln1270_2"   --->   Operation 188 'mul' 'r_V_5' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_5, i32 16, i32 32"   --->   Operation 189 'partselect' 'trunc_ln818_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%filt_I_V_8_addr = getelementptr i17 %filt_I_V_8, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 190 'getelementptr' 'filt_I_V_8_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_2, i5 %filt_I_V_8_addr" [receiver.cpp:93]   --->   Operation 191 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 192 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_7 = mul i33 %sext_ln1270_3, i33 %sext_ln1273_1"   --->   Operation 192 'mul' 'r_V_7' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_7, i32 16, i32 32"   --->   Operation 193 'partselect' 'trunc_ln818_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%filt_Q_V_8_addr = getelementptr i17 %filt_Q_V_8, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 194 'getelementptr' 'filt_Q_V_8_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_3, i5 %filt_Q_V_8_addr" [receiver.cpp:94]   --->   Operation 195 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 196 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 %sext_ln1273_2, i33 %sext_ln1270_4"   --->   Operation 196 'mul' 'r_V_9' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_9, i32 16, i32 32"   --->   Operation 197 'partselect' 'trunc_ln818_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%filt_I_V_9_addr = getelementptr i17 %filt_I_V_9, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 198 'getelementptr' 'filt_I_V_9_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_4, i5 %filt_I_V_9_addr" [receiver.cpp:93]   --->   Operation 199 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 200 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_11 = mul i33 %sext_ln1270_5, i33 %sext_ln1273_2"   --->   Operation 200 'mul' 'r_V_11' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_11, i32 16, i32 32"   --->   Operation 201 'partselect' 'trunc_ln818_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%filt_Q_V_9_addr = getelementptr i17 %filt_Q_V_9, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 202 'getelementptr' 'filt_Q_V_9_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_5, i5 %filt_Q_V_9_addr" [receiver.cpp:94]   --->   Operation 203 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 204 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_13 = mul i33 %sext_ln1273_3, i33 %sext_ln1270_6"   --->   Operation 204 'mul' 'r_V_13' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_13, i32 16, i32 32"   --->   Operation 205 'partselect' 'trunc_ln818_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%filt_I_V_10_addr = getelementptr i17 %filt_I_V_10, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 206 'getelementptr' 'filt_I_V_10_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_6, i5 %filt_I_V_10_addr" [receiver.cpp:93]   --->   Operation 207 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 208 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_15 = mul i33 %sext_ln1270_7, i33 %sext_ln1273_3"   --->   Operation 208 'mul' 'r_V_15' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_15, i32 16, i32 32"   --->   Operation 209 'partselect' 'trunc_ln818_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%filt_Q_V_10_addr = getelementptr i17 %filt_Q_V_10, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 210 'getelementptr' 'filt_Q_V_10_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_7, i5 %filt_Q_V_10_addr" [receiver.cpp:94]   --->   Operation 211 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 212 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_17 = mul i33 %sext_ln1273_4, i33 %sext_ln1270_8"   --->   Operation 212 'mul' 'r_V_17' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_17, i32 16, i32 32"   --->   Operation 213 'partselect' 'trunc_ln818_8' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%filt_I_V_11_addr = getelementptr i17 %filt_I_V_11, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 214 'getelementptr' 'filt_I_V_11_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_8, i5 %filt_I_V_11_addr" [receiver.cpp:93]   --->   Operation 215 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 216 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_19 = mul i33 %sext_ln1270_9, i33 %sext_ln1273_4"   --->   Operation 216 'mul' 'r_V_19' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_19, i32 16, i32 32"   --->   Operation 217 'partselect' 'trunc_ln818_9' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%filt_Q_V_11_addr = getelementptr i17 %filt_Q_V_11, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 218 'getelementptr' 'filt_Q_V_11_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_9, i5 %filt_Q_V_11_addr" [receiver.cpp:94]   --->   Operation 219 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 220 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %sext_ln1273_5, i33 %sext_ln1270_10"   --->   Operation 220 'mul' 'r_V_21' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_21, i32 16, i32 32"   --->   Operation 221 'partselect' 'trunc_ln818_s' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%filt_I_V_12_addr = getelementptr i17 %filt_I_V_12, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 222 'getelementptr' 'filt_I_V_12_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_s, i5 %filt_I_V_12_addr" [receiver.cpp:93]   --->   Operation 223 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 224 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_23 = mul i33 %sext_ln1270_11, i33 %sext_ln1273_5"   --->   Operation 224 'mul' 'r_V_23' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_23, i32 16, i32 32"   --->   Operation 225 'partselect' 'trunc_ln818_10' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%filt_Q_V_12_addr = getelementptr i17 %filt_Q_V_12, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 226 'getelementptr' 'filt_Q_V_12_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_10, i5 %filt_Q_V_12_addr" [receiver.cpp:94]   --->   Operation 227 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 228 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_25 = mul i33 %sext_ln1273_6, i33 %sext_ln1270_12"   --->   Operation 228 'mul' 'r_V_25' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_25, i32 16, i32 32"   --->   Operation 229 'partselect' 'trunc_ln818_11' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%filt_I_V_13_addr = getelementptr i17 %filt_I_V_13, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 230 'getelementptr' 'filt_I_V_13_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_11, i5 %filt_I_V_13_addr" [receiver.cpp:93]   --->   Operation 231 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 232 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_27 = mul i33 %sext_ln1270_13, i33 %sext_ln1273_6"   --->   Operation 232 'mul' 'r_V_27' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_27, i32 16, i32 32"   --->   Operation 233 'partselect' 'trunc_ln818_12' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%filt_Q_V_13_addr = getelementptr i17 %filt_Q_V_13, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 234 'getelementptr' 'filt_Q_V_13_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_12, i5 %filt_Q_V_13_addr" [receiver.cpp:94]   --->   Operation 235 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 236 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_29 = mul i33 %sext_ln1273_7, i33 %sext_ln1270_14"   --->   Operation 236 'mul' 'r_V_29' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_29, i32 16, i32 32"   --->   Operation 237 'partselect' 'trunc_ln818_13' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%filt_I_V_14_addr = getelementptr i17 %filt_I_V_14, i64 0, i64 %zext_ln1271" [receiver.cpp:93]   --->   Operation 238 'getelementptr' 'filt_I_V_14_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln93 = store i17 %trunc_ln818_13, i5 %filt_I_V_14_addr" [receiver.cpp:93]   --->   Operation 239 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 240 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_31 = mul i33 %sext_ln1270_15, i33 %sext_ln1273_7"   --->   Operation 240 'mul' 'r_V_31' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %r_V_31, i32 16, i32 32"   --->   Operation 241 'partselect' 'trunc_ln818_14' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%filt_Q_V_14_addr = getelementptr i17 %filt_Q_V_14, i64 0, i64 %zext_ln1271" [receiver.cpp:94]   --->   Operation 242 'getelementptr' 'filt_Q_V_14_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln94 = store i17 %trunc_ln818_14, i5 %filt_Q_V_14_addr" [receiver.cpp:94]   --->   Operation 243 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body55.0.split" [receiver.cpp:91]   --->   Operation 244 'br' 'br_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 245 'ret' 'ret_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'load' operation ('i', receiver.cpp:91) on local variable 'i' [38]  (0 ns)
	'add' operation ('add_ln91', receiver.cpp:91) [198]  (1.92 ns)
	'store' operation ('store_ln91', receiver.cpp:91) of variable 'add_ln91', receiver.cpp:91 on local variable 'i' [199]  (1.59 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'load' operation ('h_V_load_1') on array 'h_V' [71]  (3.25 ns)
	'mul' operation of DSP[73] ('r.V') [73]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[73] ('r.V') [73]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[73] ('r.V') [73]  (2.15 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'mul' operation of DSP[73] ('r.V') [73]  (0 ns)
	'store' operation ('store_ln93', receiver.cpp:93) of variable 'trunc_ln818_2' on array 'filt_I_V_8' [76]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
