SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES += $(PWD)/../../src/resonator.v
TOPLEVEL = resonator
MODULE = resonator_test
include $(shell cocotb-config --makefiles)/Makefile.sim
