$date
	Wed Dec  9 16:11:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var reg 1 # Start $end
$var integer 32 $ counter [31:0] $end
$var integer 32 % flush [31:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' outfile [31:0] $end
$var integer 32 ( stall [31:0] $end
$scope module CPU $end
$var wire 32 ) EXMEM_reg2_in [31:0] $end
$var wire 32 * MEM_ALU_RES_2_MUXA [31:0] $end
$var wire 32 + MEM_ALU_RES_2_MUXB [31:0] $end
$var wire 32 , MEM_ALU_RES_AS_OUT [31:0] $end
$var wire 1 - MEM_RegWrite_2_FORWARD $end
$var wire 5 . MEM_rd_2_FORWARD [4:0] $end
$var wire 1 / WB_RegWrite_2_FORWARD $end
$var wire 5 0 WB_rd_out_2_FORWARD [4:0] $end
$var wire 32 1 WB_result_2_MUXA [31:0] $end
$var wire 32 2 WB_result_2_MUXB [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var wire 32 3 rd2 [31:0] $end
$var wire 32 4 rd1 [31:0] $end
$var wire 32 5 pc_out [31:0] $end
$var wire 1 6 pc_mux_select $end
$var wire 32 7 pc_in [31:0] $end
$var wire 32 8 pc4_adder_out [31:0] $end
$var wire 1 9 noOp $end
$var wire 1 : isZero $end
$var wire 1 ; isStall $end
$var wire 1 < isBranch $end
$var wire 32 = instruction [31:0] $end
$var wire 32 > immediates [31:0] $end
$var wire 32 ? extend_res [31:0] $end
$var wire 1 @ control_2_idex_RegWrite $end
$var wire 1 A control_2_idex_MemtoReg $end
$var wire 1 B control_2_idex_MemWrite $end
$var wire 1 C control_2_idex_MemRead $end
$var wire 1 D control_2_idex_ALUSrc $end
$var wire 2 E control_2_idex_ALUOp [1:0] $end
$var wire 32 F branch_shift_immediates [31:0] $end
$var wire 32 G branch_pc_out [31:0] $end
$var wire 1 H Ze $end
$var wire 32 I WB_result [31:0] $end
$var wire 5 J WB_rd_out [4:0] $end
$var wire 1 K WB_RegWrite $end
$var wire 1 L WB_MemtoReg $end
$var wire 32 M WB_MUX_rs2 [31:0] $end
$var wire 32 N WB_MUX_rs1 [31:0] $end
$var wire 1 O PCWrite $end
$var wire 32 P MUXB_out [31:0] $end
$var wire 5 Q MEM_rd [4:0] $end
$var wire 32 R MEM_WrData [31:0] $end
$var wire 1 S MEM_RegWrite $end
$var wire 1 T MEM_MemtoReg $end
$var wire 1 U MEM_MemWrite $end
$var wire 1 V MEM_MemRead $end
$var wire 32 W MEM_ALU_RES_AS_ADDRESS [31:0] $end
$var wire 32 X Instruction [31:0] $end
$var wire 32 Y ID_PC [31:0] $end
$var wire 2 Z ForwardB [1:0] $end
$var wire 2 [ ForwardA [1:0] $end
$var wire 5 \ EX_Rs2 [4:0] $end
$var wire 5 ] EX_Rs1 [4:0] $end
$var wire 1 ^ EX_RegWrite $end
$var wire 32 _ EX_Rdata2 [31:0] $end
$var wire 32 ` EX_Rdata1 [31:0] $end
$var wire 5 a EX_Rd [4:0] $end
$var wire 1 b EX_MemtoReg $end
$var wire 1 c EX_MemWrite $end
$var wire 1 d EX_MemRead $end
$var wire 1 e EX_ALUSrc $end
$var wire 2 f EX_ALUOp [1:0] $end
$var wire 10 g EX_ALUCtrl [9:0] $end
$var wire 32 h DM_out [31:0] $end
$var wire 32 i ALU_out [31:0] $end
$var wire 32 j ALU_IN2 [31:0] $end
$var wire 32 k ALU_IN1 [31:0] $end
$var wire 4 l ALUCtrl_out [3:0] $end
$scope module ALU $end
$var wire 32 m data2_i [31:0] $end
$var wire 32 n data1_i [31:0] $end
$var wire 4 o ALUCtrl_i [3:0] $end
$var reg 1 H Zero_o $end
$var reg 32 p data_o [31:0] $end
$var reg 5 q shift_left_num [4:0] $end
$var reg 5 r shift_right_num [4:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 10 s funct_i [9:0] $end
$var wire 2 t ALUOp_i [1:0] $end
$var reg 4 u ALUCtrl_o [3:0] $end
$upscope $end
$scope module Add4_2PC $end
$var wire 32 v data2_in [31:0] $end
$var wire 32 w data_o [31:0] $end
$var wire 32 x data1_in [31:0] $end
$upscope $end
$scope module Add_PC_Branch $end
$var wire 32 y data2_in [31:0] $end
$var wire 32 z data_o [31:0] $end
$var wire 32 { data1_in [31:0] $end
$upscope $end
$scope module Control $end
$var wire 7 | op_i [6:0] $end
$var wire 1 9 NoOp_i $end
$var reg 2 } ALUOp_o [1:0] $end
$var reg 1 D ALUSrc_o $end
$var reg 1 < Branch_o $end
$var reg 1 C MemRead_o $end
$var reg 1 B MemWrite_o $end
$var reg 1 A MemtoReg_o $end
$var reg 1 @ RegWrite_o $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 ~ data_o [31:0] $end
$var wire 32 !" data_i [31:0] $end
$var wire 32 "" addr_i [31:0] $end
$var wire 1 U MemWrite_i $end
$var wire 1 V MemRead_i $end
$upscope $end
$scope module EXMEM $end
$var wire 32 #" ALUResult_i [31:0] $end
$var wire 32 $" Reg2_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 ^ RegWrite_i $end
$var wire 5 %" Rd_i [4:0] $end
$var wire 1 b MemtoReg_i $end
$var wire 1 c MemWrite_i $end
$var wire 1 d MemRead_i $end
$var reg 32 &" ALUResult_o [31:0] $end
$var reg 32 '" DATAWr_o [31:0] $end
$var reg 1 V MemRead_o $end
$var reg 1 U MemWrite_o $end
$var reg 1 T MemtoReg_o $end
$var reg 5 (" Rd_o [4:0] $end
$var reg 1 S RegWrite_o $end
$upscope $end
$scope module FORWARD_UNIT $end
$var wire 5 )" MEMRd_i [4:0] $end
$var wire 1 - MEMRegWrite_i $end
$var wire 5 *" WBRd_i [4:0] $end
$var wire 1 / WBRegWrite_i $end
$var wire 5 +" Rs2_i [4:0] $end
$var wire 5 ," Rs1_i [4:0] $end
$var wire 2 -" Forward2_o [1:0] $end
$var wire 2 ." Forward1_o [1:0] $end
$upscope $end
$scope module HAZRD_DETECT_UNIT $end
$var wire 1 V EX_MEMRead_i $end
$var wire 5 /" Rs1_i [4:0] $end
$var wire 5 0" Rs2_i [4:0] $end
$var wire 1 ; Stall_o $end
$var wire 1 O PCWrite_o $end
$var wire 1 9 NoOp_o $end
$var wire 5 1" EXRd_i [4:0] $end
$upscope $end
$scope module IDEX $end
$var wire 2 2" ALUOp_i [1:0] $end
$var wire 1 D ALUSrc_i $end
$var wire 1 C MemRead_i $end
$var wire 1 B MemWrite_i $end
$var wire 1 A MemtoReg_i $end
$var wire 5 3" Rd_i [4:0] $end
$var wire 1 @ RegWrite_i $end
$var wire 5 4" Rs1_i [4:0] $end
$var wire 5 5" Rs2_i [4:0] $end
$var wire 1 ! clk_i $end
$var wire 10 6" funct_i [9:0] $end
$var wire 32 7" Reg2_i [31:0] $end
$var wire 32 8" Reg1_i [31:0] $end
$var wire 32 9" Imm_i [31:0] $end
$var reg 2 :" ALUOp_o [1:0] $end
$var reg 1 e ALUSrc_o $end
$var reg 32 ;" Imm_o [31:0] $end
$var reg 1 d MemRead_o $end
$var reg 1 c MemWrite_o $end
$var reg 1 b MemtoReg_o $end
$var reg 5 <" Rd_o [4:0] $end
$var reg 32 =" Reg1_o [31:0] $end
$var reg 32 >" Reg2_o [31:0] $end
$var reg 1 ^ RegWrite_o $end
$var reg 5 ?" Rs1_o [4:0] $end
$var reg 5 @" Rs2_o [4:0] $end
$var reg 10 A" funct_o [9:0] $end
$upscope $end
$scope module IFID $end
$var wire 1 ; Stall_i $end
$var wire 1 ! clk_i $end
$var wire 32 B" PC_i [31:0] $end
$var wire 32 C" Inst_i [31:0] $end
$var wire 1 6 Flush_i $end
$var reg 32 D" Inst_o [31:0] $end
$var reg 32 E" PC_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 F" instr_o [31:0] $end
$var wire 32 G" addr_i [31:0] $end
$upscope $end
$scope module IsJunp $end
$var wire 1 < branch_i $end
$var wire 1 : equal_i $end
$var wire 1 6 branch_o $end
$upscope $end
$scope module MEMWB $end
$var wire 32 H" ALUResult_i [31:0] $end
$var wire 32 I" DATARd_i [31:0] $end
$var wire 1 T MemtoReg_i $end
$var wire 5 J" Rd_i [4:0] $end
$var wire 1 S RegWrite_i $end
$var wire 1 ! clk_i $end
$var reg 32 K" ALUResult_o [31:0] $end
$var reg 32 L" DATARd_o [31:0] $end
$var reg 1 L MemtoReg_o $end
$var reg 5 M" Rd_o [4:0] $end
$var reg 1 K RegWrite_o $end
$upscope $end
$scope module MUX32_4A $end
$var wire 32 N" ID_i [31:0] $end
$var wire 32 O" MEM_i [31:0] $end
$var wire 32 P" WB_i [31:0] $end
$var wire 2 Q" signal_i [1:0] $end
$var wire 32 R" data_o [31:0] $end
$upscope $end
$scope module MUX32_4B $end
$var wire 32 S" ID_i [31:0] $end
$var wire 32 T" MEM_i [31:0] $end
$var wire 32 U" WB_i [31:0] $end
$var wire 2 V" signal_i [1:0] $end
$var wire 32 W" data_o [31:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 X" data1_i [31:0] $end
$var wire 32 Y" data2_i [31:0] $end
$var wire 1 e select_i $end
$var reg 32 Z" data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 O PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var wire 32 [" pc_i [31:0] $end
$var reg 32 \" pc_o [31:0] $end
$upscope $end
$scope module PC_MUX $end
$var wire 32 ]" data1_i [31:0] $end
$var wire 32 ^" data2_i [31:0] $end
$var wire 1 6 select_i $end
$var reg 32 _" data_o [31:0] $end
$upscope $end
$scope module RS1RS2 $end
$var wire 1 : equal_o $end
$var wire 32 `" data2_i [31:0] $end
$var wire 32 a" data1_i [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 b" RDaddr_i [4:0] $end
$var wire 5 c" RS1addr_i [4:0] $end
$var wire 5 d" RS2addr_i [4:0] $end
$var wire 1 K RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 e" RS2data_o [31:0] $end
$var wire 32 f" RS1data_o [31:0] $end
$var wire 32 g" RDdata_i [31:0] $end
$upscope $end
$scope module Sign_Extender $end
$var wire 32 h" data_i [31:0] $end
$var reg 32 i" data_o [31:0] $end
$upscope $end
$scope module WB_MUX $end
$var wire 32 j" data1_i [31:0] $end
$var wire 32 k" data2_i [31:0] $end
$var wire 1 L select_i $end
$var reg 32 l" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 l"
b0 k"
b0 j"
bx i"
bx h"
b0 g"
bx f"
bx e"
bx d"
bx c"
b0 b"
bx a"
bx `"
b100 _"
bx ^"
b100 ]"
b0 \"
b100 ["
bx Z"
b0 Y"
bx X"
bx W"
b0 V"
b0 U"
bz T"
bx S"
bx R"
b0 Q"
b0 P"
bx O"
bx N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
bx H"
b0 G"
b101100000000001010010011 F"
bx E"
bx D"
b101100000000001010010011 C"
b0 B"
b0 A"
b0 @"
b0 ?"
bx >"
bx ="
b0 <"
b0 ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
b0 2"
b0 1"
bx 0"
bx /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
bx '"
bx &"
b0 %"
bx $"
bx #"
bx ""
bx !"
b0 ~
b0 }
bx |
bx {
bx z
bx0 y
b0 x
b100 w
b100 v
b1001 u
bx t
b0 s
bx r
bx q
bx p
b1001 o
bx n
bx m
b1001 l
bx k
bx j
bx i
b0 h
b0 g
bx f
xe
xd
xc
xb
b0 a
bx `
bx _
x^
b0 ]
b0 \
b0 [
b0 Z
bx Y
bx X
bx W
0V
0U
0T
0S
bx R
b0 Q
bx P
1O
b0 N
b0 M
0L
0K
b0 J
b0 I
0H
bx G
bx0 F
b0 E
0D
0C
0B
0A
0@
bx ?
b0 >
b101100000000001010010011 =
0<
0;
x:
09
b100 8
b100 7
06
b0 5
bx 4
bx 3
b0 2
b0 1
b0 0
0/
b0 .
0-
bx ,
bz +
bx *
bx )
b0 (
b11 '
b100000 &
b0 %
b0 $
0#
1"
1!
$end
#12
1#
0"
#25
0!
#50
b11 E
b11 }
b11 2"
1D
1@
x;
xO
x9
bx0 [
bx0 ."
bx0 Q"
bx0 Z
bx0 -"
bx0 V"
1:
b10110 G
b10110 z
b10110 ^"
b10110 F
b10110 y
b0 3
b0 7"
b0 `"
b0 e"
b0 4
b0 8"
b0 a"
b0 f"
bx 2
bx U"
bx 1
bx P"
bx I
bx g"
bx l"
bx h
bx ~
bx I"
b1000 l
b1000 o
b1000 u
b1011 ?
b1011 9"
b1011 i"
b101 3"
b1011 5"
b0 4"
b0 6"
b1011 d"
b0 c"
b10011 |
b1011 0"
b0 /"
b101000000000001100010011 =
b101000000000001100010011 C"
b101000000000001100010011 F"
b1000 7
b1000 ["
b1000 _"
bx N
bx K"
bx j"
xU
xV
xT
x-
xS
bx a
bx %"
bx 1"
bx <"
bx \
bx +"
bx @"
bx ]
bx ,"
bx ?"
bx g
bx s
bx A"
bx >
bx ;"
bx Y"
0e
b0 f
b0 t
b0 :"
0c
0d
0b
0^
b0 Y
b0 {
b0 E"
b101100000000001010010011 X
b101100000000001010010011 D"
b101100000000001010010011 h"
b1000 8
b1000 w
b1000 ]"
b100 5
b100 x
b100 B"
b100 G"
b100 \"
b1 $
1!
#75
0!
#100
b0 E
b0 }
b0 2"
0D
0@
b0 )
b0 $"
b0 P
b0 W"
b0 X"
0;
1O
09
b0x [
b0x ."
b0x Q"
b0 Z
b0 -"
b0 V"
x:
bx 4
bx 8"
bx a"
bx f"
b1011 j
b1011 m
b1011 Z"
b110 l
b110 o
b110 u
b0 h
b0 ~
b0 I"
b101 a
b101 %"
b101 1"
b101 <"
b1011 \
b1011 +"
b1011 @"
b0 ]
b0 ,"
b0 ?"
b0 g
b0 s
b0 A"
b1011 >
b1011 ;"
b1011 Y"
b0 _
b0 >"
b0 S"
b0 `
b0 ="
b0 N"
1e
b11 f
b11 t
b11 :"
1^
bx .
bx )"
bx Q
bx ("
bx J"
0U
0V
0T
0-
0S
bx M
bx L"
bx k"
xL
x/
xK
b10 $
1!
#125
0!
#150
b0 [
b0 ."
b0 Q"
1:
b0 4
b0 8"
b0 a"
b0 f"
b10100 F
b10100 y
b0 j
b0 m
b0 Z"
b1000 l
b1000 o
b1000 u
b1010 ?
b1010 9"
b1010 i"
b110 3"
b1010 5"
b1010 d"
b1010 0"
b100010111100000011 =
b100010111100000011 C"
b100010111100000011 F"
b1100 7
b1100 ["
b1100 _"
b0 M
b0 L"
b0 k"
bx 0
bx *"
bx J
bx M"
bx b"
0L
0/
0K
b0 R
b0 !"
b0 '"
b101 .
b101 )"
b101 Q
b101 ("
b101 J"
1-
1S
bx `
bx ="
bx N"
0e
b0 f
b0 t
b0 :"
0^
b11000 G
b11000 z
b11000 ^"
b100 Y
b100 {
b100 E"
b101000000000001100010011 X
b101000000000001100010011 D"
b101000000000001100010011 h"
b1100 8
b1100 w
b1100 ]"
b1000 5
b1000 x
b1000 B"
b1000 G"
b1000 \"
b11 $
1!
#175
0!
#200
b0 F
b0 y
1H
b0 i
b0 p
b0 #"
b0 ?
b0 9"
b0 i"
b11110 3"
b0 5"
b100 4"
b10 6"
b0 d"
b100 c"
b11 |
b0 0"
b100 /"
b0 k
b0 n
b0 R"
b111100000000001110010011 =
b111100000000001110010011 C"
b111100000000001110010011 F"
b10000 7
b10000 ["
b10000 _"
b1000 G
b1000 z
b1000 ^"
b1000 Y
b1000 {
b1000 E"
b100010111100000011 X
b100010111100000011 D"
b100010111100000011 h"
b110 a
b110 %"
b110 1"
b110 <"
b1010 \
b1010 +"
b1010 @"
b1010 >
b1010 ;"
b1010 Y"
b0 `
b0 ="
b0 N"
0-
0S
b101 0
b101 *"
b101 J
b101 M"
b101 b"
1/
1K
b10000 8
b10000 w
b10000 ]"
b1100 5
b1100 x
b1100 B"
b1100 G"
b1100 \"
b100 $
1!
#225
0!
#250
b11110 F
b11110 y
b1111 ?
b1111 9"
b1111 i"
b111 3"
b1111 5"
b0 4"
b0 6"
b1111 d"
b0 c"
b10011 |
b1111 0"
b0 /"
b1100000000010000010011 =
b1100000000010000010011 C"
b1100000000010000010011 F"
b10100 7
b10100 ["
b10100 _"
0/
0K
b0 *
b0 O"
b0 ,
b0 H"
b0 W
b0 ""
b0 &"
b110 .
b110 )"
b110 Q
b110 ("
b110 J"
b11110 a
b11110 %"
b11110 1"
b11110 <"
b0 \
b0 +"
b0 @"
b100 ]
b100 ,"
b100 ?"
b10 g
b10 s
b10 A"
b0 >
b0 ;"
b0 Y"
b101010 G
b101010 z
b101010 ^"
b1100 Y
b1100 {
b1100 E"
b111100000000001110010011 X
b111100000000001110010011 D"
b111100000000001110010011 h"
b10100 8
b10100 w
b10100 ]"
b10000 5
b10000 x
b10000 B"
b10000 G"
b10000 \"
b101 $
1!
#275
0!
#300
b110 F
b110 y
b11 ?
b11 9"
b11 i"
b1000 3"
b11 5"
b11 d"
b11 0"
b0 2
b0 U"
b0 1
b0 P"
b0 I
b0 g"
b0 l"
b101100010010110011 =
b101100010010110011 C"
b101100010010110011 F"
b11000 7
b11000 ["
b11000 _"
b10110 G
b10110 z
b10110 ^"
b10000 Y
b10000 {
b10000 E"
b1100000000010000010011 X
b1100000000010000010011 D"
b1100000000010000010011 h"
b111 a
b111 %"
b111 1"
b111 <"
b1111 \
b1111 +"
b1111 @"
b0 ]
b0 ,"
b0 ?"
b0 g
b0 s
b0 A"
b1111 >
b1111 ;"
b1111 Y"
b11110 .
b11110 )"
b11110 Q
b11110 ("
b11110 J"
b110 0
b110 *"
b110 J
b110 M"
b110 b"
b0 N
b0 K"
b0 j"
b11000 8
b11000 w
b11000 ]"
b10100 5
b10100 x
b10100 B"
b10100 G"
b10100 \"
b110 $
1!
#325
0!
#350
x:
b0 F
b0 y
bx 4
bx 8"
bx a"
bx f"
b0 ?
b0 9"
b0 i"
b1001 3"
b0 5"
b101 4"
b100 6"
b0 d"
b101 c"
b110011 |
b0 0"
b101 /"
b11000101111111000110011 =
b11000101111111000110011 C"
b11000101111111000110011 F"
b11100 7
b11100 ["
b11100 _"
b11110 0
b11110 *"
b11110 J
b11110 M"
b11110 b"
b111 .
b111 )"
b111 Q
b111 ("
b111 J"
b1000 a
b1000 %"
b1000 1"
b1000 <"
b11 \
b11 +"
b11 @"
b11 >
b11 ;"
b11 Y"
b10100 G
b10100 z
b10100 ^"
b10100 Y
b10100 {
b10100 E"
b101100010010110011 X
b101100010010110011 D"
b101100010010110011 h"
b11100 8
b11100 w
b11100 ]"
b11000 5
b11000 x
b11000 B"
b11000 G"
b11000 \"
b111 $
1!
#375
0!
#400
b1100 F
b1100 y
0H
bx i
bx p
bx #"
b110 ?
b110 9"
b110 i"
b11100 3"
b110 5"
b111 6"
b110 d"
b110 0"
bx k
bx n
bx R"
b1000000011000101000010000110011 =
b1000000011000101000010000110011 C"
b1000000011000101000010000110011 F"
b100000 7
b100000 ["
b100000 _"
b100100 G
b100100 z
b100100 ^"
b11000 Y
b11000 {
b11000 E"
b11000101111111000110011 X
b11000101111111000110011 D"
b11000101111111000110011 h"
b1001 a
b1001 %"
b1001 1"
b1001 <"
b0 \
b0 +"
b0 @"
b101 ]
b101 ,"
b101 ?"
b100 g
b100 s
b100 A"
b0 >
b0 ;"
b0 Y"
bx `
bx ="
bx N"
b1000 .
b1000 )"
b1000 Q
b1000 ("
b1000 J"
b111 0
b111 *"
b111 J
b111 M"
b111 b"
b100000 8
b100000 w
b100000 ]"
b11100 5
b11100 x
b11100 B"
b11100 G"
b11100 \"
b1000 $
1!
#425
0!
#450
b100000001100 F
b100000001100 y
b10000000110 ?
b10000000110 9"
b10000000110 i"
b1000 3"
b100000000 6"
b10011000110000111010110011 =
b10011000110000111010110011 C"
b10011000110000111010110011 F"
b100100 7
b100100 ["
b100100 _"
b1000 0
b1000 *"
b1000 J
b1000 M"
b1000 b"
bx *
bx O"
bx ,
bx H"
bx W
bx ""
bx &"
b1001 .
b1001 )"
b1001 Q
b1001 ("
b1001 J"
b11100 a
b11100 %"
b11100 1"
b11100 <"
b110 \
b110 +"
b110 @"
b111 g
b111 s
b111 A"
b110 >
b110 ;"
b110 Y"
b100000101000 G
b100000101000 z
b100000101000 ^"
b11100 Y
b11100 {
b11100 E"
b1000000011000101000010000110011 X
b1000000011000101000010000110011 D"
b1000000011000101000010000110011 h"
b100100 8
b100100 w
b100100 ]"
b100000 5
b100000 x
b100000 B"
b100000 G"
b100000 \"
b1001 $
1!
#475
0!
#500
1:
b1001100 F
b1001100 y
b0 4
b0 8"
b0 a"
b0 f"
b100110 ?
b100110 9"
b100110 i"
b11101 3"
b110 4"
b1000 6"
b110 c"
b110 /"
bx 2
bx U"
bx 1
bx P"
bx I
bx g"
bx l"
b10011101001000111100110011 =
b10011101001000111100110011 C"
b10011101001000111100110011 F"
b101000 7
b101000 ["
b101000 _"
b1101100 G
b1101100 z
b1101100 ^"
b100000 Y
b100000 {
b100000 E"
b10011000110000111010110011 X
b10011000110000111010110011 D"
b10011000110000111010110011 h"
b1000 a
b1000 %"
b1000 1"
b1000 <"
b100000000 g
b100000000 s
b100000000 A"
b10000000110 >
b10000000110 ;"
b10000000110 Y"
b11100 .
b11100 )"
b11100 Q
b11100 ("
b11100 J"
b1001 0
b1001 *"
b1001 J
b1001 M"
b1001 b"
bx N
bx K"
bx j"
b101000 8
b101000 w
b101000 ]"
b100100 5
b100100 x
b100100 B"
b100100 G"
b100100 \"
b1010 $
1!
#525
0!
#550
1H
b0 i
b0 p
b0 #"
b1001110 F
b1001110 y
b0 k
b0 n
b0 R"
b100111 ?
b100111 9"
b100111 i"
b11110 3"
b111 5"
b1001 4"
b111 d"
b1001 c"
b111 0"
b1001 /"
b100100101010001010100011 =
b100100101010001010100011 C"
b100100101010001010100011 F"
b101100 7
b101100 ["
b101100 _"
b11100 0
b11100 *"
b11100 J
b11100 M"
b11100 b"
b1000 .
b1000 )"
b1000 Q
b1000 ("
b1000 J"
b11101 a
b11101 %"
b11101 1"
b11101 <"
b110 ]
b110 ,"
b110 ?"
b1000 g
b1000 s
b1000 A"
b100110 >
b100110 ;"
b100110 Y"
b0 `
b0 ="
b0 N"
b1110010 G
b1110010 z
b1110010 ^"
b100100 Y
b100100 {
b100100 E"
b10011101001000111100110011 X
b10011101001000111100110011 D"
b10011101001000111100110011 h"
b101100 8
b101100 w
b101100 ]"
b101000 5
b101000 x
b101000 B"
b101000 G"
b101000 \"
b1011 $
1!
#575
0!
#600
x:
b1010 F
b1010 y
bx 4
bx 8"
bx a"
bx f"
b101 ?
b101 9"
b101 i"
b101 3"
b1001 5"
b101 4"
b10 6"
b1001 d"
b101 c"
b100011 |
b1001 0"
b101 /"
b0 =
b0 C"
b0 F"
b110000 7
b110000 ["
b110000 _"
b110010 G
b110010 z
b110010 ^"
b101000 Y
b101000 {
b101000 E"
b100100101010001010100011 X
b100100101010001010100011 D"
b100100101010001010100011 h"
b11110 a
b11110 %"
b11110 1"
b11110 <"
b111 \
b111 +"
b111 @"
b1001 ]
b1001 ,"
b1001 ?"
b100111 >
b100111 ;"
b100111 Y"
b0 *
b0 O"
b0 ,
b0 H"
b0 W
b0 ""
b0 &"
b11101 .
b11101 )"
b11101 Q
b11101 ("
b11101 J"
b1000 0
b1000 *"
b1000 J
b1000 M"
b1000 b"
b110000 8
b110000 w
b110000 ]"
b101100 5
b101100 x
b101100 B"
b101100 G"
b101100 \"
b1100 $
1!
#625
0!
#650
1:
0H
bx i
bx p
bx #"
b0 F
b0 y
b0 4
b0 8"
b0 a"
b0 f"
b0 2
b0 U"
b0 1
b0 P"
b0 I
b0 g"
b0 l"
bx k
bx n
bx R"
b0 ?
b0 9"
b0 i"
b0 3"
b0 5"
b0 4"
b0 6"
b0 d"
b0 c"
b0 |
b0 0"
b0 /"
b110100 7
b110100 ["
b110100 _"
b11101 0
b11101 *"
b11101 J
b11101 M"
b11101 b"
b0 N
b0 K"
b0 j"
b11110 .
b11110 )"
b11110 Q
b11110 ("
b11110 J"
b101 a
b101 %"
b101 1"
b101 <"
b1001 \
b1001 +"
b1001 @"
b101 ]
b101 ,"
b101 ?"
b10 g
b10 s
b10 A"
b101 >
b101 ;"
b101 Y"
bx `
bx ="
bx N"
b101100 G
b101100 z
b101100 ^"
b101100 Y
b101100 {
b101100 E"
b0 X
b0 D"
b0 h"
b110100 8
b110100 w
b110100 ]"
b110000 5
b110000 x
b110000 B"
b110000 G"
b110000 \"
b1101 $
1!
#675
0!
#700
1H
b0 i
b0 p
b0 #"
b0 k
b0 n
b0 R"
b111000 7
b111000 ["
b111000 _"
b110000 G
b110000 z
b110000 ^"
b110000 Y
b110000 {
b110000 E"
b0 a
b0 %"
b0 1"
b0 <"
b0 \
b0 +"
b0 @"
b0 ]
b0 ,"
b0 ?"
b0 g
b0 s
b0 A"
b0 >
b0 ;"
b0 Y"
b0 `
b0 ="
b0 N"
bx *
bx O"
bx ,
bx H"
bx W
bx ""
bx &"
b101 .
b101 )"
b101 Q
b101 ("
b101 J"
b11110 0
b11110 *"
b11110 J
b11110 M"
b11110 b"
b111000 8
b111000 w
b111000 ]"
b110100 5
b110100 x
b110100 B"
b110100 G"
b110100 \"
b1110 $
1!
#725
0!
#750
bx 2
bx U"
bx 1
bx P"
bx I
bx g"
bx l"
b111100 7
b111100 ["
b111100 _"
b101 0
b101 *"
b101 J
b101 M"
b101 b"
bx N
bx K"
bx j"
b0 *
b0 O"
b0 ,
b0 H"
b0 W
b0 ""
b0 &"
b0 .
b0 )"
b0 Q
b0 ("
b0 J"
b110100 G
b110100 z
b110100 ^"
b110100 Y
b110100 {
b110100 E"
b111100 8
b111100 w
b111100 ]"
b111000 5
b111000 x
b111000 B"
b111000 G"
b111000 \"
b1111 $
1!
#775
0!
#800
b0 2
b0 U"
b0 1
b0 P"
b0 I
b0 g"
b0 l"
b1000000 7
b1000000 ["
b1000000 _"
b111000 G
b111000 z
b111000 ^"
b111000 Y
b111000 {
b111000 E"
b0 0
b0 *"
b0 J
b0 M"
b0 b"
b0 N
b0 K"
b0 j"
b1000000 8
b1000000 w
b1000000 ]"
b111100 5
b111100 x
b111100 B"
b111100 G"
b111100 \"
b10000 $
1!
#825
0!
#850
b1000100 7
b1000100 ["
b1000100 _"
b111100 G
b111100 z
b111100 ^"
b111100 Y
b111100 {
b111100 E"
b1000100 8
b1000100 w
b1000100 ]"
b1000000 5
b1000000 x
b1000000 B"
b1000000 G"
b1000000 \"
b10001 $
1!
#875
0!
#900
b1001000 7
b1001000 ["
b1001000 _"
b1000000 G
b1000000 z
b1000000 ^"
b1000000 Y
b1000000 {
b1000000 E"
b1001000 8
b1001000 w
b1001000 ]"
b1000100 5
b1000100 x
b1000100 B"
b1000100 G"
b1000100 \"
b10010 $
1!
#925
0!
#950
b1001100 7
b1001100 ["
b1001100 _"
b1000100 G
b1000100 z
b1000100 ^"
b1000100 Y
b1000100 {
b1000100 E"
b1001100 8
b1001100 w
b1001100 ]"
b1001000 5
b1001000 x
b1001000 B"
b1001000 G"
b1001000 \"
b10011 $
1!
#975
0!
#1000
b1010000 7
b1010000 ["
b1010000 _"
b1001000 G
b1001000 z
b1001000 ^"
b1001000 Y
b1001000 {
b1001000 E"
b1010000 8
b1010000 w
b1010000 ]"
b1001100 5
b1001100 x
b1001100 B"
b1001100 G"
b1001100 \"
b10100 $
1!
#1025
0!
#1050
b1010100 7
b1010100 ["
b1010100 _"
b1001100 G
b1001100 z
b1001100 ^"
b1001100 Y
b1001100 {
b1001100 E"
b1010100 8
b1010100 w
b1010100 ]"
b1010000 5
b1010000 x
b1010000 B"
b1010000 G"
b1010000 \"
b10101 $
1!
#1075
0!
#1100
b1011000 7
b1011000 ["
b1011000 _"
b1010000 G
b1010000 z
b1010000 ^"
b1010000 Y
b1010000 {
b1010000 E"
b1011000 8
b1011000 w
b1011000 ]"
b1010100 5
b1010100 x
b1010100 B"
b1010100 G"
b1010100 \"
b10110 $
1!
#1125
0!
#1150
b1011100 7
b1011100 ["
b1011100 _"
b1010100 G
b1010100 z
b1010100 ^"
b1010100 Y
b1010100 {
b1010100 E"
b1011100 8
b1011100 w
b1011100 ]"
b1011000 5
b1011000 x
b1011000 B"
b1011000 G"
b1011000 \"
b10111 $
1!
#1175
0!
#1200
b1100000 7
b1100000 ["
b1100000 _"
b1011000 G
b1011000 z
b1011000 ^"
b1011000 Y
b1011000 {
b1011000 E"
b1100000 8
b1100000 w
b1100000 ]"
b1011100 5
b1011100 x
b1011100 B"
b1011100 G"
b1011100 \"
b11000 $
1!
#1225
0!
#1250
b1100100 7
b1100100 ["
b1100100 _"
b1011100 G
b1011100 z
b1011100 ^"
b1011100 Y
b1011100 {
b1011100 E"
b1100100 8
b1100100 w
b1100100 ]"
b1100000 5
b1100000 x
b1100000 B"
b1100000 G"
b1100000 \"
b11001 $
1!
#1275
0!
#1300
b1101000 7
b1101000 ["
b1101000 _"
b1100000 G
b1100000 z
b1100000 ^"
b1100000 Y
b1100000 {
b1100000 E"
b1101000 8
b1101000 w
b1101000 ]"
b1100100 5
b1100100 x
b1100100 B"
b1100100 G"
b1100100 \"
b11010 $
1!
#1325
0!
#1350
b1101100 7
b1101100 ["
b1101100 _"
b1100100 G
b1100100 z
b1100100 ^"
b1100100 Y
b1100100 {
b1100100 E"
b1101100 8
b1101100 w
b1101100 ]"
b1101000 5
b1101000 x
b1101000 B"
b1101000 G"
b1101000 \"
b11011 $
1!
#1375
0!
#1400
b1110000 7
b1110000 ["
b1110000 _"
b1101000 G
b1101000 z
b1101000 ^"
b1101000 Y
b1101000 {
b1101000 E"
b1110000 8
b1110000 w
b1110000 ]"
b1101100 5
b1101100 x
b1101100 B"
b1101100 G"
b1101100 \"
b11100 $
1!
#1425
0!
#1450
b1110100 7
b1110100 ["
b1110100 _"
b1101100 G
b1101100 z
b1101100 ^"
b1101100 Y
b1101100 {
b1101100 E"
b1110100 8
b1110100 w
b1110100 ]"
b1110000 5
b1110000 x
b1110000 B"
b1110000 G"
b1110000 \"
b11101 $
1!
#1475
0!
#1500
b1111000 7
b1111000 ["
b1111000 _"
b1110000 G
b1110000 z
b1110000 ^"
b1110000 Y
b1110000 {
b1110000 E"
b1111000 8
b1111000 w
b1111000 ]"
b1110100 5
b1110100 x
b1110100 B"
b1110100 G"
b1110100 \"
b11110 $
1!
#1525
0!
#1550
b1111100 7
b1111100 ["
b1111100 _"
b1110100 G
b1110100 z
b1110100 ^"
b1110100 Y
b1110100 {
b1110100 E"
b1111100 8
b1111100 w
b1111100 ]"
b1111000 5
b1111000 x
b1111000 B"
b1111000 G"
b1111000 \"
b11111 $
1!
#1575
0!
#1600
b10000000 7
b10000000 ["
b10000000 _"
b1111000 G
b1111000 z
b1111000 ^"
b1111000 Y
b1111000 {
b1111000 E"
b10000000 8
b10000000 w
b10000000 ]"
b1111100 5
b1111100 x
b1111100 B"
b1111100 G"
b1111100 \"
b100000 $
1!
#1625
0!
#1650
b10000100 7
b10000100 ["
b10000100 _"
b1111100 G
b1111100 z
b1111100 ^"
b1111100 Y
b1111100 {
b1111100 E"
b10000100 8
b10000100 w
b10000100 ]"
b10000000 5
b10000000 x
b10000000 B"
b10000000 G"
b10000000 \"
b100001 $
1!
#1675
0!
#1700
b10001000 7
b10001000 ["
b10001000 _"
b10000000 G
b10000000 z
b10000000 ^"
b10000000 Y
b10000000 {
b10000000 E"
b10001000 8
b10001000 w
b10001000 ]"
b10000100 5
b10000100 x
b10000100 B"
b10000100 G"
b10000100 \"
b100010 $
1!
#1725
0!
#1750
b10001100 7
b10001100 ["
b10001100 _"
b10000100 G
b10000100 z
b10000100 ^"
b10000100 Y
b10000100 {
b10000100 E"
b10001100 8
b10001100 w
b10001100 ]"
b10001000 5
b10001000 x
b10001000 B"
b10001000 G"
b10001000 \"
b100011 $
1!
#1775
0!
#1800
b10010000 7
b10010000 ["
b10010000 _"
b10001000 G
b10001000 z
b10001000 ^"
b10001000 Y
b10001000 {
b10001000 E"
b10010000 8
b10010000 w
b10010000 ]"
b10001100 5
b10001100 x
b10001100 B"
b10001100 G"
b10001100 \"
b100100 $
1!
#1825
0!
#1850
b10010100 7
b10010100 ["
b10010100 _"
b10001100 G
b10001100 z
b10001100 ^"
b10001100 Y
b10001100 {
b10001100 E"
b10010100 8
b10010100 w
b10010100 ]"
b10010000 5
b10010000 x
b10010000 B"
b10010000 G"
b10010000 \"
b100101 $
1!
#1875
0!
#1900
b10011000 7
b10011000 ["
b10011000 _"
b10010000 G
b10010000 z
b10010000 ^"
b10010000 Y
b10010000 {
b10010000 E"
b10011000 8
b10011000 w
b10011000 ]"
b10010100 5
b10010100 x
b10010100 B"
b10010100 G"
b10010100 \"
b100110 $
1!
#1925
0!
#1950
b10011100 7
b10011100 ["
b10011100 _"
b10010100 G
b10010100 z
b10010100 ^"
b10010100 Y
b10010100 {
b10010100 E"
b10011100 8
b10011100 w
b10011100 ]"
b10011000 5
b10011000 x
b10011000 B"
b10011000 G"
b10011000 \"
b100111 $
1!
#1975
0!
#2000
b10100000 7
b10100000 ["
b10100000 _"
b10011000 G
b10011000 z
b10011000 ^"
b10011000 Y
b10011000 {
b10011000 E"
b10100000 8
b10100000 w
b10100000 ]"
b10011100 5
b10011100 x
b10011100 B"
b10011100 G"
b10011100 \"
b101000 $
1!
#2025
0!
#2050
b10100100 7
b10100100 ["
b10100100 _"
b10011100 G
b10011100 z
b10011100 ^"
b10011100 Y
b10011100 {
b10011100 E"
b10100100 8
b10100100 w
b10100100 ]"
b10100000 5
b10100000 x
b10100000 B"
b10100000 G"
b10100000 \"
b101001 $
1!
#2075
0!
#2100
b10101000 7
b10101000 ["
b10101000 _"
b10100000 G
b10100000 z
b10100000 ^"
b10100000 Y
b10100000 {
b10100000 E"
b10101000 8
b10101000 w
b10101000 ]"
b10100100 5
b10100100 x
b10100100 B"
b10100100 G"
b10100100 \"
b101010 $
1!
#2125
0!
#2150
b10101100 7
b10101100 ["
b10101100 _"
b10100100 G
b10100100 z
b10100100 ^"
b10100100 Y
b10100100 {
b10100100 E"
b10101100 8
b10101100 w
b10101100 ]"
b10101000 5
b10101000 x
b10101000 B"
b10101000 G"
b10101000 \"
b101011 $
1!
#2175
0!
#2200
b10110000 7
b10110000 ["
b10110000 _"
b10101000 G
b10101000 z
b10101000 ^"
b10101000 Y
b10101000 {
b10101000 E"
b10110000 8
b10110000 w
b10110000 ]"
b10101100 5
b10101100 x
b10101100 B"
b10101100 G"
b10101100 \"
b101100 $
1!
#2225
0!
#2250
b10110100 7
b10110100 ["
b10110100 _"
b10101100 G
b10101100 z
b10101100 ^"
b10101100 Y
b10101100 {
b10101100 E"
b10110100 8
b10110100 w
b10110100 ]"
b10110000 5
b10110000 x
b10110000 B"
b10110000 G"
b10110000 \"
b101101 $
1!
#2275
0!
#2300
b10111000 7
b10111000 ["
b10111000 _"
b10110000 G
b10110000 z
b10110000 ^"
b10110000 Y
b10110000 {
b10110000 E"
b10111000 8
b10111000 w
b10111000 ]"
b10110100 5
b10110100 x
b10110100 B"
b10110100 G"
b10110100 \"
b101110 $
1!
#2325
0!
#2350
b10111100 7
b10111100 ["
b10111100 _"
b10110100 G
b10110100 z
b10110100 ^"
b10110100 Y
b10110100 {
b10110100 E"
b10111100 8
b10111100 w
b10111100 ]"
b10111000 5
b10111000 x
b10111000 B"
b10111000 G"
b10111000 \"
b101111 $
1!
#2375
0!
#2400
b11000000 7
b11000000 ["
b11000000 _"
b10111000 G
b10111000 z
b10111000 ^"
b10111000 Y
b10111000 {
b10111000 E"
b11000000 8
b11000000 w
b11000000 ]"
b10111100 5
b10111100 x
b10111100 B"
b10111100 G"
b10111100 \"
b110000 $
1!
#2425
0!
#2450
b11000100 7
b11000100 ["
b11000100 _"
b10111100 G
b10111100 z
b10111100 ^"
b10111100 Y
b10111100 {
b10111100 E"
b11000100 8
b11000100 w
b11000100 ]"
b11000000 5
b11000000 x
b11000000 B"
b11000000 G"
b11000000 \"
b110001 $
1!
#2475
0!
#2500
b11001000 7
b11001000 ["
b11001000 _"
b11000000 G
b11000000 z
b11000000 ^"
b11000000 Y
b11000000 {
b11000000 E"
b11001000 8
b11001000 w
b11001000 ]"
b11000100 5
b11000100 x
b11000100 B"
b11000100 G"
b11000100 \"
b110010 $
1!
#2525
0!
#2550
b11001100 7
b11001100 ["
b11001100 _"
b11000100 G
b11000100 z
b11000100 ^"
b11000100 Y
b11000100 {
b11000100 E"
b11001100 8
b11001100 w
b11001100 ]"
b11001000 5
b11001000 x
b11001000 B"
b11001000 G"
b11001000 \"
b110011 $
1!
#2575
0!
#2600
b11010000 7
b11010000 ["
b11010000 _"
b11001000 G
b11001000 z
b11001000 ^"
b11001000 Y
b11001000 {
b11001000 E"
b11010000 8
b11010000 w
b11010000 ]"
b11001100 5
b11001100 x
b11001100 B"
b11001100 G"
b11001100 \"
b110100 $
1!
#2625
0!
#2650
b11010100 7
b11010100 ["
b11010100 _"
b11001100 G
b11001100 z
b11001100 ^"
b11001100 Y
b11001100 {
b11001100 E"
b11010100 8
b11010100 w
b11010100 ]"
b11010000 5
b11010000 x
b11010000 B"
b11010000 G"
b11010000 \"
b110101 $
1!
#2675
0!
#2700
b11011000 7
b11011000 ["
b11011000 _"
b11010000 G
b11010000 z
b11010000 ^"
b11010000 Y
b11010000 {
b11010000 E"
b11011000 8
b11011000 w
b11011000 ]"
b11010100 5
b11010100 x
b11010100 B"
b11010100 G"
b11010100 \"
b110110 $
1!
#2725
0!
#2750
b11011100 7
b11011100 ["
b11011100 _"
b11010100 G
b11010100 z
b11010100 ^"
b11010100 Y
b11010100 {
b11010100 E"
b11011100 8
b11011100 w
b11011100 ]"
b11011000 5
b11011000 x
b11011000 B"
b11011000 G"
b11011000 \"
b110111 $
1!
#2775
0!
#2800
b11100000 7
b11100000 ["
b11100000 _"
b11011000 G
b11011000 z
b11011000 ^"
b11011000 Y
b11011000 {
b11011000 E"
b11100000 8
b11100000 w
b11100000 ]"
b11011100 5
b11011100 x
b11011100 B"
b11011100 G"
b11011100 \"
b111000 $
1!
#2825
0!
#2850
b11100100 7
b11100100 ["
b11100100 _"
b11011100 G
b11011100 z
b11011100 ^"
b11011100 Y
b11011100 {
b11011100 E"
b11100100 8
b11100100 w
b11100100 ]"
b11100000 5
b11100000 x
b11100000 B"
b11100000 G"
b11100000 \"
b111001 $
1!
#2875
0!
#2900
b11101000 7
b11101000 ["
b11101000 _"
b11100000 G
b11100000 z
b11100000 ^"
b11100000 Y
b11100000 {
b11100000 E"
b11101000 8
b11101000 w
b11101000 ]"
b11100100 5
b11100100 x
b11100100 B"
b11100100 G"
b11100100 \"
b111010 $
1!
#2925
0!
#2950
b11101100 7
b11101100 ["
b11101100 _"
b11100100 G
b11100100 z
b11100100 ^"
b11100100 Y
b11100100 {
b11100100 E"
b11101100 8
b11101100 w
b11101100 ]"
b11101000 5
b11101000 x
b11101000 B"
b11101000 G"
b11101000 \"
b111011 $
1!
#2975
0!
#3000
b11110000 7
b11110000 ["
b11110000 _"
b11101000 G
b11101000 z
b11101000 ^"
b11101000 Y
b11101000 {
b11101000 E"
b11110000 8
b11110000 w
b11110000 ]"
b11101100 5
b11101100 x
b11101100 B"
b11101100 G"
b11101100 \"
b111100 $
1!
#3025
0!
#3050
b11110100 7
b11110100 ["
b11110100 _"
b11101100 G
b11101100 z
b11101100 ^"
b11101100 Y
b11101100 {
b11101100 E"
b11110100 8
b11110100 w
b11110100 ]"
b11110000 5
b11110000 x
b11110000 B"
b11110000 G"
b11110000 \"
b111101 $
1!
#3075
0!
#3100
b11111000 7
b11111000 ["
b11111000 _"
b11110000 G
b11110000 z
b11110000 ^"
b11110000 Y
b11110000 {
b11110000 E"
b11111000 8
b11111000 w
b11111000 ]"
b11110100 5
b11110100 x
b11110100 B"
b11110100 G"
b11110100 \"
b111110 $
1!
#3125
0!
#3150
b11111100 7
b11111100 ["
b11111100 _"
b11110100 G
b11110100 z
b11110100 ^"
b11110100 Y
b11110100 {
b11110100 E"
b11111100 8
b11111100 w
b11111100 ]"
b11111000 5
b11111000 x
b11111000 B"
b11111000 G"
b11111000 \"
b111111 $
1!
#3175
0!
#3200
b100000000 7
b100000000 ["
b100000000 _"
b11111000 G
b11111000 z
b11111000 ^"
b11111000 Y
b11111000 {
b11111000 E"
b100000000 8
b100000000 w
b100000000 ]"
b11111100 5
b11111100 x
b11111100 B"
b11111100 G"
b11111100 \"
b1000000 $
1!
#3225
0!
#3250
b100000100 7
b100000100 ["
b100000100 _"
b11111100 G
b11111100 z
b11111100 ^"
b11111100 Y
b11111100 {
b11111100 E"
b100000100 8
b100000100 w
b100000100 ]"
b100000000 5
b100000000 x
b100000000 B"
b100000000 G"
b100000000 \"
1!
