var g_data = {"11":{"st":"inst","pa":0,"n":"/tb_CLA_28bit/DUT/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","l":"Verilog","sn":2,"ln":27,"du":{"n":"work.CLA_4bit","s":3,"b":1},"bc":[{"n":"tb_CLA_28bit","s":4,"b":1},{"n":"DUT","s":5,"b":1},{"n":"CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","s":11,"z":1}],"loc":{"cp":98.61,"data":{"fe":[24,23,1]}}},"5":{"st":"inst","pa":0,"n":"/tb_CLA_28bit/DUT","l":"Verilog","sn":1,"ln":29,"du":{"n":"work.CLA_28bit","s":2,"b":0},"bc":[{"n":"tb_CLA_28bit","s":4,"b":1},{"n":"DUT","s":5,"z":1}],"children":[{"n":"CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","id":11,"zf":1,"tc":98.61,"fe":95.83}],"rec":{"cp":99.25,"data":{"fe":[45,44]}}},"4":{"st":"inst","pa":0,"n":"/tb_CLA_28bit","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_CLA_28bit","s":1,"b":1},"bc":[{"n":"tb_CLA_28bit","s":4,"z":1}],"children":[{"n":"DUT","id":5,"zf":1,"tc":99.25,"fe":97.77}],"rec":{"cp":65.43,"data":{"b":[16,8],"fc":[8,0],"fe":[45,44],"t":[500,397]}},"loc":{"cp":55.38,"data":{"b":[16,8,1],"fc":[8,0,1],"t":[362,259,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_CLA_28bit","l":"Verilog","sn":1,"ln":3,"one_inst":4,"loc":{"cp":55.38,"data":{"b":[16,8,1],"fc":[8,0,1],"t":[362,259,1]}}}};
processSummaryData(g_data);