Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Nov 13 13:11:33 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CAM_D0_IBUF
   CAM_D1_IBUF
   CAM_D2_IBUF
   CAM_D4_IBUF
   CAM_D5_IBUF
   CAM_D6_IBUF
   CAM_D7_IBUF


