---
title: "RF Tuner"
company: "MaxLinear"
country: "United States"
selling_price: 5.00
inputs:
  - name: "Silicon Wafer"
    cost: 0.60
    link: "silicon-wafer"
  - name: "Photomask Set"
    cost: 0.80
    link: "photomask-set"
  - name: "Package Substrate"
    cost: 0.50
    link: "package-substrate"
  - name: "Bond Wire"
    cost: 0.10
    link: "bond-wire"
value_created: 3.00
lead_time_days: 33
minimum_order_quantity: 5000
transportation_method: "truck"
geopolitical_risk: "medium"
price_volatility: "medium"

certifications:
  - "ISO9001"
  - "ISO14001"
data_quality: "estimated"
---

1. Receive 200mm silicon wafers with <100> crystal orientation and 10-20 ohm-cm resistivity for SiGe BiCMOS RF tuner fabrication.
2. Perform incoming wafer inspection using optical microscopy to verify surface quality and absence of defects.
3. Clean wafers in piranha solution (H2SO4:H2O2) at 120°C for 10 minutes to remove organic contamination.
4. Rinse wafers in deionized water cascade for 5 minutes to remove all chemical residues.
5. Grow initial thermal oxide layer at 1000°C in oxygen ambient for isolation and stress relief.
6. Deposit 100nm silicon nitride layer using LPCVD at 780°C for subsequent masking operations.
7. Apply photoresist coating at 3000 RPM to achieve 1.2 micron thickness for deep trench isolation patterning.
8. Soft bake photoresist at 95°C for 90 seconds on hotplate to remove solvents.
9. Align first photomask for deep trench isolation structures that provide device isolation for RF circuits.
10. Expose photoresist using i-line stepper (365nm) with 180mJ/cm² dose for precise pattern transfer.
11. Post-exposure bake at 110°C for 60 seconds to enhance resist contrast and pattern stability.
12. Develop exposed photoresist in TMAH developer for 60 seconds to reveal trench patterns.
13. Hard bake developed resist at 120°C for 2 minutes to improve etch resistance.
14. Etch silicon nitride layer using reactive ion etching with CF4/O2 plasma chemistry.
15. Strip photoresist in oxygen plasma asher at 300W for 5 minutes.
16. Perform deep reactive ion etch (DRIE) to create 8 micron deep trenches using Bosch process.
17. Clean trenches using dilute HF dip followed by SC1 cleaning to prepare surfaces.
18. Grow 50nm thermal oxide liner on trench walls at 900°C for interface passivation.
19. Deposit polysilicon fill into trenches using LPCVD at 600°C with 100% coverage.
20. Perform chemical mechanical polishing to planarize polysilicon and remove excess material.
21. Implant buried n-layer for collector formation using phosphorus at 180keV and 3×10^13 cm^-2 dose.
22. Anneal implanted phosphorus at 1050°C for 30 minutes in nitrogen ambient to activate dopants.
23. Grow 150nm sacrificial oxide at 950°C to prepare for epitaxial growth.
24. Strip sacrificial oxide using buffered HF to create clean silicon surface for epitaxy.
25. Load wafers into ultra-high vacuum epitaxial reactor and pump down to 10^-9 Torr.
26. Bake wafers at 1000°C in hydrogen ambient for 5 minutes to remove native oxide.
27. Grow 1.2 micron silicon epitaxial layer at 1050°C with dichlorosilane precursor.
28. In-situ dope epitaxial layer with phosphorus to 1×10^16 cm^-3 for collector region.
29. Cool wafers slowly at 5°C/minute to minimize thermal stress and defects.
30. Grow 30nm pad oxide at 850°C for stress buffer between silicon and nitride.
31. Deposit 120nm silicon nitride using LPCVD as hard mask for active area definition.
32. Pattern photoresist for active area regions using second photomask alignment.
33. Etch silicon nitride and pad oxide in active area openings using RIE process.
34. Form field oxide by LOCOS process, growing 400nm oxide at 1000°C for 120 minutes.
35. Strip silicon nitride hard mask using hot phosphoric acid at 165°C.
36. Remove pad oxide using dilute HF solution to expose active silicon areas.
37. Perform threshold voltage adjust implant using boron at 50keV and 8×10^11 cm^-2.
38. Grow 12nm gate oxide at 850°C in dry oxygen for MOSFET gate dielectric.
39. Anneal gate oxide in nitrogen at 900°C for 30 minutes to improve interface quality.
40. Deposit 250nm polysilicon gate material using LPCVD at 580°C from silane.
41. In-situ dope polysilicon with phosphorus to lower sheet resistance below 10 ohms/square.
42. Deposit 80nm silicon nitride cap layer over polysilicon for anti-reflective coating.
43. Apply photoresist and pattern for polysilicon gate electrode definition using critical dimension control.
44. Etch silicon nitride cap layer using CHF3/O2 plasma with high selectivity to polysilicon.
45. Etch polysilicon gates using chlorine-based RIE with endpoint detection on gate oxide.
46. Strip photoresist using oxygen plasma followed by wet cleaning to remove residues.
47. Implant n-type lightly doped drain (LDD) extensions using arsenic at 15keV and 2×10^13 cm^-2.
48. Implant p-type LDD extensions using BF2 at 10keV and 1.5×10^13 cm^-2.
49. Deposit 100nm TEOS oxide using PECVD at 400°C for sidewall spacer formation.
50. Anisotropically etch TEOS oxide to form gate sidewall spacers while preserving vertical walls.
51. Implant n+ source/drain regions using arsenic at 60keV and 5×10^15 cm^-2 dose.
52. Implant p+ source/drain regions using boron at 30keV and 4×10^15 cm^-2 dose.
53. Deposit 100nm silicon nitride capping layer to protect devices during subsequent annealing.
54. Perform rapid thermal anneal at 1050°C for 10 seconds to activate source/drain dopants.
55. Pattern photoresist for SiGe HBT subcollector implantation in RF amplifier regions.
56. Implant deep n+ subcollector using phosphorus at 300keV and 1×10^14 cm^-2 for low resistance.
57. Drive-in subcollector dopants at 1100°C for 45 minutes to form buried layer.
58. Grow selective epitaxial SiGe base layer at 650°C with 20% germanium content.
59. Dope SiGe base in-situ with boron to 5×10^18 cm^-3 for high current gain.
60. Grade germanium content from 20% to 0% at top of base to reduce bandgap discontinuity.
61. Deposit 150nm polysilicon emitter electrode using LPCVD at 600°C from disilane.
62. Pattern and etch polysilicon emitter using precision lithography for HBT formation.
63. Implant emitter with arsenic at 40keV and 1×10^15 cm^-2 for emitter contact.
64. Anneal emitter dopants at 900°C for 20 seconds using spike RTA to minimize base outdiffusion.
65. Deposit 600nm BPSG (borophosphosilicate glass) at 450°C for interlayer dielectric.
66. Reflow BPSG at 850°C for 30 minutes in nitrogen to planarize and densify oxide.
67. Pattern photoresist for contact via openings to source, drain, gate, and HBT terminals.
68. Etch contact vias using CHF3/CF4 plasma chemistry with laser endpoint detection.
69. Clean via surfaces using dilute HF dip followed by argon sputter clean.
70. Sputter deposit 50nm titanium adhesion layer at 200W in argon plasma.
71. Sputter deposit 100nm titanium nitride barrier layer to prevent aluminum spiking.
72. Sputter deposit 500nm aluminum-copper alloy (0.5% Cu) for low resistance metal-1 layer.
73. Pattern metal-1 photoresist for bottom interconnect layer including RF transmission lines.
74. Etch aluminum stack using chlorine/BCl3 plasma at 60°C with polymer sidewall passivation.
75. Strip photoresist and perform post-etch cleaning to remove etch residues and polymers.
76. Deposit 800nm TEOS interlayer dielectric using PECVD at 400°C for metal-1/metal-2 isolation.
77. Pattern and etch via-1 openings to connect metal-1 to metal-2 layer.
78. Sputter titanium/titanium nitride barrier layer into vias for reliable contact formation.
79. Deposit 700nm aluminum-copper metal-2 layer for signal routing and shielding.
80. Pattern metal-2 photoresist with precision alignment to underlying metal-1 features.
81. Etch metal-2 layer using aluminum etch chemistry with endpoint detection.
82. Deposit 1 micron thick TEOS oxide as interlayer dielectric between metal-2 and metal-3.
83. Chemical mechanical polish oxide to achieve planar surface for next metal level.
84. Pattern and etch via-2 openings for vertical interconnection to metal-3.
85. Deposit barrier metal and fill vias with tungsten using CVD process.
86. CMP tungsten plugs to remove overburden and create flush via surface.
87. Sputter 1 micron thick aluminum-copper metal-3 layer for thick metal RF inductors.
88. Pattern metal-3 with wide traces for low-resistance RF signal paths and on-chip inductors.
89. Etch metal-3 stack maintaining tight dimensional control for inductor Q-factor optimization.
90. Deposit 1.5 micron silicon nitride passivation layer using PECVD at 350°C.
91. Pattern passivation openings for bond pad access and RF probe points.
92. Etch passivation layer using SF6/O2 plasma to expose aluminum bond pads.
93. Sputter deposit 500nm aluminum top metal for robust wire bonding surfaces.
94. Pattern and etch top metal to define final bond pad structures with 100×100 micron size.
95. Deposit final 1 micron polyimide protective overcoat layer by spin coating.
96. Soft bake polyimide at 150°C to remove solvents before curing.
97. Pattern polyimide openings over bond pads using photosensitive polyimide process.
98. Cure polyimide at 350°C for 60 minutes in nitrogen to achieve final mechanical properties.
99. Perform backside grinding to reduce wafer thickness to 300 microns for thermal management.
100. Mount wafer on dicing tape attached to metal frame for handling during test.
101. Perform wafer-level DC parametric testing on test structures to verify process control.
102. Measure sheet resistance of polysilicon, metal layers, and diffusions across wafer.
103. Test contact resistance using Kelvin structures to ensure low-ohmic connections.
104. Perform capacitance-voltage measurements on MOS capacitors to verify oxide quality.
105. Measure transistor threshold voltages and transconductance on monitor devices.
106. Test HBT current gain (beta) and verify values exceed 200 for RF performance.
107. Measure early voltage and collector-emitter breakdown voltage on HBT test structures.
108. Perform wafer-level RF probing on dedicated test structures at probe station.
109. Measure S-parameters of RF transistors from 50MHz to 6GHz using network analyzer.
110. Extract cutoff frequency (fT) and maximum oscillation frequency (fMAX) from S-parameters.
111. Verify fT exceeds 80GHz and fMAX exceeds 120GHz for SiGe HBT devices.
112. Test passive component values including on-chip inductors, capacitors, and resistors.
113. Measure inductor Q-factor at 1GHz and verify values exceed 15 for RF matching networks.
114. Perform functional testing of complete RF tuner circuits at wafer level using RF probes.
115. Apply RF input signal sweep from 50MHz to 1GHz to test tuning range coverage.
116. Measure conversion gain across frequency range and verify 30dB typical gain.
117. Test noise figure at various frequencies, targeting less than 4dB across band.
118. Measure input-referred third-order intercept point (IIP3) exceeding +10dBm for linearity.
119. Test input return loss (S11) and verify better than -10dB impedance matching.
120. Measure image rejection ratio and verify greater than 50dB suppression.
121. Test local oscillator (LO) feedthrough and verify suppression below -40dBc.
122. Characterize phase noise of integrated LO at 100kHz offset, targeting -95dBc/Hz.
123. Map wafer for yield analysis and identify die meeting all RF specifications.
124. Create inking map showing good die (passing) and reject die (failing) on wafer map.
125. Ink reject die using automated inking system to mark non-functional circuits.
126. Mount inked wafer on UV release tape for dicing operation preparation.
127. Align wafer on dicing saw with precision vision system to locate streets.
128. Program dicing saw for blade type, speed (30,000 RPM), and cut depth (320 microns).
129. Perform X-axis cuts along scribe lines using resin-bonded diamond blade with water cooling.
130. Rotate wafer 90 degrees and perform Y-axis cuts to singulate individual die.
131. Inspect diced wafer under microscope for chipping and verify cut quality within specifications.
132. Release die from dicing tape using UV exposure to reduce adhesive strength.
133. Transfer good die to waffle pack trays or gel-pak for transport to assembly facility.
134. Bake die at 125°C for 4 hours to remove moisture before packaging operations.
135. Prepare QFN (Quad Flat No-lead) package substrates with die attach pad and RF lead frame.
136. Dispense silver-filled epoxy die attach adhesive onto package die pad in controlled pattern.
137. Pick die from waffle pack using vacuum collet on die bonder equipment.
138. Place die onto package substrate with 5 micron placement accuracy and 0.1 degree rotation tolerance.
139. Cure die attach epoxy at 175°C for 60 minutes to achieve full polymerization and bond strength.
140. Perform wire bonding using 25 micron diameter gold wire on automatic wire bonder.
141. Bond RF signal pads first using ball-wedge bonding with optimized parameters for low inductance.
142. Keep bond wire length below 500 microns for RF pads to minimize parasitic inductance.
143. Bond power supply pads using heavier current capacity with multiple parallel wires if needed.
144. Bond ground pads with multiple wires to minimize ground inductance for RF performance.
145. Inspect wire bonds using automated optical inspection system for bond quality and placement.
146. Verify bond shear strength on sample units exceeds 8 grams-force minimum specification.
147. Perform X-ray inspection to check for wire sweep and verify no shorts between adjacent wires.
148. Dispense liquid epoxy molding compound into package cavity using precision dispenser.
149. Cure overmolded epoxy at 165°C for 90 minutes to encapsulate die and wire bonds.
150. Laser mark package top surface with part number, date code, and lot traceability information.
151. Perform package singulation by sawing or punch to separate individual units from strip.
152. Electroplate package leads with tin-silver finish for solderability and corrosion resistance.
153. Trim and form package leads to final dimensions using precision forming dies.
154. Bake packaged units at 125°C for 8 hours to remove moisture absorbed during assembly.
155. Perform initial electrical testing on handler with RF test board at room temperature.
156. Apply DC power supplies and verify quiescent current consumption within 50-60mA specification.
157. Test power-on reset and initialization sequence by monitoring internal bias voltages.
158. Program internal registers via serial interface to configure RF tuner operating mode.
159. Apply RF input signal at -30dBm level and sweep frequency from 50MHz to 1002MHz.
160. Measure IF output signal and verify conversion gain of 30dB ±2dB across frequency range.
161. Test automatic gain control (AGC) functionality by varying input power from -70dBm to 0dBm.
162. Verify AGC maintains IF output level within 3dB variation across 70dB input range.
163. Measure noise figure using Y-factor method with calibrated noise source across frequency.
164. Verify noise figure less than 4dB at low-band (50-300MHz) and less than 5dB at high-band.
165. Apply two-tone test signals spaced 1MHz apart to measure third-order intermodulation products.
166. Calculate input IP3 from intermodulation measurement and verify exceeds +10dBm specification.
167. Test input compression point (P1dB) and verify greater than -5dBm for linear operation.
168. Measure input return loss across frequency range using vector network analyzer.
169. Verify S11 better than -10dB indicating proper 75-ohm input impedance matching.
170. Test LO leakage at RF input port and verify suppression better than -40dBc.
171. Measure image rejection by applying signal at image frequency and measuring IF output.
172. Verify image rejection ratio exceeds 50dB across tuning range for clean signal reception.
173. Test phase noise of internal synthesizer at offset frequencies from 1kHz to 10MHz.
174. Verify phase noise at 100kHz offset is -95dBc/Hz or better for adjacent channel rejection.
175. Measure synthesizer tuning range and verify coverage from 100MHz to 2GHz for cable bands.
176. Test frequency switching speed and verify settling time less than 5 microseconds.
177. Measure output IF frequency accuracy and verify within ±50kHz of nominal 36MHz or 44MHz.
178. Test DC-DC converter efficiency and verify greater than 85% at nominal load conditions.
179. Measure output ripple on internal supply voltages and verify less than 50mV peak-peak.
180. Perform temperature testing in chamber from -40°C to +85°C operational range.
181. Verify all RF parameters remain within specification limits across temperature extremes.
182. Test for thermal shutdown protection by exceeding junction temperature rating.
183. Verify device shuts down safely at 150°C and recovers when temperature decreases.
184. Perform serial interface communication test at maximum 10MHz clock rate.
185. Verify I2C register read/write operations function correctly for all configuration registers.
186. Test interrupt output functionality and GPIO pin operation per datasheet specifications.
187. Measure quiescent supply current in standby mode and verify less than 5mA for power savings.
188. Perform burn-in testing on sample units at 125°C and 1.2x nominal voltage for 48 hours.
189. Re-test burn-in units to verify no parameter degradation after stress testing.
190. Perform final quality assurance inspection including visual examination for package defects.
191. Test package moisture sensitivity level using JEDEC standard J-STD-020 procedures.
192. Classify moisture sensitivity level and apply appropriate baking before customer shipment.
193. Package tested and qualified units in tape-and-reel format for automated assembly.
194. Seal tape-and-reel in moisture barrier bag with desiccant and humidity indicator card.
195. Create certificate of compliance documentation and ship qualified RF tuner ICs to cable modem manufacturers worldwide for DOCSIS 3.1 and 4.0 cable modem applications.
