T_1 F_1 ( T_2 V_1 )\r\n{\r\nF_2 ( F_1 ) ;\r\nV_2 -> V_3 = V_1 ;\r\nif ( ( V_2 -> V_4 > 32 ) && ( V_2 -> V_5 >= 1 ) ) {\r\nV_2 -> V_6 = 0 ;\r\n}\r\nF_3 ( V_7 ) ;\r\n}\r\nT_1 F_4 ( T_3 V_1 )\r\n{\r\nF_2 ( F_4 ) ;\r\nif ( ( V_2 -> V_4 <= 32 ) || ( V_2 -> V_5 < 1 ) ) {\r\nF_3 ( V_8 ) ;\r\n}\r\nV_2 -> V_3 = 0 ;\r\nV_2 -> V_6 = V_1 ;\r\nF_3 ( V_7 ) ;\r\n}\r\nT_1 T_4 F_5 ( void )\r\n{\r\nT_2 V_9 ;\r\nT_1 V_10 ;\r\nF_2 ( F_5 ) ;\r\nV_10 =\r\nF_6 ( V_11 , V_12 ) ;\r\nif ( F_7 ( V_10 ) ) {\r\nF_3 ( V_10 ) ;\r\n}\r\nV_10 = F_8 () ;\r\nif ( F_7 ( V_10 ) ) {\r\nF_3 ( V_10 ) ;\r\n}\r\nV_10 = F_9 () ;\r\nif ( F_7 ( V_10 ) ) {\r\nF_3 ( V_10 ) ;\r\n}\r\nV_13 = FALSE ;\r\nV_10 = F_10 () ;\r\nif ( F_7 ( V_10 ) ) {\r\nF_3 ( V_10 ) ;\r\n}\r\nF_11 () ;\r\nV_10 = F_12 ( V_14 . V_15 ,\r\n( T_2 ) V_14 . V_16 , 8 ) ;\r\ndo {\r\nF_13 ( 1000 ) ;\r\nV_10 =\r\nF_14 ( V_11 , & V_9 ) ;\r\nif ( F_7 ( V_10 ) ) {\r\nF_3 ( V_10 ) ;\r\n}\r\n} while ( ! V_9 );\r\nF_3 ( V_7 ) ;\r\n}\r\nstatic T_1\r\nF_15 ( T_5 V_17 , T_5 V_18 , T_2 V_19 )\r\n{\r\nT_1 V_10 ;\r\nstruct V_20 * V_21 =\r\n& V_22 [ V_19 ] ;\r\n#if ( ! V_23 )\r\nif ( V_24 || V_14 . V_25 . V_26 ) {\r\nV_10 = V_21 -> V_27 ( V_17 , V_18 ) ;\r\n} else {\r\nV_10 = V_21 -> V_28 ( V_17 , V_18 ) ;\r\n}\r\nreturn ( V_10 ) ;\r\n#else\r\nV_10 = V_21 -> V_27 ( V_17 , V_18 ) ;\r\nreturn ( V_10 ) ;\r\n#endif\r\n}\r\nT_1 F_16 ( T_5 V_17 )\r\n{\r\nT_1 V_10 ;\r\nstruct V_29 V_30 ;\r\nunion V_31 V_32 ;\r\nT_2 V_33 ;\r\nF_2 ( F_16 ) ;\r\nV_10 = F_17 ( V_17 ,\r\n& V_34 ,\r\n& V_35 ) ;\r\nif ( F_7 ( V_10 ) ) {\r\nF_3 ( V_10 ) ;\r\n}\r\nV_30 . V_36 = 1 ;\r\nV_30 . V_37 = & V_32 ;\r\nV_32 . type = V_38 ;\r\nV_32 . integer . V_39 = V_17 ;\r\nV_10 =\r\nF_18 ( NULL , V_40 , & V_30 , NULL ) ;\r\nif ( F_7 ( V_10 ) && V_10 != V_41 ) {\r\nF_3 ( V_10 ) ;\r\n}\r\nswitch ( V_17 ) {\r\ncase V_42 :\r\nV_33 = V_43 ;\r\nbreak;\r\ncase V_44 :\r\ncase V_45 :\r\ncase V_46 :\r\nV_33 = V_47 ;\r\nbreak;\r\ncase V_48 :\r\nV_33 = V_49 ;\r\nbreak;\r\ndefault:\r\nV_33 = V_50 ;\r\nbreak;\r\n}\r\nF_19 ( V_51 , V_33 ) ;\r\nF_3 ( V_7 ) ;\r\n}\r\nT_1 T_4 F_20 ( T_5 V_17 , T_5 V_18 )\r\n{\r\nT_1 V_10 ;\r\nF_2 ( F_20 ) ;\r\nif ( ( V_34 > V_52 ) ||\r\n( V_35 > V_52 ) ) {\r\nF_21 ( ( V_53 , L_1 ,\r\nV_34 , V_35 ) ) ;\r\nF_3 ( V_54 ) ;\r\n}\r\nV_10 =\r\nF_15 ( V_17 , V_18 , V_55 ) ;\r\nF_3 ( V_10 ) ;\r\n}\r\nT_1 F_22 ( T_5 V_17 , T_5 V_18 )\r\n{\r\nT_1 V_10 ;\r\nF_2 ( F_22 ) ;\r\nV_10 =\r\nF_15 ( V_17 , V_18 ,\r\nV_56 ) ;\r\nF_3 ( V_10 ) ;\r\n}\r\nT_1 F_23 ( T_5 V_17 )\r\n{\r\nT_1 V_10 ;\r\nF_2 ( F_23 ) ;\r\nV_10 = F_15 ( V_17 , 0 , V_57 ) ;\r\nF_3 ( V_10 ) ;\r\n}
