<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL')">CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.54</td>
<td class="s10 cl rt"><a href="mod71.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod71.html#Cond" > 54.55</a></td>
<td class="s9 cl rt"><a href="mod71.html#Toggle" > 99.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/common_blocks/inf_ram_wrapper.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/common_blocks/inf_ram_wrapper.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_191"  onclick="showContent('inst_tag_191')">TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.86</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_191_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_191_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod71.html#inst_tag_191_Toggle" > 99.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_191_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_192"  onclick="showContent('inst_tag_192')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_193"  onclick="showContent('inst_tag_193')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_194"  onclick="showContent('inst_tag_194')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_195"  onclick="showContent('inst_tag_195')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_196"  onclick="showContent('inst_tag_196')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_197"  onclick="showContent('inst_tag_197')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_198"  onclick="showContent('inst_tag_198')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod71.html#inst_tag_199"  onclick="showContent('inst_tag_199')">TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_191'>
<hr>
<a name="inst_tag_191"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_191" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.86</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_191_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_191_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod71.html#inst_tag_191_Toggle" > 99.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_191_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.58</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_738" >RX_BUFFER_RAM_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_192'>
<hr>
<a name="inst_tag_192"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_192" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_192_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1542" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193'>
<hr>
<a name="inst_tag_193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_193" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_193_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1543" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194'>
<hr>
<a name="inst_tag_194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_194" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_194_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1544" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_195'>
<hr>
<a name="inst_tag_195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_195" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_195_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1545" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_196'>
<hr>
<a name="inst_tag_196"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_196" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_196_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1546" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_197'>
<hr>
<a name="inst_tag_197"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_197" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_197_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1547" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198'>
<hr>
<a name="inst_tag_198"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_198" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_198_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1548" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_199'>
<hr>
<a name="inst_tag_199"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_199" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod71.html#inst_tag_199_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod344.html#inst_tag_1549" >TXT_BUFFER_RAM_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL'>
<a name="Line"></a>
Line Coverage for Module : <a name="1158220003"></a>
<a href="mod71.html" >CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1158220003"></a>
<a href="mod71.html" >CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="965316151"></a>
<a href="mod71.html" >CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL ( generic G_WORD_WIDTH = 32, G_DEPTH = 64, G_ADDRESS_WIDTH = 12, G_SYNC_READ = TRUE, G_RESETABLE = FALSE ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 99.86</td>
<td class="s9 cl rt"> 99.45</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_191_Toggle" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">74</td>
<td class="rt">71</td>
<td class="rt">95.95 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">4358</td>
<td class="rt">4326</td>
<td class="rt">99.27 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2179</td>
<td class="rt">2163</td>
<td class="rt">99.27 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2179</td>
<td class="rt">2163</td>
<td class="rt">99.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">190</td>
<td class="rt">158</td>
<td class="rt">83.16 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">95</td>
<td class="rt">79</td>
<td class="rt">83.16 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">95</td>
<td class="rt">79</td>
<td class="rt">83.16 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">66</td>
<td class="rt">66</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4168</td>
<td class="rt">4168</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2084</td>
<td class="rt">2084</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2084</td>
<td class="rt">2084</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(21)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(22)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(23)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(24)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(25)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(26)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(27)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(28)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(29)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(30)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(31)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(32)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(33)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(34)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(35)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(36)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(37)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(38)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(39)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(40)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(41)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(42)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(43)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(44)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(45)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(46)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(47)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(48)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(49)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(50)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(51)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(52)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(53)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(54)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(55)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(56)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(57)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(58)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(59)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(60)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(61)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(62)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(63)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="190967624"></a>
<a href="mod71.html" >CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL ( generic G_WORD_WIDTH = 32, G_DEPTH = 21, G_ADDRESS_WIDTH = 5, G_SYNC_READ = TRUE, G_RESETABLE = FALSE ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_192_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_193_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_194_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_195_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_196_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_197_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_198_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod71.html#inst_tag_199_Toggle" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1158220003"></a>
<a href="mod71.html" >CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_191'>
<a name="inst_tag_191_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_191" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_191_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_191" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Exclude Annotation</tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td><td class="lf"> RX Buffer is written by PC FSM always whole word, thus it will never happen that write is active without be being active. </td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_191_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_191" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">73</td>
<td class="rt">71</td>
<td class="rt">97.26 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">4350</td>
<td class="rt">4326</td>
<td class="rt">99.45 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2175</td>
<td class="rt">2163</td>
<td class="rt">99.45 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2175</td>
<td class="rt">2163</td>
<td class="rt">99.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">158</td>
<td class="rt">86.81 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">79</td>
<td class="rt">86.81 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">79</td>
<td class="rt">86.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">66</td>
<td class="rt">66</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4168</td>
<td class="rt">4168</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2084</td>
<td class="rt">2084</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2084</td>
<td class="rt">2084</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td><td class="alfsrt">Exclude Annotation</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>ADDR_A[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>ADDR_A[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>BE[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
<td> Driven to constant 1. </td>
</tr><tr>
<td>ADDR_B[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>ADDR_B[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
<td></td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(21)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(22)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(23)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(24)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(25)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(26)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(27)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(28)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(29)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(30)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(31)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(32)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(33)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(34)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(35)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(36)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(37)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(38)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(39)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(40)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(41)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(42)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(43)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(44)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(45)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(46)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(47)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(48)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(49)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(50)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(51)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(52)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(53)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(54)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(55)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(56)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(57)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(58)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(59)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(60)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(61)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(62)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(63)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_191_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_191" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.RX_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_192'>
<a name="inst_tag_192_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_192" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_192_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_192" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_192_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_192" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_192_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_192" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193'>
<a name="inst_tag_193_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_193" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_193_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_193" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_193" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_193" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194'>
<a name="inst_tag_194_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_194" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_194_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_194" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_194_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_194" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_194" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_195'>
<a name="inst_tag_195_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_195" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_195_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_195" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_195" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_195_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_195" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_196'>
<a name="inst_tag_196_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_196" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_196_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_196" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_196_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_196" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_196_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_196" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_197'>
<a name="inst_tag_197_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_197" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_197_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_197" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_197_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_197" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_197_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_197" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(5).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198'>
<a name="inst_tag_198_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_198" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_198_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_198" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_198_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_198" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_198" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(6).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_199'>
<a name="inst_tag_199_Line"></a>
<b>Line Coverage for Instance : <a href="mod71.html#inst_tag_199" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>174</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>197</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
154                             begin
155        1/1                      if (rising_edge(clk_sys)) then
156        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
157        1/1                              if (byte_we(i) = '1') then
158                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
160                                         end if;
161                                     end loop;
162                                 end if;
163                             end process;
164                     
165                         end generate;
166                     
167                         -----------------------------------------------------------------------------------------------
168                         -- RAM memory (resetable version)
169                         -----------------------------------------------------------------------------------------------
170                         ram_rst_true_gen : if (G_RESETABLE) generate
171                     
172                             ram_write_process : process(clk_sys, res_n)
173                             begin
174        1/1                      if (res_n = '0') then
175        1/1                          ram_memory &lt;= (others =&gt; (others =&gt; '0'));
176                                 elsif (rising_edge(clk_sys)) then
177        1/1                          for i in 0 to G_WORD_WIDTH/8 - 1 loop
178        1/1                              if (byte_we(i) = '1') then
179                                             ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180        1/1                                      &lt;= data_in(i * 8 + 7 downto i * 8);
181                                         end if;
182                                     end loop;
183                                 end if;
184                             end process;
185                     
186                         end generate;
187                     
188                         -----------------------------------------------------------------------------------------------
189                         -- Memory read access
190                         -----------------------------------------------------------------------------------------------
191                         int_read_data &lt;= ram_memory(to_integer(unsigned(addr_B)));
192                     
193                         -- Synchronous read
194                         sync_read_gen : if (G_SYNC_READ) generate
195                             ram_read_process : process(clk_sys)
196                             begin
197        1/1                      if (rising_edge(clk_sys)) then
198        1/1                          data_out &lt;= int_read_data;
</pre>
<hr>
<a name="inst_tag_199_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod71.html#inst_tag_199" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 SUB-EXPRESSION ((WRITE = '1') AND (BE(I) = '1'))
                 ------1------     ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION ((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128))
             ---------1--------    ---------2---------    ---------3---------    ---------4---------    ----------5---------
 Exclude Annotation:  Unreachable due to generic. 
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_199_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod71.html#inst_tag_199" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">1578</td>
<td class="rt">1578</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">789</td>
<td class="rt">789</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">162</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">81</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">1416</td>
<td class="rt">1416</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">708</td>
<td class="rt">708</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_A[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDR_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>RAM_MEMORY(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(8)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(9)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(10)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(11)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(12)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(13)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(14)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(15)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(16)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(17)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(18)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(19)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RAM_MEMORY(20)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT_READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BYTE_WE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_199_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod71.html#inst_tag_199" >TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(7).TXT_BUFFER_INST.TXT_BUFFER_RAM_INST.TXT_BUF_RAM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143                byte_we(i) <= '1' when (write = '1' and be(i) = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
156                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
157                            if (byte_we(i) = '1') then
                               <font color = "green">-2-</font>  
158                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
159                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
160                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
161                        end loop;
162                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
175                        ram_memory <= (others => (others => '0'));
           <font color = "green">                ==></font>
176                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
177                        for i in 0 to G_WORD_WIDTH/8 - 1 loop
178                            if (byte_we(i) = '1') then
                               <font color = "green">-3-</font>  
179                                ram_memory(to_integer(unsigned(addr_A)))(i * 8 + 7 downto i * 8)
180                                    <= data_in(i * 8 + 7 downto i * 8);
           <font color = "green">                            ==></font>
181                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
182                        end loop;
183                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197                    if (rising_edge(clk_sys)) then
                       <font color = "green">-1-</font>  
198                        data_out <= int_read_data;
           <font color = "green">                ==></font>
199                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_191">
    <li>
      <a href="#inst_tag_191_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_191_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_191_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_191_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_192">
    <li>
      <a href="#inst_tag_192_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_192_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_192_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_192_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193">
    <li>
      <a href="#inst_tag_193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194">
    <li>
      <a href="#inst_tag_194_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_195">
    <li>
      <a href="#inst_tag_195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_195_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_195_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_195_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_196">
    <li>
      <a href="#inst_tag_196_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_196_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_196_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_196_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_197">
    <li>
      <a href="#inst_tag_197_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_197_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_197_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_197_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198">
    <li>
      <a href="#inst_tag_198_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_199">
    <li>
      <a href="#inst_tag_199_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_199_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_199_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_199_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.INF_RAM_WRAPPER RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
