/** CLM data (BLOB)
 * This file was generated by ClmCompiler v1.61.4
 * From CLM vkaonmedia.v0 (16) data created by ClmImport: 1.61.4
 * ClmCompiler flags: --blob_format 25.0 --config_file bcm6750_bcm43684_access_new_all.clm ..\ClmProforma\AR1344E_BCM6750_BCM43684_4x4\v16.0\CLM_Proforma_v16_AR1344P_US_1_ALL.xml ..\ClmProforma\AR1344E_BCM6750_BCM43684_4x4\v16.0\wlc_clm_data_bcm6750_bcm43684_us_all.c
 * bcm6750_bcm43684_access_new_all.clm: --max_chains 4 --txbf --max_bandwidth 160 --region "all/0 US/0" --1024_qam
 *
 * Copyright(C) 2021 Broadcom. All Rights Reserved.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 */

#include "wlc_clm_data.h"
#include "typedefs.h"

extern const struct clm_data_registry clm_data; /* Forward declaration */

#ifdef _MSC_VER
    #pragma warning(disable:4295) /* Warning on CCs, specified as "XX" */
#endif /* _MSC_VER */
#ifdef __GNUC__
    #pragma GCC diagnostic ignored "-Wmissing-field-initializers"
#endif /* __GNUC__ */
#if defined(MACOSX)
    #pragma clang diagnostic push
    #pragma clang diagnostic ignored "-Wmissing-field-initializers"
#endif /* defined(MACOSX) */

/** BLOB header
 * Base of all references, contains version information
 */
const struct clm_data_header clm_header = {
    CLM_HEADER_TAG,       /* Magic word */
    25, 0,                /* BLOB format version */
    "kaonmedia.v0",       /* CLM data version */
    "1.61.4",             /* Compiler version */
    &clm_header,          /* Self reference */
    &clm_data,            /* Data registry */
    "ClmImport: 1.61.4",  /* XML generator version */
    "16"                  /* SW Apps version */
};

#if (25 > CLM_FORMAT_VERSION_MAJOR) || ((25 == CLM_FORMAT_VERSION_MAJOR) && (0 > CLM_FORMAT_VERSION_MINOR))
    #error CLM data format version mismatch between wlc_clm_data_bcm6750_bcm43684_us_all.c (this file) and wlc_clm_data.h (see CLM_FORMAT_VERSION_MAJOR and CLM_FORMAT_VERSION_MINOR macros in wlc_clm_data.h). This BLOB has format 25.0
#endif

/** Valid 20M channels of 2.4G band */
static const struct clm_channel_comb valid_channels_2g_20m[] = {
    {  1,  14, 1}, /* 1 - 14 with step of 1 */
};

/** Set of 20M 2.4G valid channels' set */
static const struct clm_channel_comb_set valid_channel_2g_20m_set = {
    1, valid_channels_2g_20m
};

/** Valid 40M channels of 2.4G band */
static const struct clm_channel_comb valid_channels_2g_40m[] = {
    {  3,  11, 1}, /* 3 - 11 with step of 1 */
};

/** Set of 40M 2.4G valid channels' set */
static const struct clm_channel_comb_set valid_channel_2g_40m_set = {
    1, valid_channels_2g_40m
};

/** Valid 20M channels of 5G band */
static const struct clm_channel_comb valid_channels_5g_20m[] = {
    { 36,  64, 4}, /* 36 - 64 with step of 4 */
    {100, 144, 4}, /* 100 - 144 with step of 4 */
    {149, 177, 4}, /* 149 - 177 with step of 4 */
};

/** Set of 20M 5G valid channels' set */
static const struct clm_channel_comb_set valid_channel_5g_20m_set = {
    3, valid_channels_5g_20m
};

/** Valid 40M channels of 5G band */
static const struct clm_channel_comb valid_channels_5g_40m[] = {
    { 38,  62, 8}, /* 38 - 62 with step of 8 */
    {102, 142, 8}, /* 102 - 142 with step of 8 */
    {151, 175, 8}, /* 151 - 175 with step of 8 */
};

/** Set of 40M 5G valid channels' set */
static const struct clm_channel_comb_set valid_channel_5g_40m_set = {
    3, valid_channels_5g_40m
};

/** Valid 80M channels of 5G band */
static const struct clm_channel_comb valid_channels_5g_80m[] = {
    { 42,  58, 16}, /* 42 - 58 with step of 16 */
    {106, 138, 16}, /* 106 - 138 with step of 16 */
    {155, 171, 16}, /* 155 - 171 with step of 16 */
};

/** Set of 80M 5G valid channels' set */
static const struct clm_channel_comb_set valid_channel_5g_80m_set = {
    3, valid_channels_5g_80m
};

/** Valid 160M channels of 5G band */
static const struct clm_channel_comb valid_channels_5g_160m[] = {
    { 50,  50, 32}, /* 50 - 50  */
    {114, 114, 32}, /* 114 - 114  */
    {163, 163, 32}, /* 163 - 163  */
};

/** Set of 160M 5G valid channels' set */
static const struct clm_channel_comb_set valid_channel_5g_160m_set = {
    3, valid_channels_5g_160m
};

/** Valid 20M channels of 6G band */
static const struct clm_channel_comb valid_channels_6g_20m[] = {
    {  2,   2, 4}, /* 2 - 2  */
    {  1, 233, 4}, /* 1 - 233 with step of 4 */
};

/** Set of 20M 6G valid channels' set */
static const struct clm_channel_comb_set valid_channel_6g_20m_set = {
    2, valid_channels_6g_20m
};

/** Valid 40M channels of 6G band */
static const struct clm_channel_comb valid_channels_6g_40m[] = {
    {  3, 227, 8}, /* 3 - 227 with step of 8 */
};

/** Set of 40M 6G valid channels' set */
static const struct clm_channel_comb_set valid_channel_6g_40m_set = {
    1, valid_channels_6g_40m
};

/** Valid 80M channels of 6G band */
static const struct clm_channel_comb valid_channels_6g_80m[] = {
    {  7, 215, 16}, /* 7 - 215 with step of 16 */
};

/** Set of 80M 6G valid channels' set */
static const struct clm_channel_comb_set valid_channel_6g_80m_set = {
    1, valid_channels_6g_80m
};

/** Valid 160M channels of 6G band */
static const struct clm_channel_comb valid_channels_6g_160m[] = {
    { 15, 207, 32}, /* 15 - 207 with step of 32 */
};

/** Set of 160M 6G valid channels' set */
static const struct clm_channel_comb_set valid_channel_6g_160m_set = {
    1, valid_channels_6g_160m
};

/** 2.4G 20M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_2g_20m[] = {
    {  1,  11}, {  1,  13}, {  1,  14}, { 14,  14},
};

/** Indices for 2.4G 20M channel ranges */
enum range_2g_20m {
    RANGE_2G_20M_1_11       = 0,   RANGE_2G_20M_1_13       = 1,   RANGE_2G_20M_1_14       = 2,   RANGE_2G_20M_14_14      = 3,
};

/** 2.4G 40M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_2g_40m[] = {
    {  3,   9}, {  3,  11},
};

/** Indices for 2.4G 40M channel ranges */
enum range_2g_40m {
    RANGE_2G_40M_3_9        = 0,   RANGE_2G_40M_3_11       = 1,
};

/* No 2.4G 80M channel ranges */

/* No 2.4G 160M channel ranges */

/* No 2.4G 320M channel ranges */

/** 5G 20M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_5g_20m[] = {
    { 36,  48}, { 36, 165}, { 36, 177}, { 52, 144}, {149, 161}, {165, 165},
};

/** Indices for 5G 20M channel ranges */
enum range_5g_20m {
    RANGE_5G_20M_36_48      = 0,   RANGE_5G_20M_36_165     = 1,   RANGE_5G_20M_36_177     = 2,   RANGE_5G_20M_52_144     = 3,
    RANGE_5G_20M_149_161    = 4,   RANGE_5G_20M_165_165    = 5,
};

/** 5G 40M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_5g_40m[] = {
    { 38, 159}, { 38, 175},
};

/** Indices for 5G 40M channel ranges */
enum range_5g_40m {
    RANGE_5G_40M_38_159     = 0,   RANGE_5G_40M_38_175     = 1,
};

/** 5G 80M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_5g_80m[] = {
    { 42,  42}, { 42, 155}, { 42, 171}, { 58,  58}, {106, 106}, {122, 138}, {122, 171}, {155, 171},
    { 42, 106}, {106,  42}, { 58, 106}, {106,  58}, { 42, 122}, {122,  42}, { 58, 122}, {122,  58},
    { 42, 138}, {138,  42}, { 58, 138}, {138,  58}, {106, 138}, {138, 106}, { 42, 155}, {155,  42},
    { 58, 155}, {155,  58}, {106, 155}, {155, 106}, {122, 155}, {155, 122}, {138, 155}, {155, 138},
};

/** Indices for 5G 80M channel ranges */
enum range_5g_80m {
    RANGE_5G_80M_42_42      = 0,   RANGE_5G_80M_42_155     = 1,   RANGE_5G_80M_42_171     = 2,   RANGE_5G_80M_58_58      = 3,
    RANGE_5G_80M_106_106    = 4,   RANGE_5G_80M_122_138    = 5,   RANGE_5G_80M_122_171    = 6,   RANGE_5G_80M_155_171    = 7,
    CHANNEL_5G_80M_42p106L  = 8,   CHANNEL_5G_80M_42p106U  = 9,   CHANNEL_5G_80M_58p106L  = 10,  CHANNEL_5G_80M_58p106U  = 11,
    CHANNEL_5G_80M_42p122L  = 12,  CHANNEL_5G_80M_42p122U  = 13,  CHANNEL_5G_80M_58p122L  = 14,  CHANNEL_5G_80M_58p122U  = 15,
    CHANNEL_5G_80M_42p138L  = 16,  CHANNEL_5G_80M_42p138U  = 17,  CHANNEL_5G_80M_58p138L  = 18,  CHANNEL_5G_80M_58p138U  = 19,
    CHANNEL_5G_80M_106p138L = 20,  CHANNEL_5G_80M_106p138U = 21,  CHANNEL_5G_80M_42p155L  = 22,  CHANNEL_5G_80M_42p155U  = 23,
    CHANNEL_5G_80M_58p155L  = 24,  CHANNEL_5G_80M_58p155U  = 25,  CHANNEL_5G_80M_106p155L = 26,  CHANNEL_5G_80M_106p155U = 27,
    CHANNEL_5G_80M_122p155L = 28,  CHANNEL_5G_80M_122p155U = 29,  CHANNEL_5G_80M_138p155L = 30,  CHANNEL_5G_80M_138p155U = 31,
};

/** 5G 160M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_5g_160m[] = {
    { 50,  50}, { 50, 114}, { 50, 163}, {114, 163},
};

/** Indices for 5G 160M channel ranges */
enum range_5g_160m {
    RANGE_5G_160M_50_50     = 0,   RANGE_5G_160M_50_114    = 1,   RANGE_5G_160M_50_163    = 2,   RANGE_5G_160M_114_163   = 3,
};

/* No 5G 320M channel ranges */

/** 6G 20M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_6g_20m[] = {
    {  1, 233}, {  2,   2},
};

/** Indices for 6G 20M channel ranges */
enum range_6g_20m {
    RANGE_6G_20M_1_233      = 0,   RANGE_6G_20M_2_2        = 1,
};

/** 6G 40M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_6g_40m[] = {
    {  3, 227},
};

/** Indices for 6G 40M channel ranges */
enum range_6g_40m {
    RANGE_6G_40M_3_227      = 0,
};

/** 6G 80M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_6g_80m[] = {
    {  7,   7}, {  7, 215}, { 23, 215},
};

/** Indices for 6G 80M channel ranges */
enum range_6g_80m {
    RANGE_6G_80M_7_7        = 0,   RANGE_6G_80M_7_215      = 1,   RANGE_6G_80M_23_215     = 2,
};

/** 6G 160M channel ranges used in locales and restricted sets */
static const struct clm_channel_range channel_ranges_6g_160m[] = {
    { 15,  15}, { 15, 207}, { 47, 207},
};

/** Indices for 6G 160M channel ranges */
enum range_6g_160m {
    RANGE_6G_160M_15_15     = 0,   RANGE_6G_160M_15_207    = 1,   RANGE_6G_160M_47_207    = 2,
};

/* No 6G 320M channel ranges */

/* No restricted channel sets */

/** Indices for restricted channel sets */
enum restricted_set {
    RESTRICTED_SET_NONE = CLM_RESTRICTED_SET_NONE,
};

/** Locale channel sets */
static const unsigned char locale_channels[] = {
    /* Channel set 0 */ 1, RANGE_2G_20M_1_11,
    /* Channel set 1 */ 1, RANGE_2G_20M_1_14,
    /* Channel set 2 */ 1, RANGE_5G_20M_36_165,
    /* Channel set 3 */ 1, RANGE_5G_20M_36_177,
    /* Channel set 4 */ 2, RANGE_6G_20M_1_233, RANGE_6G_20M_2_2,
};

/** Channel set indices */
enum channel_set {
    CHANNEL_SET_0   = 0,   CHANNEL_SET_1   = 1,   CHANNEL_SET_2   = 2,   CHANNEL_SET_3   = 3,
    CHANNEL_SET_4   = 4,
};

/** Encodes extended rate as difference from WL_RATE_1X3_DSSS_1 */
#define ER(ext_rate) (unsigned char)(ext_rate - WL_RATE_1X3_DSSS_1)

/** Encodes extended 4TX rate as difference from WL_RATE_1X4_DSSS_1 */
#define ER4(rate_4tx) (unsigned char)(rate_4tx - WL_RATE_1X4_DSSS_1)

/** 2.4G 20M rate sets */
static const unsigned char rate_sets_2g_20m[] = {
    /* 2.4G 20M rate set 0 */ 12,
    WL_RATE_1X1_DSSS_1,              WL_RATE_1X1_DSSS_2,              WL_RATE_1X1_DSSS_5_5,            WL_RATE_1X1_DSSS_11,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    /* 2.4G 20M rate set 1 */ 148,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_DSSS_1,              WL_RATE_1X2_DSSS_2,
    WL_RATE_1X2_DSSS_5_5,            WL_RATE_1X2_DSSS_11 ,            WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
    /* 2.4G 20M rate set 2 */ 64,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,          WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,
    WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,         WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,
    WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,            WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,
    WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,            WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,            WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,
    WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,           WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,       WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,
    WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,      WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,
    /* 2.4G 20M rate set 3 */ 64,
    WL_RATE_1X2_DSSS_1,              WL_RATE_1X2_DSSS_2,              WL_RATE_1X2_DSSS_5_5,            WL_RATE_1X2_DSSS_11 ,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
    /* 2.4G 20M rate set 4 */ 84,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
};

/** 2.4G 20M rate set indices */
enum rate_set_2g_20m {
    RATE_SET_2G_20M_0   = 0,      RATE_SET_2G_20M_1   = 1,      RATE_SET_2G_20M_2   = 2,      RATE_SET_2G_20M_3   = 3,
    RATE_SET_2G_20M_4   = 4,
};

static const unsigned short rate_sets_index_2g_20m[] = {
         0,     13,    162,    227,    292,
};

/** 5G 20M rate sets */
static const unsigned char rate_sets_5g_20m[] = {
    /* 5G 20M rate set 0 */ 144,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
    /* 5G 20M rate set 1 */ 8,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
};

/** 5G 20M rate set indices */
enum rate_set_5g_20m {
    RATE_SET_5G_20M_0   = 0,      RATE_SET_5G_20M_1   = 1,
};

static const unsigned short rate_sets_index_5g_20m[] = {
         0,    145,
};

/** 6G 20M rate sets */
static const unsigned char rate_sets_6g_20m[] = {
    /* 6G 20M rate set 0 */ 76,
    WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,          WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,
    WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,         WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
    /* 6G 20M rate set 1 */ 8,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
};

/** 6G 20M rate set indices */
enum rate_set_6g_20m {
    RATE_SET_6G_20M_0   = 0,      RATE_SET_6G_20M_1   = 1,
};

static const unsigned short rate_sets_index_6g_20m[] = {
         0,     77,
};

/** 2.4G 40M rate sets */
static const unsigned char rate_sets_2g_40m[] = {
    /* 2.4G 40M rate set 0 */ 152,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 2.4G 40M rate set indices */
enum rate_set_2g_40m {
    RATE_SET_2G_40M_0   = 0,
};

static const unsigned short rate_sets_index_2g_40m[] = {
         0,
};

/** 5G 40M rate sets */
static const unsigned char rate_sets_5g_40m[] = {
    /* 5G 40M rate set 0 */ 152,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 5G 40M rate set indices */
enum rate_set_5g_40m {
    RATE_SET_5G_40M_0   = 0,
};

static const unsigned short rate_sets_index_5g_40m[] = {
         0,
};

/** 6G 40M rate sets */
static const unsigned char rate_sets_6g_40m[] = {
    /* 6G 40M rate set 0 */ 84,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,          WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,
    WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,         WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 6G 40M rate set indices */
enum rate_set_6g_40m {
    RATE_SET_6G_40M_0   = 0,
};

static const unsigned short rate_sets_index_6g_40m[] = {
         0,
};

/** 5G 80M rate sets */
static const unsigned char rate_sets_5g_80m[] = {
    /* 5G 80M rate set 0 */ 152,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 5G 80M rate set indices */
enum rate_set_5g_80m {
    RATE_SET_5G_80M_0   = 0,
};

static const unsigned short rate_sets_index_5g_80m[] = {
         0,
};

/** 6G 80M rate sets */
static const unsigned char rate_sets_6g_80m[] = {
    /* 6G 80M rate set 0 */ 84,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,          WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,
    WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,         WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 6G 80M rate set indices */
enum rate_set_6g_80m {
    RATE_SET_6G_80M_0   = 0,
};

static const unsigned short rate_sets_index_6g_80m[] = {
         0,
};

/** 5G 160M rate sets */
static const unsigned char rate_sets_5g_160m[] = {
    /* 5G 160M rate set 0 */ 152,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X1_MCS0,                WL_RATE_1X1_MCS1,                WL_RATE_1X1_MCS2,                WL_RATE_1X1_MCS3,
    WL_RATE_1X1_MCS4,                WL_RATE_1X1_MCS5,                WL_RATE_1X1_MCS6,                WL_RATE_1X1_MCS7,
    WL_RATE_1X1_VHT8SS1,             WL_RATE_1X1_VHT9SS1,             WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,
    WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,         WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,
    WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,         WL_RATE_1X2_CDD_MCS0,            WL_RATE_1X2_CDD_MCS1,
    WL_RATE_1X2_CDD_MCS2,            WL_RATE_1X2_CDD_MCS3,            WL_RATE_1X2_CDD_MCS4,            WL_RATE_1X2_CDD_MCS5,
    WL_RATE_1X2_CDD_MCS6,            WL_RATE_1X2_CDD_MCS7,            WL_RATE_1X2_VHT8SS1,             WL_RATE_1X2_VHT9SS1,
    WL_RATE_2X2_STBC_MCS0,           WL_RATE_2X2_STBC_MCS1,           WL_RATE_2X2_STBC_MCS2,           WL_RATE_2X2_STBC_MCS3,
    WL_RATE_2X2_STBC_MCS4,           WL_RATE_2X2_STBC_MCS5,           WL_RATE_2X2_STBC_MCS6,           WL_RATE_2X2_STBC_MCS7,
    WL_RATE_2X2_STBC_VHT8SS1,        WL_RATE_2X2_STBC_VHT9SS1,        WL_RATE_2X2_SDM_MCS8,            WL_RATE_2X2_SDM_MCS9,
    WL_RATE_2X2_SDM_MCS10,           WL_RATE_2X2_SDM_MCS11,           WL_RATE_2X2_SDM_MCS12,           WL_RATE_2X2_SDM_MCS13,
    WL_RATE_2X2_SDM_MCS14,           WL_RATE_2X2_SDM_MCS15,           WL_RATE_2X2_VHT8SS2,             WL_RATE_2X2_VHT9SS2,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X2_TXBF_MCS0,           WL_RATE_1X2_TXBF_MCS1,           WL_RATE_1X2_TXBF_MCS2,           WL_RATE_1X2_TXBF_MCS3,
    WL_RATE_1X2_TXBF_MCS4,           WL_RATE_1X2_TXBF_MCS5,           WL_RATE_1X2_TXBF_MCS6,           WL_RATE_1X2_TXBF_MCS7,
    WL_RATE_1X2_TXBF_VHT8SS1,        WL_RATE_1X2_TXBF_VHT9SS1,        WL_RATE_2X2_TXBF_SDM_MCS8,       WL_RATE_2X2_TXBF_SDM_MCS9,
    WL_RATE_2X2_TXBF_SDM_MCS10,      WL_RATE_2X2_TXBF_SDM_MCS11,      WL_RATE_2X2_TXBF_SDM_MCS12,      WL_RATE_2X2_TXBF_SDM_MCS13,
    WL_RATE_2X2_TXBF_SDM_MCS14,      WL_RATE_2X2_TXBF_SDM_MCS15,      WL_RATE_P_1X1_VHT10SS1,          WL_RATE_P_1X1_VHT11SS1,
    WL_RATE_P_1X2_VHT10SS1,          WL_RATE_P_1X2_VHT11SS1,          WL_RATE_P_2X2_STBC_VHT10SS1,     WL_RATE_P_2X2_STBC_VHT11SS1,
    WL_RATE_P_1X2_TXBF_VHT10SS1,     WL_RATE_P_1X2_TXBF_VHT11SS1,     WL_RATE_P_2X2_VHT10SS2,          WL_RATE_P_2X2_VHT11SS2,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 5G 160M rate set indices */
enum rate_set_5g_160m {
    RATE_SET_5G_160M_0   = 0,
};

static const unsigned short rate_sets_index_5g_160m[] = {
         0,
};

/** 6G 160M rate sets */
static const unsigned char rate_sets_6g_160m[] = {
    /* 6G 160M rate set 0 */ 84,
    WL_RATE_1X1_OFDM_6,              WL_RATE_1X1_OFDM_9,              WL_RATE_1X1_OFDM_12,             WL_RATE_1X1_OFDM_18,
    WL_RATE_1X1_OFDM_24,             WL_RATE_1X1_OFDM_36,             WL_RATE_1X1_OFDM_48,             WL_RATE_1X1_OFDM_54,
    WL_RATE_1X2_CDD_OFDM_6,          WL_RATE_1X2_CDD_OFDM_9,          WL_RATE_1X2_CDD_OFDM_12,         WL_RATE_1X2_CDD_OFDM_18,
    WL_RATE_1X2_CDD_OFDM_24,         WL_RATE_1X2_CDD_OFDM_36,         WL_RATE_1X2_CDD_OFDM_48,         WL_RATE_1X2_CDD_OFDM_54,
    WL_RATE_1X2_TXBF_OFDM_6,         WL_RATE_1X2_TXBF_OFDM_9,         WL_RATE_1X2_TXBF_OFDM_12,        WL_RATE_1X2_TXBF_OFDM_18,
    WL_RATE_1X2_TXBF_OFDM_24,        WL_RATE_1X2_TXBF_OFDM_36,        WL_RATE_1X2_TXBF_OFDM_48,        WL_RATE_1X2_TXBF_OFDM_54,
    WL_RATE_1X1_HE0SS1,              WL_RATE_1X1_HE1SS1,              WL_RATE_1X1_HE2SS1,              WL_RATE_1X1_HE3SS1,
    WL_RATE_1X1_HE4SS1,              WL_RATE_1X1_HE5SS1,              WL_RATE_1X1_HE6SS1,              WL_RATE_1X1_HE7SS1,
    WL_RATE_1X1_HE8SS1,              WL_RATE_1X1_HE9SS1,              WL_RATE_1X1_HE10SS1,             WL_RATE_1X1_HE11SS1,
    WL_RATE_1X2_HE0SS1,              WL_RATE_1X2_HE1SS1,              WL_RATE_1X2_HE2SS1,              WL_RATE_1X2_HE3SS1,
    WL_RATE_1X2_HE4SS1,              WL_RATE_1X2_HE5SS1,              WL_RATE_1X2_HE6SS1,              WL_RATE_1X2_HE7SS1,
    WL_RATE_1X2_HE8SS1,              WL_RATE_1X2_HE9SS1,              WL_RATE_1X2_HE10SS1,             WL_RATE_1X2_HE11SS1,
    WL_RATE_1X2_TXBF_HE0SS1,         WL_RATE_1X2_TXBF_HE1SS1,         WL_RATE_1X2_TXBF_HE2SS1,         WL_RATE_1X2_TXBF_HE3SS1,
    WL_RATE_1X2_TXBF_HE4SS1,         WL_RATE_1X2_TXBF_HE5SS1,         WL_RATE_1X2_TXBF_HE6SS1,         WL_RATE_1X2_TXBF_HE7SS1,
    WL_RATE_1X2_TXBF_HE8SS1,         WL_RATE_1X2_TXBF_HE9SS1,         WL_RATE_1X2_TXBF_HE10SS1,        WL_RATE_1X2_TXBF_HE11SS1,
    WL_RATE_2X2_HE0SS2,              WL_RATE_2X2_HE1SS2,              WL_RATE_2X2_HE2SS2,              WL_RATE_2X2_HE3SS2,
    WL_RATE_2X2_HE4SS2,              WL_RATE_2X2_HE5SS2,              WL_RATE_2X2_HE6SS2,              WL_RATE_2X2_HE7SS2,
    WL_RATE_2X2_HE8SS2,              WL_RATE_2X2_HE9SS2,              WL_RATE_2X2_HE10SS2,             WL_RATE_2X2_HE11SS2,
    WL_RATE_2X2_TXBF_HE0SS2,         WL_RATE_2X2_TXBF_HE1SS2,         WL_RATE_2X2_TXBF_HE2SS2,         WL_RATE_2X2_TXBF_HE3SS2,
    WL_RATE_2X2_TXBF_HE4SS2,         WL_RATE_2X2_TXBF_HE5SS2,         WL_RATE_2X2_TXBF_HE6SS2,         WL_RATE_2X2_TXBF_HE7SS2,
    WL_RATE_2X2_TXBF_HE8SS2,         WL_RATE_2X2_TXBF_HE9SS2,         WL_RATE_2X2_TXBF_HE10SS2,        WL_RATE_2X2_TXBF_HE11SS2,
};

/** 6G 160M rate set indices */
enum rate_set_6g_160m {
    RATE_SET_6G_160M_0   = 0,
};

static const unsigned short rate_sets_index_6g_160m[] = {
         0,
};

/* No 5G 320M rate sets */

/* No 6G 320M rate sets */

/** 2.4G 20M ext rate sets */
static const unsigned char rate_sets_2g_20m_ext[] = {
    /* 2.4G 20M ext rate set 0 */ 172,
    ER(WL_RATE_1X3_DSSS_1),          ER(WL_RATE_1X3_DSSS_2),          ER(WL_RATE_1X3_DSSS_5_5),        ER(WL_RATE_1X3_DSSS_11),
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_CDD_MCS0),        ER(WL_RATE_1X3_CDD_MCS1),        ER(WL_RATE_1X3_CDD_MCS2),        ER(WL_RATE_1X3_CDD_MCS3),
    ER(WL_RATE_1X3_CDD_MCS4),        ER(WL_RATE_1X3_CDD_MCS5),        ER(WL_RATE_1X3_CDD_MCS6),        ER(WL_RATE_1X3_CDD_MCS7),
    ER(WL_RATE_1X3_VHT8SS1),         ER(WL_RATE_1X3_VHT9SS1),         ER(WL_RATE_2X3_STBC_MCS0),       ER(WL_RATE_2X3_STBC_MCS1),
    ER(WL_RATE_2X3_STBC_MCS2),       ER(WL_RATE_2X3_STBC_MCS3),       ER(WL_RATE_2X3_STBC_MCS4),       ER(WL_RATE_2X3_STBC_MCS5),
    ER(WL_RATE_2X3_STBC_MCS6),       ER(WL_RATE_2X3_STBC_MCS7),       ER(WL_RATE_2X3_STBC_VHT8SS1),    ER(WL_RATE_2X3_STBC_VHT9SS1),
    ER(WL_RATE_2X3_SDM_MCS8),        ER(WL_RATE_2X3_SDM_MCS9),        ER(WL_RATE_2X3_SDM_MCS10),       ER(WL_RATE_2X3_SDM_MCS11),
    ER(WL_RATE_2X3_SDM_MCS12),       ER(WL_RATE_2X3_SDM_MCS13),       ER(WL_RATE_2X3_SDM_MCS14),       ER(WL_RATE_2X3_SDM_MCS15),
    ER(WL_RATE_2X3_VHT8SS2),         ER(WL_RATE_2X3_VHT9SS2),         ER(WL_RATE_3X3_SDM_MCS16),       ER(WL_RATE_3X3_SDM_MCS17),
    ER(WL_RATE_3X3_SDM_MCS18),       ER(WL_RATE_3X3_SDM_MCS19),       ER(WL_RATE_3X3_SDM_MCS20),       ER(WL_RATE_3X3_SDM_MCS21),
    ER(WL_RATE_3X3_SDM_MCS22),       ER(WL_RATE_3X3_SDM_MCS23),       ER(WL_RATE_3X3_VHT8SS3),         ER(WL_RATE_3X3_VHT9SS3),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_TXBF_MCS0),       ER(WL_RATE_1X3_TXBF_MCS1),       ER(WL_RATE_1X3_TXBF_MCS2),       ER(WL_RATE_1X3_TXBF_MCS3),
    ER(WL_RATE_1X3_TXBF_MCS4),       ER(WL_RATE_1X3_TXBF_MCS5),       ER(WL_RATE_1X3_TXBF_MCS6),       ER(WL_RATE_1X3_TXBF_MCS7),
    ER(WL_RATE_1X3_TXBF_VHT8SS1),    ER(WL_RATE_1X3_TXBF_VHT9SS1),    ER(WL_RATE_2X3_TXBF_SDM_MCS8),   ER(WL_RATE_2X3_TXBF_SDM_MCS9),
    ER(WL_RATE_2X3_TXBF_SDM_MCS10),  ER(WL_RATE_2X3_TXBF_SDM_MCS11),  ER(WL_RATE_2X3_TXBF_SDM_MCS12),  ER(WL_RATE_2X3_TXBF_SDM_MCS13),
    ER(WL_RATE_2X3_TXBF_SDM_MCS14),  ER(WL_RATE_2X3_TXBF_SDM_MCS15),  ER(WL_RATE_2X3_TXBF_VHT8SS2),    ER(WL_RATE_2X3_TXBF_VHT9SS2),
    ER(WL_RATE_3X3_TXBF_SDM_MCS16),  ER(WL_RATE_3X3_TXBF_SDM_MCS17),  ER(WL_RATE_3X3_TXBF_SDM_MCS18),  ER(WL_RATE_3X3_TXBF_SDM_MCS19),
    ER(WL_RATE_3X3_TXBF_SDM_MCS20),  ER(WL_RATE_3X3_TXBF_SDM_MCS21),  ER(WL_RATE_3X3_TXBF_SDM_MCS22),  ER(WL_RATE_3X3_TXBF_SDM_MCS23),
    ER(WL_RATE_P_1X3_VHT10SS1),      ER(WL_RATE_P_1X3_VHT11SS1),      ER(WL_RATE_P_2X3_STBC_VHT10SS1), ER(WL_RATE_P_2X3_STBC_VHT11SS1),
    ER(WL_RATE_P_1X3_TXBF_VHT10SS1), ER(WL_RATE_P_1X3_TXBF_VHT11SS1), ER(WL_RATE_P_2X3_VHT10SS2),      ER(WL_RATE_P_2X3_VHT11SS2),
    ER(WL_RATE_P_2X3_TXBF_VHT10SS2), ER(WL_RATE_P_2X3_TXBF_VHT11SS2), ER(WL_RATE_P_3X3_VHT10SS3),      ER(WL_RATE_P_3X3_VHT11SS3),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 2.4G 20M ext rate set indices */
enum rate_set_2g_20m_ext {
    RATE_SET_2G_20M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_2g_20m_ext[] = {
         0,
};

/** 5G 20M ext rate sets */
static const unsigned char rate_sets_5g_20m_ext[] = {
    /* 5G 20M ext rate set 0 */ 168,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_CDD_MCS0),        ER(WL_RATE_1X3_CDD_MCS1),        ER(WL_RATE_1X3_CDD_MCS2),        ER(WL_RATE_1X3_CDD_MCS3),
    ER(WL_RATE_1X3_CDD_MCS4),        ER(WL_RATE_1X3_CDD_MCS5),        ER(WL_RATE_1X3_CDD_MCS6),        ER(WL_RATE_1X3_CDD_MCS7),
    ER(WL_RATE_1X3_VHT8SS1),         ER(WL_RATE_1X3_VHT9SS1),         ER(WL_RATE_2X3_STBC_MCS0),       ER(WL_RATE_2X3_STBC_MCS1),
    ER(WL_RATE_2X3_STBC_MCS2),       ER(WL_RATE_2X3_STBC_MCS3),       ER(WL_RATE_2X3_STBC_MCS4),       ER(WL_RATE_2X3_STBC_MCS5),
    ER(WL_RATE_2X3_STBC_MCS6),       ER(WL_RATE_2X3_STBC_MCS7),       ER(WL_RATE_2X3_STBC_VHT8SS1),    ER(WL_RATE_2X3_STBC_VHT9SS1),
    ER(WL_RATE_2X3_SDM_MCS8),        ER(WL_RATE_2X3_SDM_MCS9),        ER(WL_RATE_2X3_SDM_MCS10),       ER(WL_RATE_2X3_SDM_MCS11),
    ER(WL_RATE_2X3_SDM_MCS12),       ER(WL_RATE_2X3_SDM_MCS13),       ER(WL_RATE_2X3_SDM_MCS14),       ER(WL_RATE_2X3_SDM_MCS15),
    ER(WL_RATE_2X3_VHT8SS2),         ER(WL_RATE_2X3_VHT9SS2),         ER(WL_RATE_3X3_SDM_MCS16),       ER(WL_RATE_3X3_SDM_MCS17),
    ER(WL_RATE_3X3_SDM_MCS18),       ER(WL_RATE_3X3_SDM_MCS19),       ER(WL_RATE_3X3_SDM_MCS20),       ER(WL_RATE_3X3_SDM_MCS21),
    ER(WL_RATE_3X3_SDM_MCS22),       ER(WL_RATE_3X3_SDM_MCS23),       ER(WL_RATE_3X3_VHT8SS3),         ER(WL_RATE_3X3_VHT9SS3),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_TXBF_MCS0),       ER(WL_RATE_1X3_TXBF_MCS1),       ER(WL_RATE_1X3_TXBF_MCS2),       ER(WL_RATE_1X3_TXBF_MCS3),
    ER(WL_RATE_1X3_TXBF_MCS4),       ER(WL_RATE_1X3_TXBF_MCS5),       ER(WL_RATE_1X3_TXBF_MCS6),       ER(WL_RATE_1X3_TXBF_MCS7),
    ER(WL_RATE_1X3_TXBF_VHT8SS1),    ER(WL_RATE_1X3_TXBF_VHT9SS1),    ER(WL_RATE_2X3_TXBF_SDM_MCS8),   ER(WL_RATE_2X3_TXBF_SDM_MCS9),
    ER(WL_RATE_2X3_TXBF_SDM_MCS10),  ER(WL_RATE_2X3_TXBF_SDM_MCS11),  ER(WL_RATE_2X3_TXBF_SDM_MCS12),  ER(WL_RATE_2X3_TXBF_SDM_MCS13),
    ER(WL_RATE_2X3_TXBF_SDM_MCS14),  ER(WL_RATE_2X3_TXBF_SDM_MCS15),  ER(WL_RATE_2X3_TXBF_VHT8SS2),    ER(WL_RATE_2X3_TXBF_VHT9SS2),
    ER(WL_RATE_3X3_TXBF_SDM_MCS16),  ER(WL_RATE_3X3_TXBF_SDM_MCS17),  ER(WL_RATE_3X3_TXBF_SDM_MCS18),  ER(WL_RATE_3X3_TXBF_SDM_MCS19),
    ER(WL_RATE_3X3_TXBF_SDM_MCS20),  ER(WL_RATE_3X3_TXBF_SDM_MCS21),  ER(WL_RATE_3X3_TXBF_SDM_MCS22),  ER(WL_RATE_3X3_TXBF_SDM_MCS23),
    ER(WL_RATE_P_1X3_VHT10SS1),      ER(WL_RATE_P_1X3_VHT11SS1),      ER(WL_RATE_P_2X3_STBC_VHT10SS1), ER(WL_RATE_P_2X3_STBC_VHT11SS1),
    ER(WL_RATE_P_1X3_TXBF_VHT10SS1), ER(WL_RATE_P_1X3_TXBF_VHT11SS1), ER(WL_RATE_P_2X3_VHT10SS2),      ER(WL_RATE_P_2X3_VHT11SS2),
    ER(WL_RATE_P_2X3_TXBF_VHT10SS2), ER(WL_RATE_P_2X3_TXBF_VHT11SS2), ER(WL_RATE_P_3X3_VHT10SS3),      ER(WL_RATE_P_3X3_VHT11SS3),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 5G 20M ext rate set indices */
enum rate_set_5g_20m_ext {
    RATE_SET_5G_20M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_5g_20m_ext[] = {
         0,
};

/** 6G 20M ext rate sets */
static const unsigned char rate_sets_6g_20m_ext[] = {
    /* 6G 20M ext rate set 0 */ 88,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 6G 20M ext rate set indices */
enum rate_set_6g_20m_ext {
    RATE_SET_6G_20M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_6g_20m_ext[] = {
         0,
};

/** 2.4G 40M ext rate sets */
static const unsigned char rate_sets_2g_40m_ext[] = {
    /* 2.4G 40M ext rate set 0 */ 168,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_CDD_MCS0),        ER(WL_RATE_1X3_CDD_MCS1),        ER(WL_RATE_1X3_CDD_MCS2),        ER(WL_RATE_1X3_CDD_MCS3),
    ER(WL_RATE_1X3_CDD_MCS4),        ER(WL_RATE_1X3_CDD_MCS5),        ER(WL_RATE_1X3_CDD_MCS6),        ER(WL_RATE_1X3_CDD_MCS7),
    ER(WL_RATE_1X3_VHT8SS1),         ER(WL_RATE_1X3_VHT9SS1),         ER(WL_RATE_2X3_STBC_MCS0),       ER(WL_RATE_2X3_STBC_MCS1),
    ER(WL_RATE_2X3_STBC_MCS2),       ER(WL_RATE_2X3_STBC_MCS3),       ER(WL_RATE_2X3_STBC_MCS4),       ER(WL_RATE_2X3_STBC_MCS5),
    ER(WL_RATE_2X3_STBC_MCS6),       ER(WL_RATE_2X3_STBC_MCS7),       ER(WL_RATE_2X3_STBC_VHT8SS1),    ER(WL_RATE_2X3_STBC_VHT9SS1),
    ER(WL_RATE_2X3_SDM_MCS8),        ER(WL_RATE_2X3_SDM_MCS9),        ER(WL_RATE_2X3_SDM_MCS10),       ER(WL_RATE_2X3_SDM_MCS11),
    ER(WL_RATE_2X3_SDM_MCS12),       ER(WL_RATE_2X3_SDM_MCS13),       ER(WL_RATE_2X3_SDM_MCS14),       ER(WL_RATE_2X3_SDM_MCS15),
    ER(WL_RATE_2X3_VHT8SS2),         ER(WL_RATE_2X3_VHT9SS2),         ER(WL_RATE_3X3_SDM_MCS16),       ER(WL_RATE_3X3_SDM_MCS17),
    ER(WL_RATE_3X3_SDM_MCS18),       ER(WL_RATE_3X3_SDM_MCS19),       ER(WL_RATE_3X3_SDM_MCS20),       ER(WL_RATE_3X3_SDM_MCS21),
    ER(WL_RATE_3X3_SDM_MCS22),       ER(WL_RATE_3X3_SDM_MCS23),       ER(WL_RATE_3X3_VHT8SS3),         ER(WL_RATE_3X3_VHT9SS3),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_TXBF_MCS0),       ER(WL_RATE_1X3_TXBF_MCS1),       ER(WL_RATE_1X3_TXBF_MCS2),       ER(WL_RATE_1X3_TXBF_MCS3),
    ER(WL_RATE_1X3_TXBF_MCS4),       ER(WL_RATE_1X3_TXBF_MCS5),       ER(WL_RATE_1X3_TXBF_MCS6),       ER(WL_RATE_1X3_TXBF_MCS7),
    ER(WL_RATE_1X3_TXBF_VHT8SS1),    ER(WL_RATE_1X3_TXBF_VHT9SS1),    ER(WL_RATE_2X3_TXBF_SDM_MCS8),   ER(WL_RATE_2X3_TXBF_SDM_MCS9),
    ER(WL_RATE_2X3_TXBF_SDM_MCS10),  ER(WL_RATE_2X3_TXBF_SDM_MCS11),  ER(WL_RATE_2X3_TXBF_SDM_MCS12),  ER(WL_RATE_2X3_TXBF_SDM_MCS13),
    ER(WL_RATE_2X3_TXBF_SDM_MCS14),  ER(WL_RATE_2X3_TXBF_SDM_MCS15),  ER(WL_RATE_2X3_TXBF_VHT8SS2),    ER(WL_RATE_2X3_TXBF_VHT9SS2),
    ER(WL_RATE_3X3_TXBF_SDM_MCS16),  ER(WL_RATE_3X3_TXBF_SDM_MCS17),  ER(WL_RATE_3X3_TXBF_SDM_MCS18),  ER(WL_RATE_3X3_TXBF_SDM_MCS19),
    ER(WL_RATE_3X3_TXBF_SDM_MCS20),  ER(WL_RATE_3X3_TXBF_SDM_MCS21),  ER(WL_RATE_3X3_TXBF_SDM_MCS22),  ER(WL_RATE_3X3_TXBF_SDM_MCS23),
    ER(WL_RATE_P_1X3_VHT10SS1),      ER(WL_RATE_P_1X3_VHT11SS1),      ER(WL_RATE_P_2X3_STBC_VHT10SS1), ER(WL_RATE_P_2X3_STBC_VHT11SS1),
    ER(WL_RATE_P_1X3_TXBF_VHT10SS1), ER(WL_RATE_P_1X3_TXBF_VHT11SS1), ER(WL_RATE_P_2X3_VHT10SS2),      ER(WL_RATE_P_2X3_VHT11SS2),
    ER(WL_RATE_P_2X3_TXBF_VHT10SS2), ER(WL_RATE_P_2X3_TXBF_VHT11SS2), ER(WL_RATE_P_3X3_VHT10SS3),      ER(WL_RATE_P_3X3_VHT11SS3),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 2.4G 40M ext rate set indices */
enum rate_set_2g_40m_ext {
    RATE_SET_2G_40M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_2g_40m_ext[] = {
         0,
};

/** 5G 40M ext rate sets */
static const unsigned char rate_sets_5g_40m_ext[] = {
    /* 5G 40M ext rate set 0 */ 168,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_CDD_MCS0),        ER(WL_RATE_1X3_CDD_MCS1),        ER(WL_RATE_1X3_CDD_MCS2),        ER(WL_RATE_1X3_CDD_MCS3),
    ER(WL_RATE_1X3_CDD_MCS4),        ER(WL_RATE_1X3_CDD_MCS5),        ER(WL_RATE_1X3_CDD_MCS6),        ER(WL_RATE_1X3_CDD_MCS7),
    ER(WL_RATE_1X3_VHT8SS1),         ER(WL_RATE_1X3_VHT9SS1),         ER(WL_RATE_2X3_STBC_MCS0),       ER(WL_RATE_2X3_STBC_MCS1),
    ER(WL_RATE_2X3_STBC_MCS2),       ER(WL_RATE_2X3_STBC_MCS3),       ER(WL_RATE_2X3_STBC_MCS4),       ER(WL_RATE_2X3_STBC_MCS5),
    ER(WL_RATE_2X3_STBC_MCS6),       ER(WL_RATE_2X3_STBC_MCS7),       ER(WL_RATE_2X3_STBC_VHT8SS1),    ER(WL_RATE_2X3_STBC_VHT9SS1),
    ER(WL_RATE_2X3_SDM_MCS8),        ER(WL_RATE_2X3_SDM_MCS9),        ER(WL_RATE_2X3_SDM_MCS10),       ER(WL_RATE_2X3_SDM_MCS11),
    ER(WL_RATE_2X3_SDM_MCS12),       ER(WL_RATE_2X3_SDM_MCS13),       ER(WL_RATE_2X3_SDM_MCS14),       ER(WL_RATE_2X3_SDM_MCS15),
    ER(WL_RATE_2X3_VHT8SS2),         ER(WL_RATE_2X3_VHT9SS2),         ER(WL_RATE_3X3_SDM_MCS16),       ER(WL_RATE_3X3_SDM_MCS17),
    ER(WL_RATE_3X3_SDM_MCS18),       ER(WL_RATE_3X3_SDM_MCS19),       ER(WL_RATE_3X3_SDM_MCS20),       ER(WL_RATE_3X3_SDM_MCS21),
    ER(WL_RATE_3X3_SDM_MCS22),       ER(WL_RATE_3X3_SDM_MCS23),       ER(WL_RATE_3X3_VHT8SS3),         ER(WL_RATE_3X3_VHT9SS3),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_TXBF_MCS0),       ER(WL_RATE_1X3_TXBF_MCS1),       ER(WL_RATE_1X3_TXBF_MCS2),       ER(WL_RATE_1X3_TXBF_MCS3),
    ER(WL_RATE_1X3_TXBF_MCS4),       ER(WL_RATE_1X3_TXBF_MCS5),       ER(WL_RATE_1X3_TXBF_MCS6),       ER(WL_RATE_1X3_TXBF_MCS7),
    ER(WL_RATE_1X3_TXBF_VHT8SS1),    ER(WL_RATE_1X3_TXBF_VHT9SS1),    ER(WL_RATE_2X3_TXBF_SDM_MCS8),   ER(WL_RATE_2X3_TXBF_SDM_MCS9),
    ER(WL_RATE_2X3_TXBF_SDM_MCS10),  ER(WL_RATE_2X3_TXBF_SDM_MCS11),  ER(WL_RATE_2X3_TXBF_SDM_MCS12),  ER(WL_RATE_2X3_TXBF_SDM_MCS13),
    ER(WL_RATE_2X3_TXBF_SDM_MCS14),  ER(WL_RATE_2X3_TXBF_SDM_MCS15),  ER(WL_RATE_2X3_TXBF_VHT8SS2),    ER(WL_RATE_2X3_TXBF_VHT9SS2),
    ER(WL_RATE_3X3_TXBF_SDM_MCS16),  ER(WL_RATE_3X3_TXBF_SDM_MCS17),  ER(WL_RATE_3X3_TXBF_SDM_MCS18),  ER(WL_RATE_3X3_TXBF_SDM_MCS19),
    ER(WL_RATE_3X3_TXBF_SDM_MCS20),  ER(WL_RATE_3X3_TXBF_SDM_MCS21),  ER(WL_RATE_3X3_TXBF_SDM_MCS22),  ER(WL_RATE_3X3_TXBF_SDM_MCS23),
    ER(WL_RATE_P_1X3_VHT10SS1),      ER(WL_RATE_P_1X3_VHT11SS1),      ER(WL_RATE_P_2X3_STBC_VHT10SS1), ER(WL_RATE_P_2X3_STBC_VHT11SS1),
    ER(WL_RATE_P_1X3_TXBF_VHT10SS1), ER(WL_RATE_P_1X3_TXBF_VHT11SS1), ER(WL_RATE_P_2X3_VHT10SS2),      ER(WL_RATE_P_2X3_VHT11SS2),
    ER(WL_RATE_P_2X3_TXBF_VHT10SS2), ER(WL_RATE_P_2X3_TXBF_VHT11SS2), ER(WL_RATE_P_3X3_VHT10SS3),      ER(WL_RATE_P_3X3_VHT11SS3),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 5G 40M ext rate set indices */
enum rate_set_5g_40m_ext {
    RATE_SET_5G_40M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_5g_40m_ext[] = {
         0,
};

/** 6G 40M ext rate sets */
static const unsigned char rate_sets_6g_40m_ext[] = {
    /* 6G 40M ext rate set 0 */ 88,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 6G 40M ext rate set indices */
enum rate_set_6g_40m_ext {
    RATE_SET_6G_40M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_6g_40m_ext[] = {
         0,
};

/** 5G 80M ext rate sets */
static const unsigned char rate_sets_5g_80m_ext[] = {
    /* 5G 80M ext rate set 0 */ 168,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_CDD_MCS0),        ER(WL_RATE_1X3_CDD_MCS1),        ER(WL_RATE_1X3_CDD_MCS2),        ER(WL_RATE_1X3_CDD_MCS3),
    ER(WL_RATE_1X3_CDD_MCS4),        ER(WL_RATE_1X3_CDD_MCS5),        ER(WL_RATE_1X3_CDD_MCS6),        ER(WL_RATE_1X3_CDD_MCS7),
    ER(WL_RATE_1X3_VHT8SS1),         ER(WL_RATE_1X3_VHT9SS1),         ER(WL_RATE_2X3_STBC_MCS0),       ER(WL_RATE_2X3_STBC_MCS1),
    ER(WL_RATE_2X3_STBC_MCS2),       ER(WL_RATE_2X3_STBC_MCS3),       ER(WL_RATE_2X3_STBC_MCS4),       ER(WL_RATE_2X3_STBC_MCS5),
    ER(WL_RATE_2X3_STBC_MCS6),       ER(WL_RATE_2X3_STBC_MCS7),       ER(WL_RATE_2X3_STBC_VHT8SS1),    ER(WL_RATE_2X3_STBC_VHT9SS1),
    ER(WL_RATE_2X3_SDM_MCS8),        ER(WL_RATE_2X3_SDM_MCS9),        ER(WL_RATE_2X3_SDM_MCS10),       ER(WL_RATE_2X3_SDM_MCS11),
    ER(WL_RATE_2X3_SDM_MCS12),       ER(WL_RATE_2X3_SDM_MCS13),       ER(WL_RATE_2X3_SDM_MCS14),       ER(WL_RATE_2X3_SDM_MCS15),
    ER(WL_RATE_2X3_VHT8SS2),         ER(WL_RATE_2X3_VHT9SS2),         ER(WL_RATE_3X3_SDM_MCS16),       ER(WL_RATE_3X3_SDM_MCS17),
    ER(WL_RATE_3X3_SDM_MCS18),       ER(WL_RATE_3X3_SDM_MCS19),       ER(WL_RATE_3X3_SDM_MCS20),       ER(WL_RATE_3X3_SDM_MCS21),
    ER(WL_RATE_3X3_SDM_MCS22),       ER(WL_RATE_3X3_SDM_MCS23),       ER(WL_RATE_3X3_VHT8SS3),         ER(WL_RATE_3X3_VHT9SS3),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_TXBF_MCS0),       ER(WL_RATE_1X3_TXBF_MCS1),       ER(WL_RATE_1X3_TXBF_MCS2),       ER(WL_RATE_1X3_TXBF_MCS3),
    ER(WL_RATE_1X3_TXBF_MCS4),       ER(WL_RATE_1X3_TXBF_MCS5),       ER(WL_RATE_1X3_TXBF_MCS6),       ER(WL_RATE_1X3_TXBF_MCS7),
    ER(WL_RATE_1X3_TXBF_VHT8SS1),    ER(WL_RATE_1X3_TXBF_VHT9SS1),    ER(WL_RATE_2X3_TXBF_SDM_MCS8),   ER(WL_RATE_2X3_TXBF_SDM_MCS9),
    ER(WL_RATE_2X3_TXBF_SDM_MCS10),  ER(WL_RATE_2X3_TXBF_SDM_MCS11),  ER(WL_RATE_2X3_TXBF_SDM_MCS12),  ER(WL_RATE_2X3_TXBF_SDM_MCS13),
    ER(WL_RATE_2X3_TXBF_SDM_MCS14),  ER(WL_RATE_2X3_TXBF_SDM_MCS15),  ER(WL_RATE_2X3_TXBF_VHT8SS2),    ER(WL_RATE_2X3_TXBF_VHT9SS2),
    ER(WL_RATE_3X3_TXBF_SDM_MCS16),  ER(WL_RATE_3X3_TXBF_SDM_MCS17),  ER(WL_RATE_3X3_TXBF_SDM_MCS18),  ER(WL_RATE_3X3_TXBF_SDM_MCS19),
    ER(WL_RATE_3X3_TXBF_SDM_MCS20),  ER(WL_RATE_3X3_TXBF_SDM_MCS21),  ER(WL_RATE_3X3_TXBF_SDM_MCS22),  ER(WL_RATE_3X3_TXBF_SDM_MCS23),
    ER(WL_RATE_P_1X3_VHT10SS1),      ER(WL_RATE_P_1X3_VHT11SS1),      ER(WL_RATE_P_2X3_STBC_VHT10SS1), ER(WL_RATE_P_2X3_STBC_VHT11SS1),
    ER(WL_RATE_P_1X3_TXBF_VHT10SS1), ER(WL_RATE_P_1X3_TXBF_VHT11SS1), ER(WL_RATE_P_2X3_VHT10SS2),      ER(WL_RATE_P_2X3_VHT11SS2),
    ER(WL_RATE_P_2X3_TXBF_VHT10SS2), ER(WL_RATE_P_2X3_TXBF_VHT11SS2), ER(WL_RATE_P_3X3_VHT10SS3),      ER(WL_RATE_P_3X3_VHT11SS3),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 5G 80M ext rate set indices */
enum rate_set_5g_80m_ext {
    RATE_SET_5G_80M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_5g_80m_ext[] = {
         0,
};

/** 6G 80M ext rate sets */
static const unsigned char rate_sets_6g_80m_ext[] = {
    /* 6G 80M ext rate set 0 */ 88,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 6G 80M ext rate set indices */
enum rate_set_6g_80m_ext {
    RATE_SET_6G_80M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_6g_80m_ext[] = {
         0,
};

/** 5G 160M ext rate sets */
static const unsigned char rate_sets_5g_160m_ext[] = {
    /* 5G 160M ext rate set 0 */ 168,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_CDD_MCS0),        ER(WL_RATE_1X3_CDD_MCS1),        ER(WL_RATE_1X3_CDD_MCS2),        ER(WL_RATE_1X3_CDD_MCS3),
    ER(WL_RATE_1X3_CDD_MCS4),        ER(WL_RATE_1X3_CDD_MCS5),        ER(WL_RATE_1X3_CDD_MCS6),        ER(WL_RATE_1X3_CDD_MCS7),
    ER(WL_RATE_1X3_VHT8SS1),         ER(WL_RATE_1X3_VHT9SS1),         ER(WL_RATE_2X3_STBC_MCS0),       ER(WL_RATE_2X3_STBC_MCS1),
    ER(WL_RATE_2X3_STBC_MCS2),       ER(WL_RATE_2X3_STBC_MCS3),       ER(WL_RATE_2X3_STBC_MCS4),       ER(WL_RATE_2X3_STBC_MCS5),
    ER(WL_RATE_2X3_STBC_MCS6),       ER(WL_RATE_2X3_STBC_MCS7),       ER(WL_RATE_2X3_STBC_VHT8SS1),    ER(WL_RATE_2X3_STBC_VHT9SS1),
    ER(WL_RATE_2X3_SDM_MCS8),        ER(WL_RATE_2X3_SDM_MCS9),        ER(WL_RATE_2X3_SDM_MCS10),       ER(WL_RATE_2X3_SDM_MCS11),
    ER(WL_RATE_2X3_SDM_MCS12),       ER(WL_RATE_2X3_SDM_MCS13),       ER(WL_RATE_2X3_SDM_MCS14),       ER(WL_RATE_2X3_SDM_MCS15),
    ER(WL_RATE_2X3_VHT8SS2),         ER(WL_RATE_2X3_VHT9SS2),         ER(WL_RATE_3X3_SDM_MCS16),       ER(WL_RATE_3X3_SDM_MCS17),
    ER(WL_RATE_3X3_SDM_MCS18),       ER(WL_RATE_3X3_SDM_MCS19),       ER(WL_RATE_3X3_SDM_MCS20),       ER(WL_RATE_3X3_SDM_MCS21),
    ER(WL_RATE_3X3_SDM_MCS22),       ER(WL_RATE_3X3_SDM_MCS23),       ER(WL_RATE_3X3_VHT8SS3),         ER(WL_RATE_3X3_VHT9SS3),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_TXBF_MCS0),       ER(WL_RATE_1X3_TXBF_MCS1),       ER(WL_RATE_1X3_TXBF_MCS2),       ER(WL_RATE_1X3_TXBF_MCS3),
    ER(WL_RATE_1X3_TXBF_MCS4),       ER(WL_RATE_1X3_TXBF_MCS5),       ER(WL_RATE_1X3_TXBF_MCS6),       ER(WL_RATE_1X3_TXBF_MCS7),
    ER(WL_RATE_1X3_TXBF_VHT8SS1),    ER(WL_RATE_1X3_TXBF_VHT9SS1),    ER(WL_RATE_2X3_TXBF_SDM_MCS8),   ER(WL_RATE_2X3_TXBF_SDM_MCS9),
    ER(WL_RATE_2X3_TXBF_SDM_MCS10),  ER(WL_RATE_2X3_TXBF_SDM_MCS11),  ER(WL_RATE_2X3_TXBF_SDM_MCS12),  ER(WL_RATE_2X3_TXBF_SDM_MCS13),
    ER(WL_RATE_2X3_TXBF_SDM_MCS14),  ER(WL_RATE_2X3_TXBF_SDM_MCS15),  ER(WL_RATE_2X3_TXBF_VHT8SS2),    ER(WL_RATE_2X3_TXBF_VHT9SS2),
    ER(WL_RATE_3X3_TXBF_SDM_MCS16),  ER(WL_RATE_3X3_TXBF_SDM_MCS17),  ER(WL_RATE_3X3_TXBF_SDM_MCS18),  ER(WL_RATE_3X3_TXBF_SDM_MCS19),
    ER(WL_RATE_3X3_TXBF_SDM_MCS20),  ER(WL_RATE_3X3_TXBF_SDM_MCS21),  ER(WL_RATE_3X3_TXBF_SDM_MCS22),  ER(WL_RATE_3X3_TXBF_SDM_MCS23),
    ER(WL_RATE_P_1X3_VHT10SS1),      ER(WL_RATE_P_1X3_VHT11SS1),      ER(WL_RATE_P_2X3_STBC_VHT10SS1), ER(WL_RATE_P_2X3_STBC_VHT11SS1),
    ER(WL_RATE_P_1X3_TXBF_VHT10SS1), ER(WL_RATE_P_1X3_TXBF_VHT11SS1), ER(WL_RATE_P_2X3_VHT10SS2),      ER(WL_RATE_P_2X3_VHT11SS2),
    ER(WL_RATE_P_2X3_TXBF_VHT10SS2), ER(WL_RATE_P_2X3_TXBF_VHT11SS2), ER(WL_RATE_P_3X3_VHT10SS3),      ER(WL_RATE_P_3X3_VHT11SS3),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 5G 160M ext rate set indices */
enum rate_set_5g_160m_ext {
    RATE_SET_5G_160M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_5g_160m_ext[] = {
         0,
};

/** 6G 160M ext rate sets */
static const unsigned char rate_sets_6g_160m_ext[] = {
    /* 6G 160M ext rate set 0 */ 88,
    ER(WL_RATE_1X3_CDD_OFDM_6),      ER(WL_RATE_1X3_CDD_OFDM_9),      ER(WL_RATE_1X3_CDD_OFDM_12),     ER(WL_RATE_1X3_CDD_OFDM_18),
    ER(WL_RATE_1X3_CDD_OFDM_24),     ER(WL_RATE_1X3_CDD_OFDM_36),     ER(WL_RATE_1X3_CDD_OFDM_48),     ER(WL_RATE_1X3_CDD_OFDM_54),
    ER(WL_RATE_1X3_TXBF_OFDM_6),     ER(WL_RATE_1X3_TXBF_OFDM_9),     ER(WL_RATE_1X3_TXBF_OFDM_12),    ER(WL_RATE_1X3_TXBF_OFDM_18),
    ER(WL_RATE_1X3_TXBF_OFDM_24),    ER(WL_RATE_1X3_TXBF_OFDM_36),    ER(WL_RATE_1X3_TXBF_OFDM_48),    ER(WL_RATE_1X3_TXBF_OFDM_54),
    ER(WL_RATE_1X3_HE0SS1),          ER(WL_RATE_1X3_HE1SS1),          ER(WL_RATE_1X3_HE2SS1),          ER(WL_RATE_1X3_HE3SS1),
    ER(WL_RATE_1X3_HE4SS1),          ER(WL_RATE_1X3_HE5SS1),          ER(WL_RATE_1X3_HE6SS1),          ER(WL_RATE_1X3_HE7SS1),
    ER(WL_RATE_1X3_HE8SS1),          ER(WL_RATE_1X3_HE9SS1),          ER(WL_RATE_1X3_HE10SS1),         ER(WL_RATE_1X3_HE11SS1),
    ER(WL_RATE_1X3_TXBF_HE0SS1),     ER(WL_RATE_1X3_TXBF_HE1SS1),     ER(WL_RATE_1X3_TXBF_HE2SS1),     ER(WL_RATE_1X3_TXBF_HE3SS1),
    ER(WL_RATE_1X3_TXBF_HE4SS1),     ER(WL_RATE_1X3_TXBF_HE5SS1),     ER(WL_RATE_1X3_TXBF_HE6SS1),     ER(WL_RATE_1X3_TXBF_HE7SS1),
    ER(WL_RATE_1X3_TXBF_HE8SS1),     ER(WL_RATE_1X3_TXBF_HE9SS1),     ER(WL_RATE_1X3_TXBF_HE10SS1),    ER(WL_RATE_1X3_TXBF_HE11SS1),
    ER(WL_RATE_2X3_HE0SS2),          ER(WL_RATE_2X3_HE1SS2),          ER(WL_RATE_2X3_HE2SS2),          ER(WL_RATE_2X3_HE3SS2),
    ER(WL_RATE_2X3_HE4SS2),          ER(WL_RATE_2X3_HE5SS2),          ER(WL_RATE_2X3_HE6SS2),          ER(WL_RATE_2X3_HE7SS2),
    ER(WL_RATE_2X3_HE8SS2),          ER(WL_RATE_2X3_HE9SS2),          ER(WL_RATE_2X3_HE10SS2),         ER(WL_RATE_2X3_HE11SS2),
    ER(WL_RATE_2X3_TXBF_HE0SS2),     ER(WL_RATE_2X3_TXBF_HE1SS2),     ER(WL_RATE_2X3_TXBF_HE2SS2),     ER(WL_RATE_2X3_TXBF_HE3SS2),
    ER(WL_RATE_2X3_TXBF_HE4SS2),     ER(WL_RATE_2X3_TXBF_HE5SS2),     ER(WL_RATE_2X3_TXBF_HE6SS2),     ER(WL_RATE_2X3_TXBF_HE7SS2),
    ER(WL_RATE_2X3_TXBF_HE8SS2),     ER(WL_RATE_2X3_TXBF_HE9SS2),     ER(WL_RATE_2X3_TXBF_HE10SS2),    ER(WL_RATE_2X3_TXBF_HE11SS2),
    ER(WL_RATE_3X3_HE0SS3),          ER(WL_RATE_3X3_HE1SS3),          ER(WL_RATE_3X3_HE2SS3),          ER(WL_RATE_3X3_HE3SS3),
    ER(WL_RATE_3X3_HE4SS3),          ER(WL_RATE_3X3_HE5SS3),          ER(WL_RATE_3X3_HE6SS3),          ER(WL_RATE_3X3_HE7SS3),
    ER(WL_RATE_3X3_HE8SS3),          ER(WL_RATE_3X3_HE9SS3),          ER(WL_RATE_3X3_HE10SS3),         ER(WL_RATE_3X3_HE11SS3),
    ER(WL_RATE_3X3_TXBF_HE0SS3),     ER(WL_RATE_3X3_TXBF_HE1SS3),     ER(WL_RATE_3X3_TXBF_HE2SS3),     ER(WL_RATE_3X3_TXBF_HE3SS3),
    ER(WL_RATE_3X3_TXBF_HE4SS3),     ER(WL_RATE_3X3_TXBF_HE5SS3),     ER(WL_RATE_3X3_TXBF_HE6SS3),     ER(WL_RATE_3X3_TXBF_HE7SS3),
    ER(WL_RATE_3X3_TXBF_HE8SS3),     ER(WL_RATE_3X3_TXBF_HE9SS3),     ER(WL_RATE_3X3_TXBF_HE10SS3),    ER(WL_RATE_3X3_TXBF_HE11SS3),
};

/** 6G 160M ext rate set indices */
enum rate_set_6g_160m_ext {
    RATE_SET_6G_160M_EXT_0   = 0,
};

static const unsigned short rate_sets_index_6g_160m_ext[] = {
         0,
};

/* No 5G 320M ext rate sets */

/* No 6G 320M ext rate sets */

/** 2.4G 20M ext4 rate sets */
static const unsigned char rate_sets_2g_20m_ext4[] = {
    /* 2.4G 20M ext4 rate set 0 */ 220,
    ER4(WL_RATE_1X4_DSSS_1),         ER4(WL_RATE_1X4_DSSS_2),         ER4(WL_RATE_1X4_DSSS_5_5),       ER4(WL_RATE_1X4_DSSS_11),
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_CDD_MCS0),       ER4(WL_RATE_1X4_CDD_MCS1),       ER4(WL_RATE_1X4_CDD_MCS2),       ER4(WL_RATE_1X4_CDD_MCS3),
    ER4(WL_RATE_1X4_CDD_MCS4),       ER4(WL_RATE_1X4_CDD_MCS5),       ER4(WL_RATE_1X4_CDD_MCS6),       ER4(WL_RATE_1X4_CDD_MCS7),
    ER4(WL_RATE_2X4_STBC_MCS0),      ER4(WL_RATE_2X4_STBC_MCS1),      ER4(WL_RATE_2X4_STBC_MCS2),      ER4(WL_RATE_2X4_STBC_MCS3),
    ER4(WL_RATE_2X4_STBC_MCS4),      ER4(WL_RATE_2X4_STBC_MCS5),      ER4(WL_RATE_2X4_STBC_MCS6),      ER4(WL_RATE_2X4_STBC_MCS7),
    ER4(WL_RATE_1X4_TXBF_MCS0),      ER4(WL_RATE_1X4_TXBF_MCS1),      ER4(WL_RATE_1X4_TXBF_MCS2),      ER4(WL_RATE_1X4_TXBF_MCS3),
    ER4(WL_RATE_1X4_TXBF_MCS4),      ER4(WL_RATE_1X4_TXBF_MCS5),      ER4(WL_RATE_1X4_TXBF_MCS6),      ER4(WL_RATE_1X4_TXBF_MCS7),
    ER4(WL_RATE_1X4_VHT8SS1),        ER4(WL_RATE_1X4_VHT9SS1),        ER4(WL_RATE_P_1X4_VHT10SS1),     ER4(WL_RATE_P_1X4_VHT11SS1),
    ER4(WL_RATE_2X4_STBC_VHT8SS1),   ER4(WL_RATE_2X4_STBC_VHT9SS1),   ER4(WL_RATE_P_2X4_STBC_VHT10SS1), ER4(WL_RATE_P_2X4_STBC_VHT11SS1),
    ER4(WL_RATE_1X4_TXBF_VHT8SS1),   ER4(WL_RATE_1X4_TXBF_VHT9SS1),   ER4(WL_RATE_P_1X4_TXBF_VHT10SS1), ER4(WL_RATE_P_1X4_TXBF_VHT11SS1),
    ER4(WL_RATE_2X4_SDM_MCS8),       ER4(WL_RATE_2X4_SDM_MCS9),       ER4(WL_RATE_2X4_SDM_MCS10),      ER4(WL_RATE_2X4_SDM_MCS11),
    ER4(WL_RATE_2X4_SDM_MCS12),      ER4(WL_RATE_2X4_SDM_MCS13),      ER4(WL_RATE_2X4_SDM_MCS14),      ER4(WL_RATE_2X4_SDM_MCS15),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS8),  ER4(WL_RATE_2X4_TXBF_SDM_MCS9),  ER4(WL_RATE_2X4_TXBF_SDM_MCS10), ER4(WL_RATE_2X4_TXBF_SDM_MCS11),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS12), ER4(WL_RATE_2X4_TXBF_SDM_MCS13), ER4(WL_RATE_2X4_TXBF_SDM_MCS14), ER4(WL_RATE_2X4_TXBF_SDM_MCS15),
    ER4(WL_RATE_2X4_VHT8SS2),        ER4(WL_RATE_2X4_VHT9SS2),        ER4(WL_RATE_P_2X4_VHT10SS2),     ER4(WL_RATE_P_2X4_VHT11SS2),
    ER4(WL_RATE_2X4_TXBF_VHT8SS2),   ER4(WL_RATE_2X4_TXBF_VHT9SS2),   ER4(WL_RATE_P_2X4_TXBF_VHT10SS2), ER4(WL_RATE_P_2X4_TXBF_VHT11SS2),
    ER4(WL_RATE_3X4_SDM_MCS16),      ER4(WL_RATE_3X4_SDM_MCS17),      ER4(WL_RATE_3X4_SDM_MCS18),      ER4(WL_RATE_3X4_SDM_MCS19),
    ER4(WL_RATE_3X4_SDM_MCS20),      ER4(WL_RATE_3X4_SDM_MCS21),      ER4(WL_RATE_3X4_SDM_MCS22),      ER4(WL_RATE_3X4_SDM_MCS23),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS16), ER4(WL_RATE_3X4_TXBF_SDM_MCS17), ER4(WL_RATE_3X4_TXBF_SDM_MCS18), ER4(WL_RATE_3X4_TXBF_SDM_MCS19),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS20), ER4(WL_RATE_3X4_TXBF_SDM_MCS21), ER4(WL_RATE_3X4_TXBF_SDM_MCS22), ER4(WL_RATE_3X4_TXBF_SDM_MCS23),
    ER4(WL_RATE_3X4_VHT8SS3),        ER4(WL_RATE_3X4_VHT9SS3),        ER4(WL_RATE_P_3X4_VHT10SS3),     ER4(WL_RATE_P_3X4_VHT11SS3),
    ER4(WL_RATE_P_3X4_TXBF_VHT8SS3), ER4(WL_RATE_P_3X4_TXBF_VHT9SS3), ER4(WL_RATE_P_3X4_TXBF_VHT10SS3), ER4(WL_RATE_P_3X4_TXBF_VHT11SS3),
    ER4(WL_RATE_4X4_SDM_MCS24),      ER4(WL_RATE_4X4_SDM_MCS25),      ER4(WL_RATE_4X4_SDM_MCS26),      ER4(WL_RATE_4X4_SDM_MCS27),
    ER4(WL_RATE_4X4_SDM_MCS28),      ER4(WL_RATE_4X4_SDM_MCS29),      ER4(WL_RATE_4X4_SDM_MCS30),      ER4(WL_RATE_4X4_SDM_MCS31),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS24), ER4(WL_RATE_4X4_TXBF_SDM_MCS25), ER4(WL_RATE_4X4_TXBF_SDM_MCS26), ER4(WL_RATE_4X4_TXBF_SDM_MCS27),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS28), ER4(WL_RATE_4X4_TXBF_SDM_MCS29), ER4(WL_RATE_4X4_TXBF_SDM_MCS30), ER4(WL_RATE_4X4_TXBF_SDM_MCS31),
    ER4(WL_RATE_4X4_VHT8SS4),        ER4(WL_RATE_4X4_VHT9SS4),        ER4(WL_RATE_P_4X4_VHT10SS4),     ER4(WL_RATE_P_4X4_VHT11SS4),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 2.4G 20M ext4 rate set indices */
enum rate_set_2g_20m_ext4 {
    RATE_SET_2G_20M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_2g_20m_ext4[] = {
         0,
};

/** 5G 20M ext4 rate sets */
static const unsigned char rate_sets_5g_20m_ext4[] = {
    /* 5G 20M ext4 rate set 0 */ 216,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_CDD_MCS0),       ER4(WL_RATE_1X4_CDD_MCS1),       ER4(WL_RATE_1X4_CDD_MCS2),       ER4(WL_RATE_1X4_CDD_MCS3),
    ER4(WL_RATE_1X4_CDD_MCS4),       ER4(WL_RATE_1X4_CDD_MCS5),       ER4(WL_RATE_1X4_CDD_MCS6),       ER4(WL_RATE_1X4_CDD_MCS7),
    ER4(WL_RATE_2X4_STBC_MCS0),      ER4(WL_RATE_2X4_STBC_MCS1),      ER4(WL_RATE_2X4_STBC_MCS2),      ER4(WL_RATE_2X4_STBC_MCS3),
    ER4(WL_RATE_2X4_STBC_MCS4),      ER4(WL_RATE_2X4_STBC_MCS5),      ER4(WL_RATE_2X4_STBC_MCS6),      ER4(WL_RATE_2X4_STBC_MCS7),
    ER4(WL_RATE_1X4_TXBF_MCS0),      ER4(WL_RATE_1X4_TXBF_MCS1),      ER4(WL_RATE_1X4_TXBF_MCS2),      ER4(WL_RATE_1X4_TXBF_MCS3),
    ER4(WL_RATE_1X4_TXBF_MCS4),      ER4(WL_RATE_1X4_TXBF_MCS5),      ER4(WL_RATE_1X4_TXBF_MCS6),      ER4(WL_RATE_1X4_TXBF_MCS7),
    ER4(WL_RATE_1X4_VHT8SS1),        ER4(WL_RATE_1X4_VHT9SS1),        ER4(WL_RATE_P_1X4_VHT10SS1),     ER4(WL_RATE_P_1X4_VHT11SS1),
    ER4(WL_RATE_2X4_STBC_VHT8SS1),   ER4(WL_RATE_2X4_STBC_VHT9SS1),   ER4(WL_RATE_P_2X4_STBC_VHT10SS1), ER4(WL_RATE_P_2X4_STBC_VHT11SS1),
    ER4(WL_RATE_1X4_TXBF_VHT8SS1),   ER4(WL_RATE_1X4_TXBF_VHT9SS1),   ER4(WL_RATE_P_1X4_TXBF_VHT10SS1), ER4(WL_RATE_P_1X4_TXBF_VHT11SS1),
    ER4(WL_RATE_2X4_SDM_MCS8),       ER4(WL_RATE_2X4_SDM_MCS9),       ER4(WL_RATE_2X4_SDM_MCS10),      ER4(WL_RATE_2X4_SDM_MCS11),
    ER4(WL_RATE_2X4_SDM_MCS12),      ER4(WL_RATE_2X4_SDM_MCS13),      ER4(WL_RATE_2X4_SDM_MCS14),      ER4(WL_RATE_2X4_SDM_MCS15),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS8),  ER4(WL_RATE_2X4_TXBF_SDM_MCS9),  ER4(WL_RATE_2X4_TXBF_SDM_MCS10), ER4(WL_RATE_2X4_TXBF_SDM_MCS11),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS12), ER4(WL_RATE_2X4_TXBF_SDM_MCS13), ER4(WL_RATE_2X4_TXBF_SDM_MCS14), ER4(WL_RATE_2X4_TXBF_SDM_MCS15),
    ER4(WL_RATE_2X4_VHT8SS2),        ER4(WL_RATE_2X4_VHT9SS2),        ER4(WL_RATE_P_2X4_VHT10SS2),     ER4(WL_RATE_P_2X4_VHT11SS2),
    ER4(WL_RATE_2X4_TXBF_VHT8SS2),   ER4(WL_RATE_2X4_TXBF_VHT9SS2),   ER4(WL_RATE_P_2X4_TXBF_VHT10SS2), ER4(WL_RATE_P_2X4_TXBF_VHT11SS2),
    ER4(WL_RATE_3X4_SDM_MCS16),      ER4(WL_RATE_3X4_SDM_MCS17),      ER4(WL_RATE_3X4_SDM_MCS18),      ER4(WL_RATE_3X4_SDM_MCS19),
    ER4(WL_RATE_3X4_SDM_MCS20),      ER4(WL_RATE_3X4_SDM_MCS21),      ER4(WL_RATE_3X4_SDM_MCS22),      ER4(WL_RATE_3X4_SDM_MCS23),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS16), ER4(WL_RATE_3X4_TXBF_SDM_MCS17), ER4(WL_RATE_3X4_TXBF_SDM_MCS18), ER4(WL_RATE_3X4_TXBF_SDM_MCS19),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS20), ER4(WL_RATE_3X4_TXBF_SDM_MCS21), ER4(WL_RATE_3X4_TXBF_SDM_MCS22), ER4(WL_RATE_3X4_TXBF_SDM_MCS23),
    ER4(WL_RATE_3X4_VHT8SS3),        ER4(WL_RATE_3X4_VHT9SS3),        ER4(WL_RATE_P_3X4_VHT10SS3),     ER4(WL_RATE_P_3X4_VHT11SS3),
    ER4(WL_RATE_P_3X4_TXBF_VHT8SS3), ER4(WL_RATE_P_3X4_TXBF_VHT9SS3), ER4(WL_RATE_P_3X4_TXBF_VHT10SS3), ER4(WL_RATE_P_3X4_TXBF_VHT11SS3),
    ER4(WL_RATE_4X4_SDM_MCS24),      ER4(WL_RATE_4X4_SDM_MCS25),      ER4(WL_RATE_4X4_SDM_MCS26),      ER4(WL_RATE_4X4_SDM_MCS27),
    ER4(WL_RATE_4X4_SDM_MCS28),      ER4(WL_RATE_4X4_SDM_MCS29),      ER4(WL_RATE_4X4_SDM_MCS30),      ER4(WL_RATE_4X4_SDM_MCS31),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS24), ER4(WL_RATE_4X4_TXBF_SDM_MCS25), ER4(WL_RATE_4X4_TXBF_SDM_MCS26), ER4(WL_RATE_4X4_TXBF_SDM_MCS27),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS28), ER4(WL_RATE_4X4_TXBF_SDM_MCS29), ER4(WL_RATE_4X4_TXBF_SDM_MCS30), ER4(WL_RATE_4X4_TXBF_SDM_MCS31),
    ER4(WL_RATE_4X4_VHT8SS4),        ER4(WL_RATE_4X4_VHT9SS4),        ER4(WL_RATE_P_4X4_VHT10SS4),     ER4(WL_RATE_P_4X4_VHT11SS4),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 5G 20M ext4 rate set indices */
enum rate_set_5g_20m_ext4 {
    RATE_SET_5G_20M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_5g_20m_ext4[] = {
         0,
};

/** 6G 20M ext4 rate sets */
static const unsigned char rate_sets_6g_20m_ext4[] = {
    /* 6G 20M ext4 rate set 0 */ 112,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 6G 20M ext4 rate set indices */
enum rate_set_6g_20m_ext4 {
    RATE_SET_6G_20M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_6g_20m_ext4[] = {
         0,
};

/** 2.4G 40M ext4 rate sets */
static const unsigned char rate_sets_2g_40m_ext4[] = {
    /* 2.4G 40M ext4 rate set 0 */ 216,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_CDD_MCS0),       ER4(WL_RATE_1X4_CDD_MCS1),       ER4(WL_RATE_1X4_CDD_MCS2),       ER4(WL_RATE_1X4_CDD_MCS3),
    ER4(WL_RATE_1X4_CDD_MCS4),       ER4(WL_RATE_1X4_CDD_MCS5),       ER4(WL_RATE_1X4_CDD_MCS6),       ER4(WL_RATE_1X4_CDD_MCS7),
    ER4(WL_RATE_2X4_STBC_MCS0),      ER4(WL_RATE_2X4_STBC_MCS1),      ER4(WL_RATE_2X4_STBC_MCS2),      ER4(WL_RATE_2X4_STBC_MCS3),
    ER4(WL_RATE_2X4_STBC_MCS4),      ER4(WL_RATE_2X4_STBC_MCS5),      ER4(WL_RATE_2X4_STBC_MCS6),      ER4(WL_RATE_2X4_STBC_MCS7),
    ER4(WL_RATE_1X4_TXBF_MCS0),      ER4(WL_RATE_1X4_TXBF_MCS1),      ER4(WL_RATE_1X4_TXBF_MCS2),      ER4(WL_RATE_1X4_TXBF_MCS3),
    ER4(WL_RATE_1X4_TXBF_MCS4),      ER4(WL_RATE_1X4_TXBF_MCS5),      ER4(WL_RATE_1X4_TXBF_MCS6),      ER4(WL_RATE_1X4_TXBF_MCS7),
    ER4(WL_RATE_1X4_VHT8SS1),        ER4(WL_RATE_1X4_VHT9SS1),        ER4(WL_RATE_P_1X4_VHT10SS1),     ER4(WL_RATE_P_1X4_VHT11SS1),
    ER4(WL_RATE_2X4_STBC_VHT8SS1),   ER4(WL_RATE_2X4_STBC_VHT9SS1),   ER4(WL_RATE_P_2X4_STBC_VHT10SS1), ER4(WL_RATE_P_2X4_STBC_VHT11SS1),
    ER4(WL_RATE_1X4_TXBF_VHT8SS1),   ER4(WL_RATE_1X4_TXBF_VHT9SS1),   ER4(WL_RATE_P_1X4_TXBF_VHT10SS1), ER4(WL_RATE_P_1X4_TXBF_VHT11SS1),
    ER4(WL_RATE_2X4_SDM_MCS8),       ER4(WL_RATE_2X4_SDM_MCS9),       ER4(WL_RATE_2X4_SDM_MCS10),      ER4(WL_RATE_2X4_SDM_MCS11),
    ER4(WL_RATE_2X4_SDM_MCS12),      ER4(WL_RATE_2X4_SDM_MCS13),      ER4(WL_RATE_2X4_SDM_MCS14),      ER4(WL_RATE_2X4_SDM_MCS15),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS8),  ER4(WL_RATE_2X4_TXBF_SDM_MCS9),  ER4(WL_RATE_2X4_TXBF_SDM_MCS10), ER4(WL_RATE_2X4_TXBF_SDM_MCS11),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS12), ER4(WL_RATE_2X4_TXBF_SDM_MCS13), ER4(WL_RATE_2X4_TXBF_SDM_MCS14), ER4(WL_RATE_2X4_TXBF_SDM_MCS15),
    ER4(WL_RATE_2X4_VHT8SS2),        ER4(WL_RATE_2X4_VHT9SS2),        ER4(WL_RATE_P_2X4_VHT10SS2),     ER4(WL_RATE_P_2X4_VHT11SS2),
    ER4(WL_RATE_2X4_TXBF_VHT8SS2),   ER4(WL_RATE_2X4_TXBF_VHT9SS2),   ER4(WL_RATE_P_2X4_TXBF_VHT10SS2), ER4(WL_RATE_P_2X4_TXBF_VHT11SS2),
    ER4(WL_RATE_3X4_SDM_MCS16),      ER4(WL_RATE_3X4_SDM_MCS17),      ER4(WL_RATE_3X4_SDM_MCS18),      ER4(WL_RATE_3X4_SDM_MCS19),
    ER4(WL_RATE_3X4_SDM_MCS20),      ER4(WL_RATE_3X4_SDM_MCS21),      ER4(WL_RATE_3X4_SDM_MCS22),      ER4(WL_RATE_3X4_SDM_MCS23),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS16), ER4(WL_RATE_3X4_TXBF_SDM_MCS17), ER4(WL_RATE_3X4_TXBF_SDM_MCS18), ER4(WL_RATE_3X4_TXBF_SDM_MCS19),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS20), ER4(WL_RATE_3X4_TXBF_SDM_MCS21), ER4(WL_RATE_3X4_TXBF_SDM_MCS22), ER4(WL_RATE_3X4_TXBF_SDM_MCS23),
    ER4(WL_RATE_3X4_VHT8SS3),        ER4(WL_RATE_3X4_VHT9SS3),        ER4(WL_RATE_P_3X4_VHT10SS3),     ER4(WL_RATE_P_3X4_VHT11SS3),
    ER4(WL_RATE_P_3X4_TXBF_VHT8SS3), ER4(WL_RATE_P_3X4_TXBF_VHT9SS3), ER4(WL_RATE_P_3X4_TXBF_VHT10SS3), ER4(WL_RATE_P_3X4_TXBF_VHT11SS3),
    ER4(WL_RATE_4X4_SDM_MCS24),      ER4(WL_RATE_4X4_SDM_MCS25),      ER4(WL_RATE_4X4_SDM_MCS26),      ER4(WL_RATE_4X4_SDM_MCS27),
    ER4(WL_RATE_4X4_SDM_MCS28),      ER4(WL_RATE_4X4_SDM_MCS29),      ER4(WL_RATE_4X4_SDM_MCS30),      ER4(WL_RATE_4X4_SDM_MCS31),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS24), ER4(WL_RATE_4X4_TXBF_SDM_MCS25), ER4(WL_RATE_4X4_TXBF_SDM_MCS26), ER4(WL_RATE_4X4_TXBF_SDM_MCS27),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS28), ER4(WL_RATE_4X4_TXBF_SDM_MCS29), ER4(WL_RATE_4X4_TXBF_SDM_MCS30), ER4(WL_RATE_4X4_TXBF_SDM_MCS31),
    ER4(WL_RATE_4X4_VHT8SS4),        ER4(WL_RATE_4X4_VHT9SS4),        ER4(WL_RATE_P_4X4_VHT10SS4),     ER4(WL_RATE_P_4X4_VHT11SS4),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 2.4G 40M ext4 rate set indices */
enum rate_set_2g_40m_ext4 {
    RATE_SET_2G_40M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_2g_40m_ext4[] = {
         0,
};

/** 5G 40M ext4 rate sets */
static const unsigned char rate_sets_5g_40m_ext4[] = {
    /* 5G 40M ext4 rate set 0 */ 216,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_CDD_MCS0),       ER4(WL_RATE_1X4_CDD_MCS1),       ER4(WL_RATE_1X4_CDD_MCS2),       ER4(WL_RATE_1X4_CDD_MCS3),
    ER4(WL_RATE_1X4_CDD_MCS4),       ER4(WL_RATE_1X4_CDD_MCS5),       ER4(WL_RATE_1X4_CDD_MCS6),       ER4(WL_RATE_1X4_CDD_MCS7),
    ER4(WL_RATE_2X4_STBC_MCS0),      ER4(WL_RATE_2X4_STBC_MCS1),      ER4(WL_RATE_2X4_STBC_MCS2),      ER4(WL_RATE_2X4_STBC_MCS3),
    ER4(WL_RATE_2X4_STBC_MCS4),      ER4(WL_RATE_2X4_STBC_MCS5),      ER4(WL_RATE_2X4_STBC_MCS6),      ER4(WL_RATE_2X4_STBC_MCS7),
    ER4(WL_RATE_1X4_TXBF_MCS0),      ER4(WL_RATE_1X4_TXBF_MCS1),      ER4(WL_RATE_1X4_TXBF_MCS2),      ER4(WL_RATE_1X4_TXBF_MCS3),
    ER4(WL_RATE_1X4_TXBF_MCS4),      ER4(WL_RATE_1X4_TXBF_MCS5),      ER4(WL_RATE_1X4_TXBF_MCS6),      ER4(WL_RATE_1X4_TXBF_MCS7),
    ER4(WL_RATE_1X4_VHT8SS1),        ER4(WL_RATE_1X4_VHT9SS1),        ER4(WL_RATE_P_1X4_VHT10SS1),     ER4(WL_RATE_P_1X4_VHT11SS1),
    ER4(WL_RATE_2X4_STBC_VHT8SS1),   ER4(WL_RATE_2X4_STBC_VHT9SS1),   ER4(WL_RATE_P_2X4_STBC_VHT10SS1), ER4(WL_RATE_P_2X4_STBC_VHT11SS1),
    ER4(WL_RATE_1X4_TXBF_VHT8SS1),   ER4(WL_RATE_1X4_TXBF_VHT9SS1),   ER4(WL_RATE_P_1X4_TXBF_VHT10SS1), ER4(WL_RATE_P_1X4_TXBF_VHT11SS1),
    ER4(WL_RATE_2X4_SDM_MCS8),       ER4(WL_RATE_2X4_SDM_MCS9),       ER4(WL_RATE_2X4_SDM_MCS10),      ER4(WL_RATE_2X4_SDM_MCS11),
    ER4(WL_RATE_2X4_SDM_MCS12),      ER4(WL_RATE_2X4_SDM_MCS13),      ER4(WL_RATE_2X4_SDM_MCS14),      ER4(WL_RATE_2X4_SDM_MCS15),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS8),  ER4(WL_RATE_2X4_TXBF_SDM_MCS9),  ER4(WL_RATE_2X4_TXBF_SDM_MCS10), ER4(WL_RATE_2X4_TXBF_SDM_MCS11),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS12), ER4(WL_RATE_2X4_TXBF_SDM_MCS13), ER4(WL_RATE_2X4_TXBF_SDM_MCS14), ER4(WL_RATE_2X4_TXBF_SDM_MCS15),
    ER4(WL_RATE_2X4_VHT8SS2),        ER4(WL_RATE_2X4_VHT9SS2),        ER4(WL_RATE_P_2X4_VHT10SS2),     ER4(WL_RATE_P_2X4_VHT11SS2),
    ER4(WL_RATE_2X4_TXBF_VHT8SS2),   ER4(WL_RATE_2X4_TXBF_VHT9SS2),   ER4(WL_RATE_P_2X4_TXBF_VHT10SS2), ER4(WL_RATE_P_2X4_TXBF_VHT11SS2),
    ER4(WL_RATE_3X4_SDM_MCS16),      ER4(WL_RATE_3X4_SDM_MCS17),      ER4(WL_RATE_3X4_SDM_MCS18),      ER4(WL_RATE_3X4_SDM_MCS19),
    ER4(WL_RATE_3X4_SDM_MCS20),      ER4(WL_RATE_3X4_SDM_MCS21),      ER4(WL_RATE_3X4_SDM_MCS22),      ER4(WL_RATE_3X4_SDM_MCS23),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS16), ER4(WL_RATE_3X4_TXBF_SDM_MCS17), ER4(WL_RATE_3X4_TXBF_SDM_MCS18), ER4(WL_RATE_3X4_TXBF_SDM_MCS19),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS20), ER4(WL_RATE_3X4_TXBF_SDM_MCS21), ER4(WL_RATE_3X4_TXBF_SDM_MCS22), ER4(WL_RATE_3X4_TXBF_SDM_MCS23),
    ER4(WL_RATE_3X4_VHT8SS3),        ER4(WL_RATE_3X4_VHT9SS3),        ER4(WL_RATE_P_3X4_VHT10SS3),     ER4(WL_RATE_P_3X4_VHT11SS3),
    ER4(WL_RATE_P_3X4_TXBF_VHT8SS3), ER4(WL_RATE_P_3X4_TXBF_VHT9SS3), ER4(WL_RATE_P_3X4_TXBF_VHT10SS3), ER4(WL_RATE_P_3X4_TXBF_VHT11SS3),
    ER4(WL_RATE_4X4_SDM_MCS24),      ER4(WL_RATE_4X4_SDM_MCS25),      ER4(WL_RATE_4X4_SDM_MCS26),      ER4(WL_RATE_4X4_SDM_MCS27),
    ER4(WL_RATE_4X4_SDM_MCS28),      ER4(WL_RATE_4X4_SDM_MCS29),      ER4(WL_RATE_4X4_SDM_MCS30),      ER4(WL_RATE_4X4_SDM_MCS31),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS24), ER4(WL_RATE_4X4_TXBF_SDM_MCS25), ER4(WL_RATE_4X4_TXBF_SDM_MCS26), ER4(WL_RATE_4X4_TXBF_SDM_MCS27),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS28), ER4(WL_RATE_4X4_TXBF_SDM_MCS29), ER4(WL_RATE_4X4_TXBF_SDM_MCS30), ER4(WL_RATE_4X4_TXBF_SDM_MCS31),
    ER4(WL_RATE_4X4_VHT8SS4),        ER4(WL_RATE_4X4_VHT9SS4),        ER4(WL_RATE_P_4X4_VHT10SS4),     ER4(WL_RATE_P_4X4_VHT11SS4),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 5G 40M ext4 rate set indices */
enum rate_set_5g_40m_ext4 {
    RATE_SET_5G_40M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_5g_40m_ext4[] = {
         0,
};

/** 6G 40M ext4 rate sets */
static const unsigned char rate_sets_6g_40m_ext4[] = {
    /* 6G 40M ext4 rate set 0 */ 112,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 6G 40M ext4 rate set indices */
enum rate_set_6g_40m_ext4 {
    RATE_SET_6G_40M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_6g_40m_ext4[] = {
         0,
};

/** 5G 80M ext4 rate sets */
static const unsigned char rate_sets_5g_80m_ext4[] = {
    /* 5G 80M ext4 rate set 0 */ 216,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_CDD_MCS0),       ER4(WL_RATE_1X4_CDD_MCS1),       ER4(WL_RATE_1X4_CDD_MCS2),       ER4(WL_RATE_1X4_CDD_MCS3),
    ER4(WL_RATE_1X4_CDD_MCS4),       ER4(WL_RATE_1X4_CDD_MCS5),       ER4(WL_RATE_1X4_CDD_MCS6),       ER4(WL_RATE_1X4_CDD_MCS7),
    ER4(WL_RATE_2X4_STBC_MCS0),      ER4(WL_RATE_2X4_STBC_MCS1),      ER4(WL_RATE_2X4_STBC_MCS2),      ER4(WL_RATE_2X4_STBC_MCS3),
    ER4(WL_RATE_2X4_STBC_MCS4),      ER4(WL_RATE_2X4_STBC_MCS5),      ER4(WL_RATE_2X4_STBC_MCS6),      ER4(WL_RATE_2X4_STBC_MCS7),
    ER4(WL_RATE_1X4_TXBF_MCS0),      ER4(WL_RATE_1X4_TXBF_MCS1),      ER4(WL_RATE_1X4_TXBF_MCS2),      ER4(WL_RATE_1X4_TXBF_MCS3),
    ER4(WL_RATE_1X4_TXBF_MCS4),      ER4(WL_RATE_1X4_TXBF_MCS5),      ER4(WL_RATE_1X4_TXBF_MCS6),      ER4(WL_RATE_1X4_TXBF_MCS7),
    ER4(WL_RATE_1X4_VHT8SS1),        ER4(WL_RATE_1X4_VHT9SS1),        ER4(WL_RATE_P_1X4_VHT10SS1),     ER4(WL_RATE_P_1X4_VHT11SS1),
    ER4(WL_RATE_2X4_STBC_VHT8SS1),   ER4(WL_RATE_2X4_STBC_VHT9SS1),   ER4(WL_RATE_P_2X4_STBC_VHT10SS1), ER4(WL_RATE_P_2X4_STBC_VHT11SS1),
    ER4(WL_RATE_1X4_TXBF_VHT8SS1),   ER4(WL_RATE_1X4_TXBF_VHT9SS1),   ER4(WL_RATE_P_1X4_TXBF_VHT10SS1), ER4(WL_RATE_P_1X4_TXBF_VHT11SS1),
    ER4(WL_RATE_2X4_SDM_MCS8),       ER4(WL_RATE_2X4_SDM_MCS9),       ER4(WL_RATE_2X4_SDM_MCS10),      ER4(WL_RATE_2X4_SDM_MCS11),
    ER4(WL_RATE_2X4_SDM_MCS12),      ER4(WL_RATE_2X4_SDM_MCS13),      ER4(WL_RATE_2X4_SDM_MCS14),      ER4(WL_RATE_2X4_SDM_MCS15),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS8),  ER4(WL_RATE_2X4_TXBF_SDM_MCS9),  ER4(WL_RATE_2X4_TXBF_SDM_MCS10), ER4(WL_RATE_2X4_TXBF_SDM_MCS11),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS12), ER4(WL_RATE_2X4_TXBF_SDM_MCS13), ER4(WL_RATE_2X4_TXBF_SDM_MCS14), ER4(WL_RATE_2X4_TXBF_SDM_MCS15),
    ER4(WL_RATE_2X4_VHT8SS2),        ER4(WL_RATE_2X4_VHT9SS2),        ER4(WL_RATE_P_2X4_VHT10SS2),     ER4(WL_RATE_P_2X4_VHT11SS2),
    ER4(WL_RATE_2X4_TXBF_VHT8SS2),   ER4(WL_RATE_2X4_TXBF_VHT9SS2),   ER4(WL_RATE_P_2X4_TXBF_VHT10SS2), ER4(WL_RATE_P_2X4_TXBF_VHT11SS2),
    ER4(WL_RATE_3X4_SDM_MCS16),      ER4(WL_RATE_3X4_SDM_MCS17),      ER4(WL_RATE_3X4_SDM_MCS18),      ER4(WL_RATE_3X4_SDM_MCS19),
    ER4(WL_RATE_3X4_SDM_MCS20),      ER4(WL_RATE_3X4_SDM_MCS21),      ER4(WL_RATE_3X4_SDM_MCS22),      ER4(WL_RATE_3X4_SDM_MCS23),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS16), ER4(WL_RATE_3X4_TXBF_SDM_MCS17), ER4(WL_RATE_3X4_TXBF_SDM_MCS18), ER4(WL_RATE_3X4_TXBF_SDM_MCS19),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS20), ER4(WL_RATE_3X4_TXBF_SDM_MCS21), ER4(WL_RATE_3X4_TXBF_SDM_MCS22), ER4(WL_RATE_3X4_TXBF_SDM_MCS23),
    ER4(WL_RATE_3X4_VHT8SS3),        ER4(WL_RATE_3X4_VHT9SS3),        ER4(WL_RATE_P_3X4_VHT10SS3),     ER4(WL_RATE_P_3X4_VHT11SS3),
    ER4(WL_RATE_P_3X4_TXBF_VHT8SS3), ER4(WL_RATE_P_3X4_TXBF_VHT9SS3), ER4(WL_RATE_P_3X4_TXBF_VHT10SS3), ER4(WL_RATE_P_3X4_TXBF_VHT11SS3),
    ER4(WL_RATE_4X4_SDM_MCS24),      ER4(WL_RATE_4X4_SDM_MCS25),      ER4(WL_RATE_4X4_SDM_MCS26),      ER4(WL_RATE_4X4_SDM_MCS27),
    ER4(WL_RATE_4X4_SDM_MCS28),      ER4(WL_RATE_4X4_SDM_MCS29),      ER4(WL_RATE_4X4_SDM_MCS30),      ER4(WL_RATE_4X4_SDM_MCS31),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS24), ER4(WL_RATE_4X4_TXBF_SDM_MCS25), ER4(WL_RATE_4X4_TXBF_SDM_MCS26), ER4(WL_RATE_4X4_TXBF_SDM_MCS27),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS28), ER4(WL_RATE_4X4_TXBF_SDM_MCS29), ER4(WL_RATE_4X4_TXBF_SDM_MCS30), ER4(WL_RATE_4X4_TXBF_SDM_MCS31),
    ER4(WL_RATE_4X4_VHT8SS4),        ER4(WL_RATE_4X4_VHT9SS4),        ER4(WL_RATE_P_4X4_VHT10SS4),     ER4(WL_RATE_P_4X4_VHT11SS4),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 5G 80M ext4 rate set indices */
enum rate_set_5g_80m_ext4 {
    RATE_SET_5G_80M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_5g_80m_ext4[] = {
         0,
};

/** 6G 80M ext4 rate sets */
static const unsigned char rate_sets_6g_80m_ext4[] = {
    /* 6G 80M ext4 rate set 0 */ 112,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 6G 80M ext4 rate set indices */
enum rate_set_6g_80m_ext4 {
    RATE_SET_6G_80M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_6g_80m_ext4[] = {
         0,
};

/** 5G 160M ext4 rate sets */
static const unsigned char rate_sets_5g_160m_ext4[] = {
    /* 5G 160M ext4 rate set 0 */ 216,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_CDD_MCS0),       ER4(WL_RATE_1X4_CDD_MCS1),       ER4(WL_RATE_1X4_CDD_MCS2),       ER4(WL_RATE_1X4_CDD_MCS3),
    ER4(WL_RATE_1X4_CDD_MCS4),       ER4(WL_RATE_1X4_CDD_MCS5),       ER4(WL_RATE_1X4_CDD_MCS6),       ER4(WL_RATE_1X4_CDD_MCS7),
    ER4(WL_RATE_2X4_STBC_MCS0),      ER4(WL_RATE_2X4_STBC_MCS1),      ER4(WL_RATE_2X4_STBC_MCS2),      ER4(WL_RATE_2X4_STBC_MCS3),
    ER4(WL_RATE_2X4_STBC_MCS4),      ER4(WL_RATE_2X4_STBC_MCS5),      ER4(WL_RATE_2X4_STBC_MCS6),      ER4(WL_RATE_2X4_STBC_MCS7),
    ER4(WL_RATE_1X4_TXBF_MCS0),      ER4(WL_RATE_1X4_TXBF_MCS1),      ER4(WL_RATE_1X4_TXBF_MCS2),      ER4(WL_RATE_1X4_TXBF_MCS3),
    ER4(WL_RATE_1X4_TXBF_MCS4),      ER4(WL_RATE_1X4_TXBF_MCS5),      ER4(WL_RATE_1X4_TXBF_MCS6),      ER4(WL_RATE_1X4_TXBF_MCS7),
    ER4(WL_RATE_1X4_VHT8SS1),        ER4(WL_RATE_1X4_VHT9SS1),        ER4(WL_RATE_P_1X4_VHT10SS1),     ER4(WL_RATE_P_1X4_VHT11SS1),
    ER4(WL_RATE_2X4_STBC_VHT8SS1),   ER4(WL_RATE_2X4_STBC_VHT9SS1),   ER4(WL_RATE_P_2X4_STBC_VHT10SS1), ER4(WL_RATE_P_2X4_STBC_VHT11SS1),
    ER4(WL_RATE_1X4_TXBF_VHT8SS1),   ER4(WL_RATE_1X4_TXBF_VHT9SS1),   ER4(WL_RATE_P_1X4_TXBF_VHT10SS1), ER4(WL_RATE_P_1X4_TXBF_VHT11SS1),
    ER4(WL_RATE_2X4_SDM_MCS8),       ER4(WL_RATE_2X4_SDM_MCS9),       ER4(WL_RATE_2X4_SDM_MCS10),      ER4(WL_RATE_2X4_SDM_MCS11),
    ER4(WL_RATE_2X4_SDM_MCS12),      ER4(WL_RATE_2X4_SDM_MCS13),      ER4(WL_RATE_2X4_SDM_MCS14),      ER4(WL_RATE_2X4_SDM_MCS15),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS8),  ER4(WL_RATE_2X4_TXBF_SDM_MCS9),  ER4(WL_RATE_2X4_TXBF_SDM_MCS10), ER4(WL_RATE_2X4_TXBF_SDM_MCS11),
    ER4(WL_RATE_2X4_TXBF_SDM_MCS12), ER4(WL_RATE_2X4_TXBF_SDM_MCS13), ER4(WL_RATE_2X4_TXBF_SDM_MCS14), ER4(WL_RATE_2X4_TXBF_SDM_MCS15),
    ER4(WL_RATE_2X4_VHT8SS2),        ER4(WL_RATE_2X4_VHT9SS2),        ER4(WL_RATE_P_2X4_VHT10SS2),     ER4(WL_RATE_P_2X4_VHT11SS2),
    ER4(WL_RATE_2X4_TXBF_VHT8SS2),   ER4(WL_RATE_2X4_TXBF_VHT9SS2),   ER4(WL_RATE_P_2X4_TXBF_VHT10SS2), ER4(WL_RATE_P_2X4_TXBF_VHT11SS2),
    ER4(WL_RATE_3X4_SDM_MCS16),      ER4(WL_RATE_3X4_SDM_MCS17),      ER4(WL_RATE_3X4_SDM_MCS18),      ER4(WL_RATE_3X4_SDM_MCS19),
    ER4(WL_RATE_3X4_SDM_MCS20),      ER4(WL_RATE_3X4_SDM_MCS21),      ER4(WL_RATE_3X4_SDM_MCS22),      ER4(WL_RATE_3X4_SDM_MCS23),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS16), ER4(WL_RATE_3X4_TXBF_SDM_MCS17), ER4(WL_RATE_3X4_TXBF_SDM_MCS18), ER4(WL_RATE_3X4_TXBF_SDM_MCS19),
    ER4(WL_RATE_3X4_TXBF_SDM_MCS20), ER4(WL_RATE_3X4_TXBF_SDM_MCS21), ER4(WL_RATE_3X4_TXBF_SDM_MCS22), ER4(WL_RATE_3X4_TXBF_SDM_MCS23),
    ER4(WL_RATE_3X4_VHT8SS3),        ER4(WL_RATE_3X4_VHT9SS3),        ER4(WL_RATE_P_3X4_VHT10SS3),     ER4(WL_RATE_P_3X4_VHT11SS3),
    ER4(WL_RATE_P_3X4_TXBF_VHT8SS3), ER4(WL_RATE_P_3X4_TXBF_VHT9SS3), ER4(WL_RATE_P_3X4_TXBF_VHT10SS3), ER4(WL_RATE_P_3X4_TXBF_VHT11SS3),
    ER4(WL_RATE_4X4_SDM_MCS24),      ER4(WL_RATE_4X4_SDM_MCS25),      ER4(WL_RATE_4X4_SDM_MCS26),      ER4(WL_RATE_4X4_SDM_MCS27),
    ER4(WL_RATE_4X4_SDM_MCS28),      ER4(WL_RATE_4X4_SDM_MCS29),      ER4(WL_RATE_4X4_SDM_MCS30),      ER4(WL_RATE_4X4_SDM_MCS31),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS24), ER4(WL_RATE_4X4_TXBF_SDM_MCS25), ER4(WL_RATE_4X4_TXBF_SDM_MCS26), ER4(WL_RATE_4X4_TXBF_SDM_MCS27),
    ER4(WL_RATE_4X4_TXBF_SDM_MCS28), ER4(WL_RATE_4X4_TXBF_SDM_MCS29), ER4(WL_RATE_4X4_TXBF_SDM_MCS30), ER4(WL_RATE_4X4_TXBF_SDM_MCS31),
    ER4(WL_RATE_4X4_VHT8SS4),        ER4(WL_RATE_4X4_VHT9SS4),        ER4(WL_RATE_P_4X4_VHT10SS4),     ER4(WL_RATE_P_4X4_VHT11SS4),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 5G 160M ext4 rate set indices */
enum rate_set_5g_160m_ext4 {
    RATE_SET_5G_160M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_5g_160m_ext4[] = {
         0,
};

/** 6G 160M ext4 rate sets */
static const unsigned char rate_sets_6g_160m_ext4[] = {
    /* 6G 160M ext4 rate set 0 */ 112,
    ER4(WL_RATE_1X4_CDD_OFDM_6),     ER4(WL_RATE_1X4_CDD_OFDM_9),     ER4(WL_RATE_1X4_CDD_OFDM_12),    ER4(WL_RATE_1X4_CDD_OFDM_18),
    ER4(WL_RATE_1X4_CDD_OFDM_24),    ER4(WL_RATE_1X4_CDD_OFDM_36),    ER4(WL_RATE_1X4_CDD_OFDM_48),    ER4(WL_RATE_1X4_CDD_OFDM_54),
    ER4(WL_RATE_1X4_TXBF_OFDM_6),    ER4(WL_RATE_1X4_TXBF_OFDM_9),    ER4(WL_RATE_1X4_TXBF_OFDM_12),   ER4(WL_RATE_1X4_TXBF_OFDM_18),
    ER4(WL_RATE_1X4_TXBF_OFDM_24),   ER4(WL_RATE_1X4_TXBF_OFDM_36),   ER4(WL_RATE_1X4_TXBF_OFDM_48),   ER4(WL_RATE_1X4_TXBF_OFDM_54),
    ER4(WL_RATE_1X4_HE0SS1),         ER4(WL_RATE_1X4_HE1SS1),         ER4(WL_RATE_1X4_HE2SS1),         ER4(WL_RATE_1X4_HE3SS1),
    ER4(WL_RATE_1X4_HE4SS1),         ER4(WL_RATE_1X4_HE5SS1),         ER4(WL_RATE_1X4_HE6SS1),         ER4(WL_RATE_1X4_HE7SS1),
    ER4(WL_RATE_1X4_HE8SS1),         ER4(WL_RATE_1X4_HE9SS1),         ER4(WL_RATE_1X4_HE10SS1),        ER4(WL_RATE_1X4_HE11SS1),
    ER4(WL_RATE_1X4_TXBF_HE0SS1),    ER4(WL_RATE_1X4_TXBF_HE1SS1),    ER4(WL_RATE_1X4_TXBF_HE2SS1),    ER4(WL_RATE_1X4_TXBF_HE3SS1),
    ER4(WL_RATE_1X4_TXBF_HE4SS1),    ER4(WL_RATE_1X4_TXBF_HE5SS1),    ER4(WL_RATE_1X4_TXBF_HE6SS1),    ER4(WL_RATE_1X4_TXBF_HE7SS1),
    ER4(WL_RATE_1X4_TXBF_HE8SS1),    ER4(WL_RATE_1X4_TXBF_HE9SS1),    ER4(WL_RATE_1X4_TXBF_HE10SS1),   ER4(WL_RATE_1X4_TXBF_HE11SS1),
    ER4(WL_RATE_2X4_HE0SS2),         ER4(WL_RATE_2X4_HE1SS2),         ER4(WL_RATE_2X4_HE2SS2),         ER4(WL_RATE_2X4_HE3SS2),
    ER4(WL_RATE_2X4_HE4SS2),         ER4(WL_RATE_2X4_HE5SS2),         ER4(WL_RATE_2X4_HE6SS2),         ER4(WL_RATE_2X4_HE7SS2),
    ER4(WL_RATE_2X4_HE8SS2),         ER4(WL_RATE_2X4_HE9SS2),         ER4(WL_RATE_2X4_HE10SS2),        ER4(WL_RATE_2X4_HE11SS2),
    ER4(WL_RATE_2X4_TXBF_HE0SS2),    ER4(WL_RATE_2X4_TXBF_HE1SS2),    ER4(WL_RATE_2X4_TXBF_HE2SS2),    ER4(WL_RATE_2X4_TXBF_HE3SS2),
    ER4(WL_RATE_2X4_TXBF_HE4SS2),    ER4(WL_RATE_2X4_TXBF_HE5SS2),    ER4(WL_RATE_2X4_TXBF_HE6SS2),    ER4(WL_RATE_2X4_TXBF_HE7SS2),
    ER4(WL_RATE_2X4_TXBF_HE8SS2),    ER4(WL_RATE_2X4_TXBF_HE9SS2),    ER4(WL_RATE_2X4_TXBF_HE10SS2),   ER4(WL_RATE_2X4_TXBF_HE11SS2),
    ER4(WL_RATE_3X4_HE0SS3),         ER4(WL_RATE_3X4_HE1SS3),         ER4(WL_RATE_3X4_HE2SS3),         ER4(WL_RATE_3X4_HE3SS3),
    ER4(WL_RATE_3X4_HE4SS3),         ER4(WL_RATE_3X4_HE5SS3),         ER4(WL_RATE_3X4_HE6SS3),         ER4(WL_RATE_3X4_HE7SS3),
    ER4(WL_RATE_3X4_HE8SS3),         ER4(WL_RATE_3X4_HE9SS3),         ER4(WL_RATE_3X4_HE10SS3),        ER4(WL_RATE_3X4_HE11SS3),
    ER4(WL_RATE_3X4_TXBF_HE0SS3),    ER4(WL_RATE_3X4_TXBF_HE1SS3),    ER4(WL_RATE_3X4_TXBF_HE2SS3),    ER4(WL_RATE_3X4_TXBF_HE3SS3),
    ER4(WL_RATE_3X4_TXBF_HE4SS3),    ER4(WL_RATE_3X4_TXBF_HE5SS3),    ER4(WL_RATE_3X4_TXBF_HE6SS3),    ER4(WL_RATE_3X4_TXBF_HE7SS3),
    ER4(WL_RATE_3X4_TXBF_HE8SS3),    ER4(WL_RATE_3X4_TXBF_HE9SS3),    ER4(WL_RATE_3X4_TXBF_HE10SS3),   ER4(WL_RATE_3X4_TXBF_HE11SS3),
    ER4(WL_RATE_4X4_HE0SS4),         ER4(WL_RATE_4X4_HE1SS4),         ER4(WL_RATE_4X4_HE2SS4),         ER4(WL_RATE_4X4_HE3SS4),
    ER4(WL_RATE_4X4_HE4SS4),         ER4(WL_RATE_4X4_HE5SS4),         ER4(WL_RATE_4X4_HE6SS4),         ER4(WL_RATE_4X4_HE7SS4),
    ER4(WL_RATE_4X4_HE8SS4),         ER4(WL_RATE_4X4_HE9SS4),         ER4(WL_RATE_4X4_HE10SS4),        ER4(WL_RATE_4X4_HE11SS4),
    ER4(WL_RATE_4X4_TXBF_HE0SS4),    ER4(WL_RATE_4X4_TXBF_HE1SS4),    ER4(WL_RATE_4X4_TXBF_HE2SS4),    ER4(WL_RATE_4X4_TXBF_HE3SS4),
    ER4(WL_RATE_4X4_TXBF_HE4SS4),    ER4(WL_RATE_4X4_TXBF_HE5SS4),    ER4(WL_RATE_4X4_TXBF_HE6SS4),    ER4(WL_RATE_4X4_TXBF_HE7SS4),
    ER4(WL_RATE_4X4_TXBF_HE8SS4),    ER4(WL_RATE_4X4_TXBF_HE9SS4),    ER4(WL_RATE_4X4_TXBF_HE10SS4),   ER4(WL_RATE_4X4_TXBF_HE11SS4),
};

/** 6G 160M ext4 rate set indices */
enum rate_set_6g_160m_ext4 {
    RATE_SET_6G_160M_EXT4_0   = 0,
};

static const unsigned short rate_sets_index_6g_160m_ext4[] = {
         0,
};

/* No 5G 320M ext4 rate sets */

/* No 6G 320M ext4 rate sets */

/** 2.4G 20M ru rate sets */
static const unsigned char rate_sets_2g_20m_ru[] = {
    /* 2.4G 20M ru rate set 0 */ 30,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X1_52SS1,            WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,
    WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X1_UBSS1,
    WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,       WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X1_242SS1,           WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,
    WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    /* 2.4G 20M ru rate set 1 */ 84,
    WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,            WL_RU_RATE_2X3_TXBF_26SS2,
    WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,            WL_RU_RATE_1X4_TXBF_26SS1,
    WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,            WL_RU_RATE_3X4_TXBF_26SS3,
    WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,
    WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,       WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,
    WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,       WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,
    WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,       WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,
    WL_RU_RATE_1X3_106SS1,           WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,
    WL_RU_RATE_3X3_106SS3,           WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,
    WL_RU_RATE_2X4_106SS2,           WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,
    WL_RU_RATE_4X4_106SS4,           WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,           WL_RU_RATE_2X3_TXBF_LUBSS2,
    WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,           WL_RU_RATE_1X4_TXBF_LUBSS1,
    WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,           WL_RU_RATE_3X4_TXBF_LUBSS3,
    WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,
    WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,      WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,
    WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,      WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,
    WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,      WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,
};

/** 2.4G 20M ru rate set indices */
enum rate_set_2g_20m_ru {
    RATE_SET_2G_20M_RU_0   = 0,   RATE_SET_2G_20M_RU_1   = 1,
};

static const unsigned short rate_sets_index_2g_20m_ru[] = {
         0,     31,
};

/** 5G 20M ru rate sets */
static const unsigned char rate_sets_5g_20m_ru[] = {
    /* 5G 20M ru rate set 0 */ 114,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,
};

/** 5G 20M ru rate set indices */
enum rate_set_5g_20m_ru {
    RATE_SET_5G_20M_RU_0   = 0,
};

static const unsigned short rate_sets_index_5g_20m_ru[] = {
         0,
};

/** 6G 20M ru rate sets */
static const unsigned char rate_sets_6g_20m_ru[] = {
    /* 6G 20M ru rate set 0 */ 114,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,
};

/** 6G 20M ru rate set indices */
enum rate_set_6g_20m_ru {
    RATE_SET_6G_20M_RU_0   = 0,
};

static const unsigned short rate_sets_index_6g_20m_ru[] = {
         0,
};

/** 2.4G 40M ru rate sets */
static const unsigned char rate_sets_2g_40m_ru[] = {
    /* 2.4G 40M ru rate set 0 */ 133,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,
    /* 2.4G 40M ru rate set 1 */ 5,
    WL_RU_RATE_1X1_242SS1,           WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,
    WL_RU_RATE_2X2_TXBF_242SS2,
};

/** 2.4G 40M ru rate set indices */
enum rate_set_2g_40m_ru {
    RATE_SET_2G_40M_RU_0   = 0,   RATE_SET_2G_40M_RU_1   = 1,
};

static const unsigned short rate_sets_index_2g_40m_ru[] = {
         0,    134,
};

/** 5G 40M ru rate sets */
static const unsigned char rate_sets_5g_40m_ru[] = {
    /* 5G 40M ru rate set 0 */ 133,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,
    /* 5G 40M ru rate set 1 */ 19,
    WL_RU_RATE_1X1_242SS1,           WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,
    WL_RU_RATE_2X2_TXBF_242SS2,      WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,
    WL_RU_RATE_2X3_TXBF_242SS2,      WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,
    WL_RU_RATE_1X4_TXBF_242SS1,      WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,
    WL_RU_RATE_3X4_TXBF_242SS3,      WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,
};

/** 5G 40M ru rate set indices */
enum rate_set_5g_40m_ru {
    RATE_SET_5G_40M_RU_0   = 0,   RATE_SET_5G_40M_RU_1   = 1,
};

static const unsigned short rate_sets_index_5g_40m_ru[] = {
         0,    134,
};

/** 6G 40M ru rate sets */
static const unsigned char rate_sets_6g_40m_ru[] = {
    /* 6G 40M ru rate set 0 */ 133,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,
};

/** 6G 40M ru rate set indices */
enum rate_set_6g_40m_ru {
    RATE_SET_6G_40M_RU_0   = 0,
};

static const unsigned short rate_sets_index_6g_40m_ru[] = {
         0,
};

/** 5G 80M ru rate sets */
static const unsigned char rate_sets_5g_80m_ru[] = {
    /* 5G 80M ru rate set 0 */ 152,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,      WL_RU_RATE_1X1_996SS1,           WL_RU_RATE_1X2_996SS1,           WL_RU_RATE_1X2_TXBF_996SS1,
    WL_RU_RATE_2X2_996SS2,           WL_RU_RATE_2X2_TXBF_996SS2,      WL_RU_RATE_1X3_996SS1,           WL_RU_RATE_1X3_TXBF_996SS1,
    WL_RU_RATE_2X3_996SS2,           WL_RU_RATE_2X3_TXBF_996SS2,      WL_RU_RATE_3X3_996SS3,           WL_RU_RATE_3X3_TXBF_996SS3,
    WL_RU_RATE_1X4_996SS1,           WL_RU_RATE_1X4_TXBF_996SS1,      WL_RU_RATE_2X4_996SS2,           WL_RU_RATE_2X4_TXBF_996SS2,
    WL_RU_RATE_3X4_996SS3,           WL_RU_RATE_3X4_TXBF_996SS3,      WL_RU_RATE_4X4_996SS4,           WL_RU_RATE_4X4_TXBF_996SS4,
    /* 5G 80M ru rate set 1 */ 38,
    WL_RU_RATE_1X1_242SS1,           WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,
    WL_RU_RATE_2X2_TXBF_242SS2,      WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,
    WL_RU_RATE_2X3_TXBF_242SS2,      WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,
    WL_RU_RATE_1X4_TXBF_242SS1,      WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,
    WL_RU_RATE_3X4_TXBF_242SS3,      WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,
    WL_RU_RATE_1X2_484SS1,           WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,
    WL_RU_RATE_1X3_484SS1,           WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,
    WL_RU_RATE_3X3_484SS3,           WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,
    WL_RU_RATE_2X4_484SS2,           WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,
    WL_RU_RATE_4X4_484SS4,           WL_RU_RATE_4X4_TXBF_484SS4,
};

/** 5G 80M ru rate set indices */
enum rate_set_5g_80m_ru {
    RATE_SET_5G_80M_RU_0   = 0,   RATE_SET_5G_80M_RU_1   = 1,
};

static const unsigned short rate_sets_index_5g_80m_ru[] = {
         0,    153,
};

/** 6G 80M ru rate sets */
static const unsigned char rate_sets_6g_80m_ru[] = {
    /* 6G 80M ru rate set 0 */ 152,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,      WL_RU_RATE_1X1_996SS1,           WL_RU_RATE_1X2_996SS1,           WL_RU_RATE_1X2_TXBF_996SS1,
    WL_RU_RATE_2X2_996SS2,           WL_RU_RATE_2X2_TXBF_996SS2,      WL_RU_RATE_1X3_996SS1,           WL_RU_RATE_1X3_TXBF_996SS1,
    WL_RU_RATE_2X3_996SS2,           WL_RU_RATE_2X3_TXBF_996SS2,      WL_RU_RATE_3X3_996SS3,           WL_RU_RATE_3X3_TXBF_996SS3,
    WL_RU_RATE_1X4_996SS1,           WL_RU_RATE_1X4_TXBF_996SS1,      WL_RU_RATE_2X4_996SS2,           WL_RU_RATE_2X4_TXBF_996SS2,
    WL_RU_RATE_3X4_996SS3,           WL_RU_RATE_3X4_TXBF_996SS3,      WL_RU_RATE_4X4_996SS4,           WL_RU_RATE_4X4_TXBF_996SS4,
};

/** 6G 80M ru rate set indices */
enum rate_set_6g_80m_ru {
    RATE_SET_6G_80M_RU_0   = 0,
};

static const unsigned short rate_sets_index_6g_80m_ru[] = {
         0,
};

/** 5G 160M ru rate sets */
static const unsigned char rate_sets_5g_160m_ru[] = {
    /* 5G 160M ru rate set 0 */ 152,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,      WL_RU_RATE_1X1_996SS1,           WL_RU_RATE_1X2_996SS1,           WL_RU_RATE_1X2_TXBF_996SS1,
    WL_RU_RATE_2X2_996SS2,           WL_RU_RATE_2X2_TXBF_996SS2,      WL_RU_RATE_1X3_996SS1,           WL_RU_RATE_1X3_TXBF_996SS1,
    WL_RU_RATE_2X3_996SS2,           WL_RU_RATE_2X3_TXBF_996SS2,      WL_RU_RATE_3X3_996SS3,           WL_RU_RATE_3X3_TXBF_996SS3,
    WL_RU_RATE_1X4_996SS1,           WL_RU_RATE_1X4_TXBF_996SS1,      WL_RU_RATE_2X4_996SS2,           WL_RU_RATE_2X4_TXBF_996SS2,
    WL_RU_RATE_3X4_996SS3,           WL_RU_RATE_3X4_TXBF_996SS3,      WL_RU_RATE_4X4_996SS4,           WL_RU_RATE_4X4_TXBF_996SS4,
    /* 5G 160M ru rate set 1 */ 57,
    WL_RU_RATE_1X1_242SS1,           WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,
    WL_RU_RATE_2X2_TXBF_242SS2,      WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,
    WL_RU_RATE_2X3_TXBF_242SS2,      WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,
    WL_RU_RATE_1X4_TXBF_242SS1,      WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,
    WL_RU_RATE_3X4_TXBF_242SS3,      WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,
    WL_RU_RATE_1X2_484SS1,           WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,
    WL_RU_RATE_1X3_484SS1,           WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,
    WL_RU_RATE_3X3_484SS3,           WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,
    WL_RU_RATE_2X4_484SS2,           WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,
    WL_RU_RATE_4X4_484SS4,           WL_RU_RATE_4X4_TXBF_484SS4,      WL_RU_RATE_1X1_996SS1,           WL_RU_RATE_1X2_996SS1,
    WL_RU_RATE_1X2_TXBF_996SS1,      WL_RU_RATE_2X2_996SS2,           WL_RU_RATE_2X2_TXBF_996SS2,      WL_RU_RATE_1X3_996SS1,
    WL_RU_RATE_1X3_TXBF_996SS1,      WL_RU_RATE_2X3_996SS2,           WL_RU_RATE_2X3_TXBF_996SS2,      WL_RU_RATE_3X3_996SS3,
    WL_RU_RATE_3X3_TXBF_996SS3,      WL_RU_RATE_1X4_996SS1,           WL_RU_RATE_1X4_TXBF_996SS1,      WL_RU_RATE_2X4_996SS2,
    WL_RU_RATE_2X4_TXBF_996SS2,      WL_RU_RATE_3X4_996SS3,           WL_RU_RATE_3X4_TXBF_996SS3,      WL_RU_RATE_4X4_996SS4,
    WL_RU_RATE_4X4_TXBF_996SS4,
};

/** 5G 160M ru rate set indices */
enum rate_set_5g_160m_ru {
    RATE_SET_5G_160M_RU_0   = 0,  RATE_SET_5G_160M_RU_1   = 1,
};

static const unsigned short rate_sets_index_5g_160m_ru[] = {
         0,    153,
};

/** 6G 160M ru rate sets */
static const unsigned char rate_sets_6g_160m_ru[] = {
    /* 6G 160M ru rate set 0 */ 152,
    WL_RU_RATE_1X1_26SS1,            WL_RU_RATE_1X2_26SS1,            WL_RU_RATE_1X2_TXBF_26SS1,       WL_RU_RATE_2X2_26SS2,
    WL_RU_RATE_2X2_TXBF_26SS2,       WL_RU_RATE_1X3_26SS1,            WL_RU_RATE_1X3_TXBF_26SS1,       WL_RU_RATE_2X3_26SS2,
    WL_RU_RATE_2X3_TXBF_26SS2,       WL_RU_RATE_3X3_26SS3,            WL_RU_RATE_3X3_TXBF_26SS3,       WL_RU_RATE_1X4_26SS1,
    WL_RU_RATE_1X4_TXBF_26SS1,       WL_RU_RATE_2X4_26SS2,            WL_RU_RATE_2X4_TXBF_26SS2,       WL_RU_RATE_3X4_26SS3,
    WL_RU_RATE_3X4_TXBF_26SS3,       WL_RU_RATE_4X4_26SS4,            WL_RU_RATE_4X4_TXBF_26SS4,       WL_RU_RATE_1X1_52SS1,
    WL_RU_RATE_1X2_52SS1,            WL_RU_RATE_1X2_TXBF_52SS1,       WL_RU_RATE_2X2_52SS2,            WL_RU_RATE_2X2_TXBF_52SS2,
    WL_RU_RATE_1X3_52SS1,            WL_RU_RATE_1X3_TXBF_52SS1,       WL_RU_RATE_2X3_52SS2,            WL_RU_RATE_2X3_TXBF_52SS2,
    WL_RU_RATE_3X3_52SS3,            WL_RU_RATE_3X3_TXBF_52SS3,       WL_RU_RATE_1X4_52SS1,            WL_RU_RATE_1X4_TXBF_52SS1,
    WL_RU_RATE_2X4_52SS2,            WL_RU_RATE_2X4_TXBF_52SS2,       WL_RU_RATE_3X4_52SS3,            WL_RU_RATE_3X4_TXBF_52SS3,
    WL_RU_RATE_4X4_52SS4,            WL_RU_RATE_4X4_TXBF_52SS4,       WL_RU_RATE_1X1_106SS1,           WL_RU_RATE_1X2_106SS1,
    WL_RU_RATE_1X2_TXBF_106SS1,      WL_RU_RATE_2X2_106SS2,           WL_RU_RATE_2X2_TXBF_106SS2,      WL_RU_RATE_1X3_106SS1,
    WL_RU_RATE_1X3_TXBF_106SS1,      WL_RU_RATE_2X3_106SS2,           WL_RU_RATE_2X3_TXBF_106SS2,      WL_RU_RATE_3X3_106SS3,
    WL_RU_RATE_3X3_TXBF_106SS3,      WL_RU_RATE_1X4_106SS1,           WL_RU_RATE_1X4_TXBF_106SS1,      WL_RU_RATE_2X4_106SS2,
    WL_RU_RATE_2X4_TXBF_106SS2,      WL_RU_RATE_3X4_106SS3,           WL_RU_RATE_3X4_TXBF_106SS3,      WL_RU_RATE_4X4_106SS4,
    WL_RU_RATE_4X4_TXBF_106SS4,      WL_RU_RATE_1X1_UBSS1,            WL_RU_RATE_1X2_UBSS1,            WL_RU_RATE_1X2_TXBF_UBSS1,
    WL_RU_RATE_2X2_UBSS2,            WL_RU_RATE_2X2_TXBF_UBSS2,       WL_RU_RATE_1X3_UBSS1,            WL_RU_RATE_1X3_TXBF_UBSS1,
    WL_RU_RATE_2X3_UBSS2,            WL_RU_RATE_2X3_TXBF_UBSS2,       WL_RU_RATE_3X3_UBSS3,            WL_RU_RATE_3X3_TXBF_UBSS3,
    WL_RU_RATE_1X4_UBSS1,            WL_RU_RATE_1X4_TXBF_UBSS1,       WL_RU_RATE_2X4_UBSS2,            WL_RU_RATE_2X4_TXBF_UBSS2,
    WL_RU_RATE_3X4_UBSS3,            WL_RU_RATE_3X4_TXBF_UBSS3,       WL_RU_RATE_4X4_UBSS4,            WL_RU_RATE_4X4_TXBF_UBSS4,
    WL_RU_RATE_1X1_LUBSS1,           WL_RU_RATE_1X2_LUBSS1,           WL_RU_RATE_1X2_TXBF_LUBSS1,      WL_RU_RATE_2X2_LUBSS2,
    WL_RU_RATE_2X2_TXBF_LUBSS2,      WL_RU_RATE_1X3_LUBSS1,           WL_RU_RATE_1X3_TXBF_LUBSS1,      WL_RU_RATE_2X3_LUBSS2,
    WL_RU_RATE_2X3_TXBF_LUBSS2,      WL_RU_RATE_3X3_LUBSS3,           WL_RU_RATE_3X3_TXBF_LUBSS3,      WL_RU_RATE_1X4_LUBSS1,
    WL_RU_RATE_1X4_TXBF_LUBSS1,      WL_RU_RATE_2X4_LUBSS2,           WL_RU_RATE_2X4_TXBF_LUBSS2,      WL_RU_RATE_3X4_LUBSS3,
    WL_RU_RATE_3X4_TXBF_LUBSS3,      WL_RU_RATE_4X4_LUBSS4,           WL_RU_RATE_4X4_TXBF_LUBSS4,      WL_RU_RATE_1X1_242SS1,
    WL_RU_RATE_1X2_242SS1,           WL_RU_RATE_1X2_TXBF_242SS1,      WL_RU_RATE_2X2_242SS2,           WL_RU_RATE_2X2_TXBF_242SS2,
    WL_RU_RATE_1X3_242SS1,           WL_RU_RATE_1X3_TXBF_242SS1,      WL_RU_RATE_2X3_242SS2,           WL_RU_RATE_2X3_TXBF_242SS2,
    WL_RU_RATE_3X3_242SS3,           WL_RU_RATE_3X3_TXBF_242SS3,      WL_RU_RATE_1X4_242SS1,           WL_RU_RATE_1X4_TXBF_242SS1,
    WL_RU_RATE_2X4_242SS2,           WL_RU_RATE_2X4_TXBF_242SS2,      WL_RU_RATE_3X4_242SS3,           WL_RU_RATE_3X4_TXBF_242SS3,
    WL_RU_RATE_4X4_242SS4,           WL_RU_RATE_4X4_TXBF_242SS4,      WL_RU_RATE_1X1_484SS1,           WL_RU_RATE_1X2_484SS1,
    WL_RU_RATE_1X2_TXBF_484SS1,      WL_RU_RATE_2X2_484SS2,           WL_RU_RATE_2X2_TXBF_484SS2,      WL_RU_RATE_1X3_484SS1,
    WL_RU_RATE_1X3_TXBF_484SS1,      WL_RU_RATE_2X3_484SS2,           WL_RU_RATE_2X3_TXBF_484SS2,      WL_RU_RATE_3X3_484SS3,
    WL_RU_RATE_3X3_TXBF_484SS3,      WL_RU_RATE_1X4_484SS1,           WL_RU_RATE_1X4_TXBF_484SS1,      WL_RU_RATE_2X4_484SS2,
    WL_RU_RATE_2X4_TXBF_484SS2,      WL_RU_RATE_3X4_484SS3,           WL_RU_RATE_3X4_TXBF_484SS3,      WL_RU_RATE_4X4_484SS4,
    WL_RU_RATE_4X4_TXBF_484SS4,      WL_RU_RATE_1X1_996SS1,           WL_RU_RATE_1X2_996SS1,           WL_RU_RATE_1X2_TXBF_996SS1,
    WL_RU_RATE_2X2_996SS2,           WL_RU_RATE_2X2_TXBF_996SS2,      WL_RU_RATE_1X3_996SS1,           WL_RU_RATE_1X3_TXBF_996SS1,
    WL_RU_RATE_2X3_996SS2,           WL_RU_RATE_2X3_TXBF_996SS2,      WL_RU_RATE_3X3_996SS3,           WL_RU_RATE_3X3_TXBF_996SS3,
    WL_RU_RATE_1X4_996SS1,           WL_RU_RATE_1X4_TXBF_996SS1,      WL_RU_RATE_2X4_996SS2,           WL_RU_RATE_2X4_TXBF_996SS2,
    WL_RU_RATE_3X4_996SS3,           WL_RU_RATE_3X4_TXBF_996SS3,      WL_RU_RATE_4X4_996SS4,           WL_RU_RATE_4X4_TXBF_996SS4,
};

/** 6G 160M ru rate set indices */
enum rate_set_6g_160m_ru {
    RATE_SET_6G_160M_RU_0   = 0,
};

static const unsigned short rate_sets_index_6g_160m_ru[] = {
         0,
};

/** Indices for 5G Base locales */
enum locale_5g_idx {
    LOCALE_5G_IDX_NONE                = CLM_LOC_NONE,
    LOCALE_5G_IDX_SAME                = CLM_LOC_SAME,
    LOCALE_5G_IDX_DELETED             = CLM_LOC_DELETED,
    LOCALE_5G_IDX_1DebugA             = 0,   LOCALE_5G_IDX_5US                 = 1,
};

/** Indices for 6G HT locales */
enum locale_6g_ht_idx {
    LOCALE_6G_HT_IDX_NONE             = CLM_LOC_NONE,
    LOCALE_6G_HT_IDX_SAME             = CLM_LOC_SAME,
    LOCALE_6G_HT_IDX_DELETED          = CLM_LOC_DELETED,
    LOCALE_6G_HT_IDX__1DebugAn        = 0,
};

/** Indices for 2.4G Base locales */
enum locale_2g_idx {
    LOCALE_2G_IDX_NONE                = CLM_LOC_NONE,
    LOCALE_2G_IDX_SAME                = CLM_LOC_SAME,
    LOCALE_2G_IDX_DELETED             = CLM_LOC_DELETED,
    LOCALE_2G_IDX_DebugA              = 0,   LOCALE_2G_IDX_US                  = 1,
};

/** Indices for 6G Base locales */
enum locale_6g_idx {
    LOCALE_6G_IDX_NONE                = CLM_LOC_NONE,
    LOCALE_6G_IDX_SAME                = CLM_LOC_SAME,
    LOCALE_6G_IDX_DELETED             = CLM_LOC_DELETED,
    LOCALE_6G_IDX__1DebugA            = 0,
};

/** Indices for 2.4G HT locales */
enum locale_2g_ht_idx {
    LOCALE_2G_HT_IDX_NONE             = CLM_LOC_NONE,
    LOCALE_2G_HT_IDX_SAME             = CLM_LOC_SAME,
    LOCALE_2G_HT_IDX_DELETED          = CLM_LOC_DELETED,
    LOCALE_2G_HT_IDX_DebugAn__DebugA_3n = 0, LOCALE_2G_HT_IDX_USn              = 1,
};

/** Indices for 5G HT locales */
enum locale_5g_ht_idx {
    LOCALE_5G_HT_IDX_NONE             = CLM_LOC_NONE,
    LOCALE_5G_HT_IDX_SAME             = CLM_LOC_SAME,
    LOCALE_5G_HT_IDX_DELETED          = CLM_LOC_DELETED,
    LOCALE_5G_HT_IDX_1DebugAn         = 0,   LOCALE_5G_HT_IDX_5USn             = 1,
};

/** 5G Base locale definitions */
static const unsigned char locales_5g_base[] = {

    /* Locale 1DebugA */
    CHANNEL_SET_3, 0, /* Locale channels (20M), locale flags */
    RESTRICTED_SET_NONE, /* Restricted channels */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP,
        1, /* 1 regulatory channel limit element(s) */
    30, RANGE_5G_20M_36_177,  /* 30.0dBm, 36-177 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_177,  RATE_SET_5G_20M_1,       /*  30.00dBm,  36-177, OFDM6-54 */

    /* Locale 5US */
    CHANNEL_SET_2, CLM_DATA_FLAG_DFS_US, /* Locale channels (20M), locale flags */
    RESTRICTED_SET_NONE, /* Restricted channels */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP,
        4, /* 4 regulatory channel limit element(s) */
    30, RANGE_5G_20M_36_48,   /* 30.0dBm, 36-48 */
    24, RANGE_5G_20M_52_144,  /* 24.0dBm, 52-144 */
    30, RANGE_5G_20M_149_161, /* 30.0dBm, 149-161 */
    30, RANGE_5G_20M_165_165, /* 30.0dBm, 165-165 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_165,  RATE_SET_5G_20M_1,       /*  30.00dBm,  36-165, OFDM6-54 */
};


/** 6G HT locale definitions */
static const unsigned char locales_6g_ht[] = {

    /* Locale ^1DebugAn (_1DebugAn) */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        2, /* 2 TX limit element(s) */
    120, RANGE_6G_20M_1_233,   RATE_SET_6G_20M_0,       /*  30.00dBm,   1-233, OFDM6-54_CDD1, OFDM6-54_TXBF1, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, RANGE_6G_20M_2_2,     RATE_SET_6G_20M_0,       /*  30.00dBm,       2, OFDM6-54_CDD1, OFDM6-54_TXBF1, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_40M_3_227,   RATE_SET_6G_40M_0,       /*  30.00dBm,   3-227, OFDM6-54, OFDM6-54_CDD1, OFDM6-54_TXBF1, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_80M_7_215,   RATE_SET_6G_80M_0,       /*  30.00dBm,   7-215, OFDM6-54, OFDM6-54_CDD1, OFDM6-54_TXBF1, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_160M_15_207, RATE_SET_6G_160M_0,      /*  30.00dBm,  15-207, OFDM6-54, OFDM6-54_CDD1, OFDM6-54_TXBF1, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT,
        2, /* 2 TX limit element(s) */
    120, RANGE_6G_20M_1_233,   RATE_SET_6G_20M_EXT_0,   /*  30.00dBm,   1-233, OFDM6-54_CDD2, OFDM6-54_TXBF2, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, RANGE_6G_20M_2_2,     RATE_SET_6G_20M_EXT_0,   /*  30.00dBm,       2, OFDM6-54_CDD2, OFDM6-54_TXBF2, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_40M_3_227,   RATE_SET_6G_40M_EXT_0,   /*  30.00dBm,   3-227, OFDM6-54_CDD2, OFDM6-54_TXBF2, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_80M_7_215,   RATE_SET_6G_80M_EXT_0,   /*  30.00dBm,   7-215, OFDM6-54_CDD2, OFDM6-54_TXBF2, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_160M_15_207, RATE_SET_6G_160M_EXT_0,  /*  30.00dBm,  15-207, OFDM6-54_CDD2, OFDM6-54_TXBF2, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        2, /* 2 TX limit element(s) */
    120, RANGE_6G_20M_1_233,   RATE_SET_6G_20M_EXT4_0,  /*  30.00dBm,   1-233, OFDM6-54_CDD3, OFDM6-54_TXBF3, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, RANGE_6G_20M_2_2,     RATE_SET_6G_20M_EXT4_0,  /*  30.00dBm,       2, OFDM6-54_CDD3, OFDM6-54_TXBF3, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_40M_3_227,   RATE_SET_6G_40M_EXT4_0,  /*  30.00dBm,   3-227, OFDM6-54_CDD3, OFDM6-54_TXBF3, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_80M_7_215,   RATE_SET_6G_80M_EXT4_0,  /*  30.00dBm,   7-215, OFDM6-54_CDD3, OFDM6-54_TXBF3, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_160M_15_207, RATE_SET_6G_160M_EXT4_0, /*  30.00dBm,  15-207, OFDM6-54_CDD3, OFDM6-54_TXBF3, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_HE,
        2, /* 2 TX limit element(s) */
    120, RANGE_6G_20M_1_233,   RATE_SET_6G_20M_RU_0,    /*  30.00dBm,   1-233, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0 */
    120, RANGE_6G_20M_2_2,     RATE_SET_6G_20M_RU_0,    /*  30.00dBm,       2, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_40M_3_227,   RATE_SET_6G_40M_RU_0,    /*  30.00dBm,   3-227, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_80M_7_215,   RATE_SET_6G_80M_RU_0,    /*  30.00dBm,   7-215, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_6G_160M_15_207, RATE_SET_6G_160M_RU_0,   /*  30.00dBm,  15-207, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
};


/** 2.4G Base locale definitions */
static const unsigned char locales_2g_base[] = {

    /* Locale DebugA */
    CHANNEL_SET_1, 0, /* Locale channels (20M), locale flags */
    RESTRICTED_SET_NONE, /* Restricted channels */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP,
        1, /* 1 regulatory channel limit element(s) */
    30, RANGE_2G_20M_1_14,    /* 30.0dBm, 1-14 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_20M_1_14,    RATE_SET_2G_20M_0,       /*  30.00dBm,    1-14, DSSS1-11, OFDM6-54 */

    /* Locale US */
    CHANNEL_SET_0, 0, /* Locale channels (20M), locale flags */
    RESTRICTED_SET_NONE, /* Restricted channels */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP,
        1, /* 1 regulatory channel limit element(s) */
    30, RANGE_2G_20M_1_11,    /* 30.0dBm, 1-11 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_20M_1_11,    RATE_SET_2G_20M_0,       /*  30.00dBm,    1-11, DSSS1-11, OFDM6-54 */
};


/** 6G Base locale definitions */
static const unsigned char locales_6g_base[] = {

    /* Locale ^1DebugA (_1DebugA) */
    CHANNEL_SET_4, CLM_DATA_FLAG_PSD_LIMITS, /* Locale channels (20M), locale flags */
    RESTRICTED_SET_NONE, /* Restricted channels */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        2, /* 2 regulatory channel limit element(s) */
    24, RANGE_6G_20M_1_233,   /* 24.0dBm, 1-233 */
    24, RANGE_6G_20M_2_2,     /* 24.0dBm, 2-2 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        2, /* 2 regulatory channel limit element(s) */
    30, RANGE_6G_20M_1_233,   /* 30.0dBm, 1-233 */
    30, RANGE_6G_20M_2_2,     /* 30.0dBm, 2-2 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        1, /* 1 regulatory channel limit element(s) */
    24, RANGE_6G_40M_3_227,   /* 24.0dBm, 3-227 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        1, /* 1 regulatory channel limit element(s) */
    30, RANGE_6G_40M_3_227,   /* 30.0dBm, 3-227 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        1, /* 1 regulatory channel limit element(s) */
    24, RANGE_6G_80M_7_215,   /* 24.0dBm, 7-215 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        1, /* 1 regulatory channel limit element(s) */
    30, RANGE_6G_80M_7_215,   /* 30.0dBm, 7-215 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        1, /* 1 regulatory channel limit element(s) */
    24, RANGE_6G_160M_15_207, /* 24.0dBm, 15-207 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        1, /* 1 regulatory channel limit element(s) */
    30, RANGE_6G_160M_15_207, /* 30.0dBm, 15-207 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        2, /* 2 regulatory PSD limit element(s) */
    -1, RANGE_6G_20M_1_233,   /* -1.0dBm/MHz, 1-233 */
    -1, RANGE_6G_20M_2_2,     /* -1.0dBm/MHz, 2-2 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        2, /* 2 regulatory PSD limit element(s) */
    5, RANGE_6G_20M_1_233,   /* 5.0dBm/MHz, 1-233 */
    5, RANGE_6G_20M_2_2,     /* 5.0dBm/MHz, 2-2 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        1, /* 1 regulatory PSD limit element(s) */
    -1, RANGE_6G_40M_3_227,   /* -1.0dBm/MHz, 3-227 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        1, /* 1 regulatory PSD limit element(s) */
    5, RANGE_6G_40M_3_227,   /* 5.0dBm/MHz, 3-227 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        1, /* 1 regulatory PSD limit element(s) */
    -1, RANGE_6G_80M_7_215,   /* -1.0dBm/MHz, 7-215 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        1, /* 1 regulatory PSD limit element(s) */
    5, RANGE_6G_80M_7_215,   /* 5.0dBm/MHz, 7-215 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_MORE,
        1, /* 1 regulatory PSD limit element(s) */
    -1, RANGE_6G_160M_15_207, /* -1.0dBm/MHz, 15-207 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_EIRP | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_DEVICE_CATEGORY_LP | CLM_DATA_FLAG2_REGULATORY_LIMIT_DEST_SUBORDINATE,
        1, /* 1 regulatory PSD limit element(s) */
    5, RANGE_6G_160M_15_207, /* 5.0dBm/MHz, 15-207 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND,
        2, /* 2 TX limit element(s) */
    120, RANGE_6G_20M_1_233,   RATE_SET_6G_20M_1,       /*  30.00dBm,   1-233, OFDM6-54 */
    120, RANGE_6G_20M_2_2,     RATE_SET_6G_20M_1,       /*  30.00dBm,       2, OFDM6-54 */
};


/** 2.4G HT locale definitions */
static const unsigned char locales_2g_ht[] = {

    /* Locale DebugAn&DebugA/3n (DebugAn__DebugA_3n) */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        3, /* 3 TX limit element(s) */
    120, RANGE_2G_20M_1_13,    RATE_SET_2G_20M_4,       /*  30.00dBm,    1-13, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2 */
    120, RANGE_2G_20M_1_14,    RATE_SET_2G_20M_3,       /*  30.00dBm,    1-14, DSSS1-11_MULTI1, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, RANGE_2G_20M_14_14,   RATE_SET_2G_20M_2,       /*  30.00dBm,      14, MCS0-7, OFDM6-54_CDD1, MCS0-7_CDD1, MCS0-7_STBC, MCS8-15, OFDM6-54_TXBF1, MCS0-7_TXBF1, MCS8-15_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_40M_3_11,    RATE_SET_2G_40M_0,       /*  30.00dBm,    3-11, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_20M_1_13,    RATE_SET_2G_20M_EXT_0,   /*  30.00dBm,    1-13, DSSS1-11_MULTI2, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_40M_3_11,    RATE_SET_2G_40M_EXT_0,   /*  30.00dBm,    3-11, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_20M_1_13,    RATE_SET_2G_20M_EXT4_0,  /*  30.00dBm,    1-13, DSSS1-11_MULTI3, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_40M_3_11,    RATE_SET_2G_40M_EXT4_0,  /*  30.00dBm,    3-11, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        2, /* 2 TX limit element(s) */
    120, RANGE_2G_20M_1_13,    RATE_SET_2G_20M_RU_1,    /*  30.00dBm,    1-13, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0 */
    120, RANGE_2G_20M_1_14,    RATE_SET_2G_20M_RU_0,    /*  30.00dBm,    1-14, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_40M_3_11,    RATE_SET_2G_40M_RU_0,    /*  30.00dBm,    3-11, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0 */

    /* Locale USn */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_20M_1_11,    RATE_SET_2G_20M_1,       /*  30.00dBm,    1-11, MCS0-7, VHT8-9SS1, DSSS1-11_MULTI1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_40M_3_9,     RATE_SET_2G_40M_0,       /*  30.00dBm,     3-9, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_2G_40M_3_9,     RATE_SET_2G_40M_RU_1,    /*  30.00dBm,     3-9, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0 */
};


/** 5G HT locale definitions */
static const unsigned char locales_5g_ht[] = {

    /* Locale 1DebugAn */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_177,  RATE_SET_5G_20M_0,       /*  30.00dBm,  36-177, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_175,  RATE_SET_5G_40M_0,       /*  30.00dBm,  38-175, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_171,  RATE_SET_5G_80M_0,       /*  30.00dBm,  42-171, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        24, /* 24 TX limit element(s) */
    120, CHANNEL_5G_80M_42p106L, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p106L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p106U, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p106U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p106L, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p106L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p106U, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p106U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p122L, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p122L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p122U, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p122U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p122L, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p122L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p122U, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p122U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p138L, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p138L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p138U, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p138U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p138L, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p138L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p138U, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p138U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_106p138L, RATE_SET_5G_80M_0,       /*  30.00dBm, 106p138L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_106p138U, RATE_SET_5G_80M_0,       /*  30.00dBm, 106p138U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p155L, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p155L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_42p155U, RATE_SET_5G_80M_0,       /*  30.00dBm, 42p155U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p155L, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p155L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_58p155U, RATE_SET_5G_80M_0,       /*  30.00dBm, 58p155U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_106p155L, RATE_SET_5G_80M_0,       /*  30.00dBm, 106p155L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_106p155U, RATE_SET_5G_80M_0,       /*  30.00dBm, 106p155U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_122p155L, RATE_SET_5G_80M_0,       /*  30.00dBm, 122p155L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_122p155U, RATE_SET_5G_80M_0,       /*  30.00dBm, 122p155U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_138p155L, RATE_SET_5G_80M_0,       /*  30.00dBm, 138p155L, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
    120, CHANNEL_5G_80M_138p155U, RATE_SET_5G_80M_0,       /*  30.00dBm, 138p155U, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_163, RATE_SET_5G_160M_0,      /*  30.00dBm,  50-163, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_177,  RATE_SET_5G_20M_EXT_0,   /*  30.00dBm,  36-177, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_175,  RATE_SET_5G_40M_EXT_0,   /*  30.00dBm,  38-175, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_171,  RATE_SET_5G_80M_EXT_0,   /*  30.00dBm,  42-171, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        24, /* 24 TX limit element(s) */
    120, CHANNEL_5G_80M_42p106L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p106L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p106U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p106U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p106L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p106L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p106U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p106U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p122L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p122L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p122U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p122U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p122L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p122L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p122U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p122U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p138L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p138L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p138U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p138U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p138L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p138L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p138U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p138U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_106p138L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 106p138L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_106p138U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 106p138U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p155L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p155L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_42p155U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 42p155U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p155L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p155L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_58p155U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 58p155U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_106p155L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 106p155L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_106p155U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 106p155U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_122p155L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 122p155L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_122p155U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 122p155U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_138p155L, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 138p155L, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
    120, CHANNEL_5G_80M_138p155U, RATE_SET_5G_80M_EXT_0,   /*  30.00dBm, 138p155U, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_163, RATE_SET_5G_160M_EXT_0,  /*  30.00dBm,  50-163, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_177,  RATE_SET_5G_20M_EXT4_0,  /*  30.00dBm,  36-177, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_175,  RATE_SET_5G_40M_EXT4_0,  /*  30.00dBm,  38-175, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_171,  RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm,  42-171, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        24, /* 24 TX limit element(s) */
    120, CHANNEL_5G_80M_42p106L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p106L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p106U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p106U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p106L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p106L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p106U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p106U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p122L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p122L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p122U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p122U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p122L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p122L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p122U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p122U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p138L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p138L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p138U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p138U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p138L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p138L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p138U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p138U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p138L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 106p138L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p138U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 106p138U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p155L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p155L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p155U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 42p155U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p155L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p155L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p155U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 58p155U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p155L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 106p155L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p155U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 106p155U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_122p155L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 122p155L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_122p155U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 122p155U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_138p155L, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 138p155L, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
    120, CHANNEL_5G_80M_138p155U, RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm, 138p155U, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_163, RATE_SET_5G_160M_EXT4_0, /*  30.00dBm,  50-163, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_177,  RATE_SET_5G_20M_RU_0,    /*  30.00dBm,  36-177, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_175,  RATE_SET_5G_40M_RU_0,    /*  30.00dBm,  38-175, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_171,  RATE_SET_5G_80M_RU_0,    /*  30.00dBm,  42-171, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        24, /* 24 TX limit element(s) */
    120, CHANNEL_5G_80M_42p106L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p106L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p106U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p106U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p106L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p106L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p106U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p106U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p122L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p122L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p122U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p122U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p122L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p122L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p122U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p122U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p138L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p138L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p138U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p138U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p138L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p138L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p138U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p138U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p138L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 106p138L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p138U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 106p138U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p155L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p155L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_42p155U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 42p155U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p155L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p155L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_58p155U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 58p155U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p155L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 106p155L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_106p155U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 106p155U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_122p155L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 122p155L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_122p155U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 122p155U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_138p155L, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 138p155L, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
    120, CHANNEL_5G_80M_138p155U, RATE_SET_5G_80M_RU_0,    /*  30.00dBm, 138p155U, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_163, RATE_SET_5G_160M_RU_0,   /*  30.00dBm,  50-163, RU26SS1, RU26SS1_CDD1, RU26SS1_TXBF1, RU26SS2, RU26SS2_TXBF0, RU26SS1_CDD2, RU26SS1_TXBF2, RU26SS2_SPEXP1, RU26SS2_TXBF1, RU26SS3, RU26SS3_TXBF0, RU26SS1_CDD3, RU26SS1_TXBF3, RU26SS2_SPEXP2, RU26SS2_TXBF2, RU26SS3_SPEXP1, RU26SS3_TXBF1, RU26SS4, RU26SS4_TXBF0, RU52SS1, RU52SS1_CDD1, RU52SS1_TXBF1, RU52SS2, RU52SS2_TXBF0, RU52SS1_CDD2, RU52SS1_TXBF2, RU52SS2_SPEXP1, RU52SS2_TXBF1, RU52SS3, RU52SS3_TXBF0, RU52SS1_CDD3, RU52SS1_TXBF3, RU52SS2_SPEXP2, RU52SS2_TXBF2, RU52SS3_SPEXP1, RU52SS3_TXBF1, RU52SS4, RU52SS4_TXBF0, RU106SS1, RU106SS1_CDD1, RU106SS1_TXBF1, RU106SS2, RU106SS2_TXBF0, RU106SS1_CDD2, RU106SS1_TXBF2, RU106SS2_SPEXP1, RU106SS2_TXBF1, RU106SS3, RU106SS3_TXBF0, RU106SS1_CDD3, RU106SS1_TXBF3, RU106SS2_SPEXP2, RU106SS2_TXBF2, RU106SS3_SPEXP1, RU106SS3_TXBF1, RU106SS4, RU106SS4_TXBF0, HE_UBSS1, HE_UBSS1_CDD1, HE_UBSS1_TXBF1, HE_UBSS2, HE_UBSS2_TXBF0, HE_UBSS1_CDD2, HE_UBSS1_TXBF2, HE_UBSS2_SPEXP1, HE_UBSS2_TXBF1, HE_UBSS3, HE_UBSS3_TXBF0, HE_UBSS1_CDD3, HE_UBSS1_TXBF3, HE_UBSS2_SPEXP2, HE_UBSS2_TXBF2, HE_UBSS3_SPEXP1, HE_UBSS3_TXBF1, HE_UBSS4, HE_UBSS4_TXBF0, HE_LUBSS1, HE_LUBSS1_CDD1, HE_LUBSS1_TXBF1, HE_LUBSS2, HE_LUBSS2_TXBF0, HE_LUBSS1_CDD2, HE_LUBSS1_TXBF2, HE_LUBSS2_SPEXP1, HE_LUBSS2_TXBF1, HE_LUBSS3, HE_LUBSS3_TXBF0, HE_LUBSS1_CDD3, HE_LUBSS1_TXBF3, HE_LUBSS2_SPEXP2, HE_LUBSS2_TXBF2, HE_LUBSS3_SPEXP1, HE_LUBSS3_TXBF1, HE_LUBSS4, HE_LUBSS4_TXBF0, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */

    /* Locale 5USn */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_165,  RATE_SET_5G_20M_0,       /*  30.00dBm,  36-165, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_159,  RATE_SET_5G_40M_0,       /*  30.00dBm,  38-159, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_155,  RATE_SET_5G_80M_0,       /*  30.00dBm,  42-155, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_114, RATE_SET_5G_160M_0,      /*  30.00dBm,  50-114, OFDM6-54, MCS0-7, VHT8-9SS1, OFDM6-54_CDD1, MCS0-7_CDD1, VHT8-9SS1_CDD1, MCS0-7_STBC, VHT8-9SS1_STBC, MCS8-15, VHT8-9SS2, OFDM6-54_TXBF1, MCS0-7_TXBF1, VHT8-9SS1_TXBF1, MCS8-15_TXBF0, VHT10-11SS1, VHT10-11SS1_CDD1, VHT10-11SS1_STBC, VHT10-11SS1_TXBF1, VHT10-11SS2, HE0-11SS1, HE0-11SS1_CDD1, HE0-11SS1_TXBF1, HE0-11SS2, HE0-11SS2_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_165,  RATE_SET_5G_20M_EXT_0,   /*  30.00dBm,  36-165, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_159,  RATE_SET_5G_40M_EXT_0,   /*  30.00dBm,  38-159, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_155,  RATE_SET_5G_80M_EXT_0,   /*  30.00dBm,  42-155, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_114, RATE_SET_5G_160M_EXT_0,  /*  30.00dBm,  50-114, OFDM6-54_CDD2, MCS0-7_CDD2, VHT8-9SS1_CDD2, MCS0-7_STBC_SPEXP1, VHT8-9SS1_STBC_SPEXP1, MCS8-15_SPEXP1, VHT8-9SS2_SPEXP1, MCS16-23, VHT8-9SS3, OFDM6-54_TXBF2, MCS0-7_TXBF2, VHT8-9SS1_TXBF2, MCS8-15_TXBF1, VHT8-9SS2_TXBF1, MCS16-23_TXBF0, VHT10-11SS1_CDD2, VHT10-11SS1_STBC_SPEXP1, VHT10-11SS1_TXBF2, VHT10-11SS2_SPEXP1, VHT10-11SS2_TXBF1, VHT10-11SS3, HE0-11SS1_CDD2, HE0-11SS1_TXBF2, HE0-11SS2_SPEXP1, HE0-11SS2_TXBF1, HE0-11SS3, HE0-11SS3_TXBF0 */
        CLM_DATA_FLAG_WIDTH_20 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_20M_36_165,  RATE_SET_5G_20M_EXT4_0,  /*  30.00dBm,  36-165, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_159,  RATE_SET_5G_40M_EXT4_0,  /*  30.00dBm,  38-159, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_155,  RATE_SET_5G_80M_EXT4_0,  /*  30.00dBm,  42-155, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_EXT4,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_114, RATE_SET_5G_160M_EXT4_0, /*  30.00dBm,  50-114, OFDM6-54_CDD3, OFDM6-54_TXBF3, MCS0-7_CDD3, MCS0-7_STBC_SPEXP2, MCS0-7_TXBF3, VHT8-9SS1_CDD3, VHT10-11SS1_CDD3, VHT8-9SS1_STBC_SPEXP2, VHT10-11SS1_STBC_SPEXP2, VHT8-9SS1_TXBF3, VHT10-11SS1_TXBF3, MCS8-15_SPEXP2, MCS8-15_TXBF2, VHT8-9SS2_SPEXP2, VHT10-11SS2_SPEXP2, VHT8-9SS2_TXBF2, VHT10-11SS2_TXBF2, MCS16-23_SPEXP1, MCS16-23_TXBF1, VHT8-9SS3_SPEXP1, VHT10-11SS3_SPEXP1, VHT8-9SS3_TXBF1, VHT10-11SS3_TXBF1, MCS24-31, MCS24-31_TXBF0, VHT8-9SS4, VHT10-11SS4, HE0-11SS1_CDD3, HE0-11SS1_TXBF3, HE0-11SS2_SPEXP2, HE0-11SS2_TXBF2, HE0-11SS3_SPEXP1, HE0-11SS3_TXBF1, HE0-11SS4, HE0-11SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_40 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_40M_38_159,  RATE_SET_5G_40M_RU_1,    /*  30.00dBm,  38-159, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_80 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_MORE | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_80M_42_155,  RATE_SET_5G_80M_RU_1,    /*  30.00dBm,  42-155, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0 */
        CLM_DATA_FLAG_WIDTH_160 | CLM_DATA_FLAG_MEAS_COND | CLM_DATA_FLAG_FLAG2,
        CLM_DATA_FLAG2_RATE_TYPE_HE,
        1, /* 1 TX limit element(s) */
    120, RANGE_5G_160M_50_114, RATE_SET_5G_160M_RU_1,   /*  30.00dBm,  50-114, RU242SS1, RU242SS1_CDD1, RU242SS1_TXBF1, RU242SS2, RU242SS2_TXBF0, RU242SS1_CDD2, RU242SS1_TXBF2, RU242SS2_SPEXP1, RU242SS2_TXBF1, RU242SS3, RU242SS3_TXBF0, RU242SS1_CDD3, RU242SS1_TXBF3, RU242SS2_SPEXP2, RU242SS2_TXBF2, RU242SS3_SPEXP1, RU242SS3_TXBF1, RU242SS4, RU242SS4_TXBF0, RU484SS1, RU484SS1_CDD1, RU484SS1_TXBF1, RU484SS2, RU484SS2_TXBF0, RU484SS1_CDD2, RU484SS1_TXBF2, RU484SS2_SPEXP1, RU484SS2_TXBF1, RU484SS3, RU484SS3_TXBF0, RU484SS1_CDD3, RU484SS1_TXBF3, RU484SS2_SPEXP2, RU484SS2_TXBF2, RU484SS3_SPEXP1, RU484SS3_TXBF1, RU484SS4, RU484SS4_TXBF0, RU996SS1, RU996SS1_CDD1, RU996SS1_TXBF1, RU996SS2, RU996SS2_TXBF0, RU996SS1_CDD2, RU996SS1_TXBF2, RU996SS2_SPEXP1, RU996SS2_TXBF1, RU996SS3, RU996SS3_TXBF0, RU996SS1_CDD3, RU996SS1_TXBF3, RU996SS2_SPEXP2, RU996SS2_TXBF2, RU996SS3_SPEXP1, RU996SS3_TXBF1, RU996SS4, RU996SS4_TXBF0 */
};


/** Subchannel rule indices */
enum sub_chan_rule {
    SCR_NONE,
    SCR_1,
    SCR_2,
};

/* 2.4GHz, 40MHz subchannel rules */

/** 2.4GHz, 40MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_40_t sub_chan_channel_rules_2g_40m_1[] = {
    {RANGE_2G_40M_3_11, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
};

/** 2.4GHz, 40MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_40_t sub_chan_channel_rules_2g_40m_2[] = {
    {RANGE_2G_40M_3_11, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
};

/** Definitions of 2.4GHz, 40MHz region subchannel rules */
static const clm_sub_chan_region_rules_40_t sub_chan_region_rules_2g_40m[] = {
    {1, sub_chan_channel_rules_2g_40m_1},
    {1, sub_chan_channel_rules_2g_40m_2},
};

/** Set of 2.4GHz, 40MHz region subchannel rules */
static const clm_sub_chan_rules_set_40_t sub_chan_rules_set_2g_40m = {
    2, sub_chan_region_rules_2g_40m
};

/* 5GHz, 40MHz subchannel rules */

/** 5GHz, 40MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_40_t sub_chan_channel_rules_5g_40m_1[] = {
    {RANGE_5G_40M_38_175, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
};

/** 5GHz, 40MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_40_t sub_chan_channel_rules_5g_40m_2[] = {
    {RANGE_5G_40M_38_175, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
};

/** Definitions of 5GHz, 40MHz region subchannel rules */
static const clm_sub_chan_region_rules_40_t sub_chan_region_rules_5g_40m[] = {
    {1, sub_chan_channel_rules_5g_40m_1},
    {1, sub_chan_channel_rules_5g_40m_2},
};

/** Set of 5GHz, 40MHz region subchannel rules */
static const clm_sub_chan_rules_set_40_t sub_chan_rules_set_5g_40m = {
    2, sub_chan_region_rules_5g_40m
};

/* 5GHz, 80MHz subchannel rules */

/** 5GHz, 80MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_80_t sub_chan_channel_rules_5g_80m_1[] = {
    {RANGE_5G_80M_42_42, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_5G_80M_58_58, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
    {RANGE_5G_80M_106_106, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_5G_80M_122_171, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** 5GHz, 80MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_80_t sub_chan_channel_rules_5g_80m_2[] = {
    {RANGE_5G_80M_42_42, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_5G_80M_58_58, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
    {RANGE_5G_80M_106_106, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_5G_80M_122_138, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_5G_80M_155_171, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** Definitions of 5GHz, 80MHz region subchannel rules */
static const clm_sub_chan_region_rules_80_t sub_chan_region_rules_5g_80m[] = {
    {4, sub_chan_channel_rules_5g_80m_1},
    {5, sub_chan_channel_rules_5g_80m_2},
};

/** Set of 5GHz, 80MHz region subchannel rules */
static const clm_sub_chan_rules_set_80_t sub_chan_rules_set_5g_80m = {
    2, sub_chan_region_rules_5g_80m
};

/* 5GHz, 160MHz subchannel rules */

/** 5GHz, 160MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_160_t sub_chan_channel_rules_5g_160m_1[] = {
    {RANGE_5G_160M_50_50, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
    {RANGE_5G_160M_114_163, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** 5GHz, 160MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_160_t sub_chan_channel_rules_5g_160m_2[] = {
    {RANGE_5G_160M_50_50, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
    {RANGE_5G_160M_114_163, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** Definitions of 5GHz, 160MHz region subchannel rules */
static const clm_sub_chan_region_rules_160_t sub_chan_region_rules_5g_160m[] = {
    {2, sub_chan_channel_rules_5g_160m_1},
    {2, sub_chan_channel_rules_5g_160m_2},
};

/** Set of 5GHz, 160MHz region subchannel rules */
static const clm_sub_chan_rules_set_160_t sub_chan_rules_set_5g_160m = {
    2, sub_chan_region_rules_5g_160m
};

/* 6GHz, 40MHz subchannel rules */

/** 6GHz, 40MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_40_t sub_chan_channel_rules_6g_40m_1[] = {
    {RANGE_6G_40M_3_227, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
};

/** 6GHz, 40MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_40_t sub_chan_channel_rules_6g_40m_2[] = {
    {RANGE_6G_40M_3_227, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    }},
};

/** Definitions of 6GHz, 40MHz region subchannel rules */
static const clm_sub_chan_region_rules_40_t sub_chan_region_rules_6g_40m[] = {
    {1, sub_chan_channel_rules_6g_40m_1},
    {1, sub_chan_channel_rules_6g_40m_2},
};

/** Set of 6GHz, 40MHz region subchannel rules */
static const clm_sub_chan_rules_set_40_t sub_chan_rules_set_6g_40m = {
    2, sub_chan_region_rules_6g_40m
};

/* 6GHz, 80MHz subchannel rules */

/** 6GHz, 80MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_80_t sub_chan_channel_rules_6g_80m_1[] = {
    {RANGE_6G_80M_7_7, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_6G_80M_23_215, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** 6GHz, 80MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_80_t sub_chan_channel_rules_6g_80m_2[] = {
    {RANGE_6G_80M_7_7, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_6G_80M_23_215, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** Definitions of 6GHz, 80MHz region subchannel rules */
static const clm_sub_chan_region_rules_80_t sub_chan_region_rules_6g_80m[] = {
    {2, sub_chan_channel_rules_6g_80m_1},
    {2, sub_chan_channel_rules_6g_80m_2},
};

/** Set of 6GHz, 80MHz region subchannel rules */
static const clm_sub_chan_rules_set_80_t sub_chan_rules_set_6g_80m = {
    2, sub_chan_region_rules_6g_80m
};

/* 6GHz, 160MHz subchannel rules */

/** 6GHz, 160MHz subchannel region rules for 'SCR_1' */
static const clm_sub_chan_channel_rules_160_t sub_chan_channel_rules_6g_160m_1[] = {
    {RANGE_6G_160M_15_15, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_6G_160M_47_207, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** 6GHz, 160MHz subchannel region rules for 'SCR_2' */
static const clm_sub_chan_channel_rules_160_t sub_chan_channel_rules_6g_160m_2[] = {
    {RANGE_6G_160M_15_15, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20 | CLM_DATA_FLAG_SC_RULE_BW_160,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
    {RANGE_6G_160M_47_207, {
    /* L   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* U   */ CLM_DATA_FLAG_SC_RULE_BW_80,
    /* LL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UL  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* UU  */ CLM_DATA_FLAG_SC_RULE_BW_40,
    /* LLL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LLU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* LUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* ULU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUL */ CLM_DATA_FLAG_SC_RULE_BW_20,
    /* UUU */ CLM_DATA_FLAG_SC_RULE_BW_20,
    }},
};

/** Definitions of 6GHz, 160MHz region subchannel rules */
static const clm_sub_chan_region_rules_160_t sub_chan_region_rules_6g_160m[] = {
    {2, sub_chan_channel_rules_6g_160m_1},
    {2, sub_chan_channel_rules_6g_160m_2},
};

/** Set of 6GHz, 160MHz region subchannel rules */
static const clm_sub_chan_rules_set_160_t sub_chan_rules_set_6g_160m = {
    2, sub_chan_region_rules_6g_160m
};

/** CC/rev indices */
enum ccrevs {
    CCREV__a_0,    /* #a/0 */      CCREV_US_0,    /* US/0 */
};

/** Expands to region definition record */
#define REGION(cc, rev, loc_2, loc_5, loc_HT_2, loc_HT_5, loc_6, loc_HT_6, scr, flags)\
    {{cc, (unsigned char)(0xFF & rev)},\
     {(unsigned char)(0xFF & LOCALE_2G_IDX_##loc_2),\
      (unsigned char)(0xFF & LOCALE_5G_IDX_##loc_5),\
      (unsigned char)(0xFF & LOCALE_2G_HT_IDX_##loc_HT_2),\
      (unsigned char)(0xFF & LOCALE_5G_HT_IDX_##loc_HT_5)},\
     {(unsigned char)(LOCALE_6G_IDX_##loc_6 & 0xFF),\
      (unsigned char)(LOCALE_6G_HT_IDX_##loc_HT_6 & 0xFF),\
      (unsigned char)(0xFF & (flags | scr))}}

/** Region definitions */
static const clm_country_rev_definition_cd10_t country_definitions[] = {
    /*      CC    rev      2.4        5            2.4 HT              5 HT       6              6 HT  SubChan  flags */
    REGION("#a",    0,  DebugA, 1DebugA, DebugAn__DebugA_3n,         1DebugAn, _1DebugA,        _1DebugAn, SCR_1,   CLM_DATA_FLAG_REG_TXBF), /* #a/0 */
    REGION("US",    0,      US,     5US,              USn,             5USn,    NONE,             NONE, SCR_2,   CLM_DATA_FLAG_REG_TXBF), /* US/0 */
};

/** Set of regions */
static const struct clm_country_rev_definition_set country_definition_set = {
    2, country_definitions
};


/** Set of CC/rev-s, absent in region table but used in other places */
static const clm_cc_rev_set_t extra_ccrevs_set = {
    0, 0
};

/* Aliases' definitions */

/* No aliased regions */

/** Set of aliased regions */
static const struct clm_advertised_cc_set advertised_cc_set = {
    0, 0
};


/* Aggregations' definitions */

/* No aggregations */

/** Set of aggregations */
static const struct clm_aggregate_cc_set aggregate_cc_set = {
    0, 0
};


/** BLOB ID */
static const char user_string[] = "2021-07-28 14:14:15\0<TIMESTAMP>";


/** Registry of data structures stored in BLOB */
const struct clm_data_registry clm_data = {
    &valid_channel_2g_20m_set /* valid_channels_2g_20m */,
    &valid_channel_5g_20m_set /* valid_channels_5g_20m */,
    channel_ranges_5g_20m /* channel_ranges_20m */,
    0 /* restricted_channels */,
    locale_channels /* locale_valid_channels */,
    rate_sets_5g_20m /* locale_rate_sets_5g_20m */,
    {locales_2g_base, locales_5g_base, locales_2g_ht, locales_5g_ht} /* locales */,
    &country_definition_set /* countries */,
    &advertised_cc_set /* advertised_ccs */,
    &aggregate_cc_set /* aggregates */,
    CLM_REGISTRY_FLAG_COUNTRY_10_FL |
        CLM_REGISTRY_FLAG_APPS_VERSION |
        CLM_REGISTRY_FLAG_SUB_CHAN_RULES |
        CLM_REGISTRY_FLAG_160MHZ |
        CLM_REGISTRY_FLAG_PER_BW_RS |
        CLM_REGISTRY_FLAG_PER_BAND_RATES |
        CLM_REGISTRY_FLAG_USER_STRING |
        (((uint32)WL_NUMRATES << CLM_REGISTRY_FLAG_NUM_RATES_SHIFT) & CLM_REGISTRY_FLAG_NUM_RATES_MASK) |
        CLM_REGISTRY_FLAG_HIGH_BW_COMBS |
        CLM_REGISTRY_FLAG_CD_REGIONS |
        (0 << CLM_REGISTRY_FLAG_CD_LOC_IDX_BYTES_SHIFT) |
        CLM_REGISTRY_FLAG_EXT_RATE_SETS |
        CLM_REGISTRY_FLAG_SUBCHAN_RULES_40 |
        CLM_REGISTRY_FLAG_REGISTRY_FLAGS2 /* flags */,
    &sub_chan_rules_set_5g_80m /* sub_chan_rules_80 */,
    &sub_chan_rules_set_5g_160m /* sub_chan_rules_160 */,
    channel_ranges_5g_40m /* channel_ranges_40m */,
    channel_ranges_5g_80m /* channel_ranges_80m */,
    channel_ranges_5g_160m /* channel_ranges_160m */,
    rate_sets_5g_40m /* locale_rate_sets_5g_40m */,
    rate_sets_5g_80m /* locale_rate_sets_5g_80m */,
    rate_sets_5g_160m /* locale_rate_sets_5g_160m */,
    rate_sets_2g_20m /* locale_rate_sets_2g_20m */,
    rate_sets_2g_40m /* locale_rate_sets_2g_40m */,
    user_string /* user_string */,
    &valid_channel_2g_40m_set /* valid_channels_2g_40m */,
    &valid_channel_5g_40m_set /* valid_channels_5g_40m */,
    &valid_channel_5g_80m_set /* valid_channels_5g_80m */,
    &valid_channel_5g_160m_set /* valid_channels_5g_160m */,
    &extra_ccrevs_set /* extra_ccrevs */,
    rate_sets_2g_20m_ext /* locale_ext_rate_sets_2g_20m */,
    rate_sets_2g_40m_ext /* locale_ext_rate_sets_2g_40m */,
    rate_sets_5g_20m_ext /* locale_ext_rate_sets_5g_20m */,
    rate_sets_5g_40m_ext /* locale_ext_rate_sets_5g_40m */,
    rate_sets_5g_80m_ext /* locale_ext_rate_sets_5g_80m */,
    rate_sets_5g_160m_ext /* locale_ext_rate_sets_5g_160m */,
    0 /* channel_ranges_2_5m */,
    0 /* channel_ranges_5m */,
    0 /* channel_ranges_10m */,
    0 /* valid_channels_2g_2_5m */,
    0 /* valid_channels_2g_5m */,
    0 /* valid_channels_2g_10m */,
    0 /* valid_channels_5g_2_5m */,
    0 /* valid_channels_5g_5m */,
    0 /* valid_channels_5g_10m */,
    0 /* regrev_remap */,
    &sub_chan_rules_set_2g_40m /* sub_chan_rules_2g_40m */,
    &sub_chan_rules_set_5g_40m /* sub_chan_rules_5g_40m */,
    CLM_REGISTRY_FLAG2_PSD_LIMITS |
        CLM_REGISTRY_FLAG2_MULTIBANDWIDTH_PSD |
        CLM_REGISTRY_FLAG2_DATA_VERSION_STRINGS |
        CLM_REGISTRY_FLAG2_HE_LIMITS |
        (CLM_REGISTRY_FLAG2_NUM_RU_RATES_MASK & (WL_RU_NUMRATES << CLM_REGISTRY_FLAG2_NUM_RU_RATES_SHIFT)) |
        CLM_REGISTRY_FLAG2_HE_SU_ORDINARY |
        CLM_REGISTRY_FLAG2_HE_RU_FIXED |
        CLM_REGISTRY_FLAG2_EXT4 |
        CLM_REGISTRY_FLAG2_RU_SETS_PER_BW_BAND |
        CLM_REGISTRY_FLAG2_RU_SUBCHAN_LIMITS |
        CLM_REGISTRY_FLAG2_RATE_SET_INDEX |
        CLM_REGISTRY_FLAG2_6GHZ |
        CLM_REGISTRY_FLAG2_PER_BAND_BW_RANGES |
        CLM_REGISTRY_FLAG2_DEVICE_CATEGORIES |
        CLM_REGISTRY_FLAG2_PSD_DBM /* flags2 */,
    clm_header.clm_version /* clm_version */,
    clm_header.apps_version /* apps_version */,
    0 /* he_rates */,
    rate_sets_5g_20m_ru /* locale_rate_sets_he */,
    rate_sets_2g_20m_ext4 /* locale_ext4_rate_sets_2g_20m */,
    rate_sets_2g_40m_ext4 /* locale_ext4_rate_sets_2g_40m */,
    rate_sets_5g_20m_ext4 /* locale_ext4_rate_sets_5g_20m */,
    rate_sets_5g_40m_ext4 /* locale_ext4_rate_sets_5g_40m */,
    rate_sets_5g_80m_ext4 /* locale_ext4_rate_sets_5g_80m */,
    rate_sets_5g_160m_ext4 /* locale_ext4_rate_sets_5g_160m */,
    rate_sets_2g_20m_ru /* locale_he_rate_sets_2g_20m */,
    rate_sets_2g_40m_ru /* locale_he_rate_sets_2g_40m */,
    rate_sets_5g_40m_ru /* locale_he_rate_sets_5g_40m */,
    rate_sets_5g_80m_ru /* locale_he_rate_sets_5g_80m */,
    rate_sets_5g_160m_ru /* locale_he_rate_sets_5g_160m */,
    rate_sets_index_2g_20m /* locale_rate_sets_index_2g_20m */,
    rate_sets_index_2g_40m /* locale_rate_sets_index_2g_40m */,
    rate_sets_index_5g_20m /* locale_rate_sets_index_5g_20m */,
    rate_sets_index_5g_40m /* locale_rate_sets_index_5g_40m */,
    rate_sets_index_5g_80m /* locale_rate_sets_index_5g_80m */,
    rate_sets_index_5g_160m /* locale_rate_sets_index_5g_160m */,
    rate_sets_index_2g_20m_ext /* locale_ext_rate_sets_index_2g_20m */,
    rate_sets_index_2g_40m_ext /* locale_ext_rate_sets_index_2g_40m */,
    rate_sets_index_5g_20m_ext /* locale_ext_rate_sets_index_5g_20m */,
    rate_sets_index_5g_40m_ext /* locale_ext_rate_sets_index_5g_40m */,
    rate_sets_index_5g_80m_ext /* locale_ext_rate_sets_index_5g_80m */,
    rate_sets_index_5g_160m_ext /* locale_ext_rate_sets_index_5g_160m */,
    rate_sets_index_2g_20m_ext4 /* locale_ext4_rate_sets_index_2g_20m */,
    rate_sets_index_2g_40m_ext4 /* locale_ext4_rate_sets_index_2g_40m */,
    rate_sets_index_5g_20m_ext4 /* locale_ext4_rate_sets_index_5g_20m */,
    rate_sets_index_5g_40m_ext4 /* locale_ext4_rate_sets_index_5g_40m */,
    rate_sets_index_5g_80m_ext4 /* locale_ext4_rate_sets_index_5g_80m */,
    rate_sets_index_5g_160m_ext4 /* locale_ext4_rate_sets_index_5g_160m */,
    rate_sets_index_2g_20m_ru /* locale_he_rate_sets_index_2g_20m */,
    rate_sets_index_2g_40m_ru /* locale_he_rate_sets_index_2g_40m */,
    rate_sets_index_5g_20m_ru /* locale_he_rate_sets_index_5g_20m */,
    rate_sets_index_5g_40m_ru /* locale_he_rate_sets_index_5g_40m */,
    rate_sets_index_5g_80m_ru /* locale_he_rate_sets_index_5g_80m */,
    rate_sets_index_5g_160m_ru /* locale_he_rate_sets_index_5g_160m */,
    channel_ranges_2g_20m /* channel_ranges_2g_20m */,
    channel_ranges_2g_40m /* channel_ranges_2g_40m */,
    rate_sets_index_6g_20m /* locale_rate_sets_index_6g_20m */,
    rate_sets_index_6g_40m /* locale_rate_sets_index_6g_40m */,
    rate_sets_index_6g_80m /* locale_rate_sets_index_6g_80m */,
    rate_sets_index_6g_160m /* locale_rate_sets_index_6g_160m */,
    rate_sets_index_6g_20m_ext /* locale_ext_rate_sets_index_6g_20m */,
    rate_sets_index_6g_40m_ext /* locale_ext_rate_sets_index_6g_40m */,
    rate_sets_index_6g_80m_ext /* locale_ext_rate_sets_index_6g_80m */,
    rate_sets_index_6g_160m_ext /* locale_ext_rate_sets_index_6g_160m */,
    rate_sets_index_6g_20m_ext4 /* locale_ext4_rate_sets_index_6g_20m */,
    rate_sets_index_6g_40m_ext4 /* locale_ext4_rate_sets_index_6g_40m */,
    rate_sets_index_6g_80m_ext4 /* locale_ext4_rate_sets_index_6g_80m */,
    rate_sets_index_6g_160m_ext4 /* locale_ext4_rate_sets_index_6g_160m */,
    rate_sets_index_6g_20m_ru /* locale_he_rate_sets_index_6g_20m */,
    rate_sets_index_6g_40m_ru /* locale_he_rate_sets_index_6g_40m */,
    rate_sets_index_6g_80m_ru /* locale_he_rate_sets_index_6g_80m */,
    rate_sets_index_6g_160m_ru /* locale_he_rate_sets_index_6g_160m */,
    &valid_channel_6g_20m_set /* valid_channels_6g_20m */,
    &valid_channel_6g_40m_set /* valid_channels_6g_40m */,
    &valid_channel_6g_80m_set /* valid_channels_6g_80m */,
    &valid_channel_6g_160m_set /* valid_channels_6g_160m */,
    channel_ranges_6g_20m /* channel_ranges_6g_20m */,
    channel_ranges_6g_40m /* channel_ranges_6g_40m */,
    channel_ranges_6g_80m /* channel_ranges_6g_80m */,
    channel_ranges_6g_160m /* channel_ranges_6g_160m */,
    rate_sets_6g_20m /* locale_rate_sets_6g_20m */,
    rate_sets_6g_40m /* locale_rate_sets_6g_40m */,
    rate_sets_6g_80m /* locale_rate_sets_6g_80m */,
    rate_sets_6g_160m /* locale_rate_sets_6g_160m */,
    rate_sets_6g_20m_ext /* locale_ext_rate_sets_6g_20m */,
    rate_sets_6g_40m_ext /* locale_ext_rate_sets_6g_40m */,
    rate_sets_6g_80m_ext /* locale_ext_rate_sets_6g_80m */,
    rate_sets_6g_160m_ext /* locale_ext_rate_sets_6g_160m */,
    rate_sets_6g_20m_ext4 /* locale_ext4_rate_sets_6g_20m */,
    rate_sets_6g_40m_ext4 /* locale_ext4_rate_sets_6g_40m */,
    rate_sets_6g_80m_ext4 /* locale_ext4_rate_sets_6g_80m */,
    rate_sets_6g_160m_ext4 /* locale_ext4_rate_sets_6g_160m */,
    rate_sets_6g_20m_ru /* locale_he_rate_sets_6g_20m */,
    rate_sets_6g_40m_ru /* locale_he_rate_sets_6g_40m */,
    rate_sets_6g_80m_ru /* locale_he_rate_sets_6g_80m */,
    rate_sets_6g_160m_ru /* locale_he_rate_sets_6g_160m */,
    locales_6g_base /* locales_6g_base */,
    locales_6g_ht /* locales_6g_ht */,
    &sub_chan_rules_set_6g_40m /* sub_chan_rules_6g_40 */,
    &sub_chan_rules_set_6g_80m /* sub_chan_rules_6g_80 */,
    &sub_chan_rules_set_6g_160m /* sub_chan_rules_6g_160 */
};

