{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@127:137@HdlIdDef", "wire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@136:146", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@98:108", "\n  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@134:144", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@136:146", "reg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@112:122", "  reg up_rack = 1'b0;\n  reg [31:0] up_rdata = 32'h00;\n  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@131:141", "  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@138:148", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@83:93", "  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@82:92", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n"], ["hdl/library/axi_tdd/axi_tdd.v@98:108", "  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@140:150", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@82:92", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@134:144", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@81:91", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@131:141", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@132:142", "reg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@109:119", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@111:121", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@118:128", "localparam PCORE_VERSION = 'h00040461;\n\n// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\n"], ["hdl/library/axi_tdd/axi_tdd.v@95:105", "\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@126:136", "\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@112:122", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@101:111", "  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n  wire         [ 7:0]   io_selection;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@856:866", "  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@83:93", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@173:183", "  wire up_sw_resetn = ~up_sw_reset;\n\n  reg  [31:0]                     up_rdata_ff = 'd0;\n  reg                             up_wack_ff = 1'b0;\n  reg                             up_rack_ff = 1'b0;\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire [31:0]                     up_wdata_s;\n  wire [13:0]                     up_waddr_s;\n  wire [13:0]                     up_raddr_s;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@120:130", "// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@135:145", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@140:150", "  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n  wire    [31:0]    divider_counter_la;\n  wire    [31:0]    divider_counter_pg;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@121:131", "reg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@85:95", "  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@80:90", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@137:147", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@133:143", "localparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@130:140", "reg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n"], ["hdl/library/axi_tdd/axi_tdd.v@97:107", "  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n\n  assign up_clk  = s_axi_aclk;\n"], ["hdl/library/intel/axi_adxcvr/axi_adxcvr.v@84:94", "  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@129:139", "/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@100:110", "  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n  wire         [ 7:0]   io_selection;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@97:107", "  // internal signals\n\n  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n"], ["hdl/library/axi_tdd/axi_tdd.v@96:106", "  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@858:868", "  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire    [15:0]  up_es_reset;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@110:120", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@84:94", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@128:138", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/axi_tdd/axi_tdd.v@99:109", "  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@102:112", "  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n  wire         [ 7:0]   io_selection;\n\n  wire         [ 1:0]   low_level;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@135:145", "/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@137:147", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n"], ["hdl/library/axi_tdd/axi_tdd.v@94:104", "  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@139:149", "  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n  wire    [31:0]    divider_counter_la;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@81:91", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@122:132", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@125:135", "localparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@123:133", "reg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@130:140", "  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@857:867", "  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire    [15:0]  up_es_reset;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@138:148", "reg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@99:109", "  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n"]], "Diff Content": {"Delete": [[132, "reg up_rack = 1'b0;\n"]], "Add": []}}