Hierarchical Benchmark Circuit Generation for FPGA Architecture Evaluation