{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653476311625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 17:58:30 2022 " "Processing started: Wed May 25 17:58:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653476311626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653476311626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653476311626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653476312096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653476312096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653476320957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653476320957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653476321151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soc_rst top.v(73) " "Verilog HDL or VHDL warning at top.v(73): object \"soc_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rst top.v(74) " "Verilog HDL or VHDL warning at top.v(74): object \"cpu_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re top.v(78) " "Verilog HDL or VHDL warning at top.v(78): object \"scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we top.v(80) " "Verilog HDL or VHDL warning at top.v(80): object \"bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re top.v(81) " "Verilog HDL or VHDL warning at top.v(81): object \"bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last top.v(90) " "Verilog HDL or VHDL warning at top.v(90): object \"tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready top.v(98) " "Verilog HDL or VHDL warning at top.v(98): object \"rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wishbone_err top.v(117) " "Verilog HDL or VHDL warning at top.v(117): object \"wishbone_err\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds_re top.v(132) " "Verilog HDL or VHDL warning at top.v(132): object \"leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_we top.v(134) " "Verilog HDL or VHDL warning at top.v(134): object \"switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_re top.v(135) " "Verilog HDL or VHDL warning at top.v(135): object \"switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_we top.v(137) " "Verilog HDL or VHDL warning at top.v(137): object \"buttons_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_re top.v(138) " "Verilog HDL or VHDL warning at top.v(138): object \"buttons_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_re top.v(140) " "Verilog HDL or VHDL warning at top.v(140): object \"sel_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value_re top.v(142) " "Verilog HDL or VHDL warning at top.v(142): object \"value_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_r top.v(144) " "Verilog HDL or VHDL warning at top.v(144): object \"write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_we top.v(145) " "Verilog HDL or VHDL warning at top.v(145): object \"write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_basesoc_wishbone_cti top.v(221) " "Verilog HDL or VHDL warning at top.v(221): object \"basesoc_basesoc_wishbone_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_basesoc_wishbone_bte top.v(222) " "Verilog HDL or VHDL warning at top.v(222): object \"basesoc_basesoc_wishbone_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank0_in_r top.v(229) " "Verilog HDL or VHDL warning at top.v(229): object \"basesoc_csr_bankarray_csrbank0_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank1_reset0_we top.v(239) " "Verilog HDL or VHDL warning at top.v(239): object \"basesoc_csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank1_scratch0_we top.v(243) " "Verilog HDL or VHDL warning at top.v(243): object \"basesoc_csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank1_bus_errors_r top.v(246) " "Verilog HDL or VHDL warning at top.v(246): object \"basesoc_csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank2_sel0_we top.v(256) " "Verilog HDL or VHDL warning at top.v(256): object \"basesoc_csr_bankarray_csrbank2_sel0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank2_value0_we top.v(260) " "Verilog HDL or VHDL warning at top.v(260): object \"basesoc_csr_bankarray_csrbank2_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_sram_bus_we top.v(264) " "Verilog HDL or VHDL warning at top.v(264): object \"basesoc_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_sram_bus_dat_w top.v(265) " "Verilog HDL or VHDL warning at top.v(265): object \"basesoc_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank3_out0_we top.v(277) " "Verilog HDL or VHDL warning at top.v(277): object \"basesoc_csr_bankarray_csrbank3_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank4_in_r top.v(285) " "Verilog HDL or VHDL warning at top.v(285): object \"basesoc_csr_bankarray_csrbank4_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653476321157 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 top.v(328) " "Verilog HDL assignment warning at top.v(328): truncated value with size 16 to match size of target (8)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 top.v(331) " "Verilog HDL assignment warning at top.v(331): truncated value with size 24 to match size of target (8)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(334) " "Verilog HDL assignment warning at top.v(334): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(354) " "Verilog HDL assignment warning at top.v(354): truncated value with size 8 to match size of target (1)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top.v(452) " "Verilog HDL assignment warning at top.v(452): truncated value with size 40 to match size of target (32)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321159 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top.v(476) " "Verilog HDL assignment warning at top.v(476): truncated value with size 40 to match size of target (32)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321160 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(440) " "Verilog HDL Case Statement information at top.v(440): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 440 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653476321160 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(904) " "Verilog HDL assignment warning at top.v(904): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321164 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 top.v(911) " "Verilog HDL assignment warning at top.v(911): truncated value with size 32 to match size of target (30)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653476321164 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top.v(1287) " "Net \"mem.data_a\" at top.v(1287) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 1287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653476321189 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top.v(1287) " "Net \"mem.waddr_a\" at top.v(1287) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 1287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653476321190 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top.v(1287) " "Net \"mem.we_a\" at top.v(1287) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 1287 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653476321190 "|top"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem " "RAM logic \"mem\" is uninferred due to inappropriate RAM size" {  } { { "top.v" "mem" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v" 1287 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653476322063 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653476322063 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 50 /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/db/top.ram0_top_1fc36.hdl.mif " "Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File \"/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/db/top.ram0_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1653476322064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653476322710 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653476323625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653476323774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653476323774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653476323874 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653476323874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "757 " "Implemented 757 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653476323874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653476323874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653476323883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 17:58:43 2022 " "Processing ended: Wed May 25 17:58:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653476323883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653476323883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653476323883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653476323883 ""}
