--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[0].Ring/c<1>                 SLICE_X48Y95.C    SLICE_X48Y94.A3  !
 ! Ring[1].Ring/c<1>                 SLICE_X49Y94.D    SLICE_X48Y94.B1  !
 ! Ring[2].Ring/c<1>                 SLICE_X49Y95.A    SLICE_X48Y94.C2  !
 ! Ring[3].Ring/c<1>                 SLICE_X49Y95.D    SLICE_X48Y94.D6  !
 ! Ring[4].Ring/c<1>                 SLICE_X50Y96.B    SLICE_X49Y96.A6  !
 ! Ring[5].Ring/c<1>                 SLICE_X51Y97.A    SLICE_X49Y96.B6  !
 ! Ring[6].Ring/c<1>                 SLICE_X50Y96.C    SLICE_X49Y96.C3  !
 ! Ring[7].Ring/c<1>                 SLICE_X51Y96.B    SLICE_X49Y96.D2  !
 ! Ring[8].Ring/c<1>                 SLICE_X48Y88.B    SLICE_X50Y89.A3  !
 ! Ring[9].Ring/c<1>                 SLICE_X50Y88.A    SLICE_X50Y89.B4  !
 ! Ring[10].Ring/c<1>                SLICE_X48Y88.A    SLICE_X50Y89.C5  !
 ! Ring[11].Ring/c<1>                SLICE_X51Y88.A    SLICE_X50Y89.D2  !
 ! Ring[12].Ring/c<1>                SLICE_X53Y90.D    SLICE_X51Y90.A3  !
 ! Ring[13].Ring/c<1>                SLICE_X53Y90.B    SLICE_X51Y90.B4  !
 ! Ring[14].Ring/c<1>                SLICE_X52Y90.D    SLICE_X51Y90.C1  !
 ! Ring[15].Ring/c<1>                SLICE_X52Y90.A    SLICE_X51Y90.D1  !
 ! Ring[4].Ring/c<1>                 SLICE_X40Y102.B   SLICE_X38Y101.A5 !
 ! Ring[5].Ring/c<1>                 SLICE_X39Y101.B   SLICE_X38Y101.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X41Y102.D   SLICE_X38Y101.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X41Y102.A   SLICE_X38Y101.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X41Y91.A    SLICE_X40Y92.A4  !
 ! Ring[9].Ring/c<1>                 SLICE_X40Y91.B    SLICE_X40Y92.B3  !
 ! Ring[10].Ring/c<1>                SLICE_X41Y92.C    SLICE_X40Y92.C5  !
 ! Ring[11].Ring/c<1>                SLICE_X41Y91.B    SLICE_X40Y92.D2  !
 ! Ring[0].Ring/c<1>                 SLICE_X41Y101.B   SLICE_X40Y101.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X41Y100.D   SLICE_X40Y101.B6 !
 ! Ring[2].Ring/c<1>                 SLICE_X40Y100.B   SLICE_X40Y101.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X41Y101.D   SLICE_X40Y101.D6 !
 ! Ring[12].Ring/c<1>                SLICE_X41Y92.D    SLICE_X41Y94.A4  !
 ! Ring[13].Ring/c<1>                SLICE_X41Y93.A    SLICE_X41Y94.B4  !
 ! Ring[14].Ring/c<1>                SLICE_X40Y94.C    SLICE_X41Y94.C5  !
 ! Ring[15].Ring/c<1>                SLICE_X40Y93.A    SLICE_X41Y94.D6  !
 ! Ring[8].Ring/c<1>                 SLICE_X3Y85.C     SLICE_X4Y86.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X2Y86.C     SLICE_X4Y86.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X3Y86.B     SLICE_X4Y86.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X4Y87.B     SLICE_X4Y86.D5   !
 ! Ring[12].Ring/c<1>                SLICE_X6Y84.B     SLICE_X6Y85.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X4Y85.B     SLICE_X6Y85.B3   !
 ! Ring[14].Ring/c<1>                SLICE_X4Y84.B     SLICE_X6Y85.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X4Y85.C     SLICE_X6Y85.D6   !
 ! Ring[0].Ring/c<1>                 SLICE_X26Y93.A    SLICE_X24Y93.A6  !
 ! Ring[1].Ring/c<1>                 SLICE_X26Y93.B    SLICE_X24Y93.B4  !
 ! Ring[2].Ring/c<1>                 SLICE_X24Y92.C    SLICE_X24Y93.C5  !
 ! Ring[3].Ring/c<1>                 SLICE_X26Y95.C    SLICE_X24Y93.D5  !
 ! Ring[4].Ring/c<1>                 SLICE_X26Y94.A    SLICE_X24Y94.A6  !
 ! Ring[5].Ring/c<1>                 SLICE_X24Y95.B    SLICE_X24Y94.B3  !
 ! Ring[6].Ring/c<1>                 SLICE_X24Y96.A    SLICE_X24Y94.C4  !
 ! Ring[7].Ring/c<1>                 SLICE_X24Y95.D    SLICE_X24Y94.D4  !
 ! Ring[0].Ring/c<1>                 SLICE_X39Y118.A   SLICE_X38Y117.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X39Y117.A   SLICE_X38Y117.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X39Y117.C   SLICE_X38Y117.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X41Y119.A   SLICE_X38Y117.D3 !
 ! Ring[4].Ring/c<1>                 SLICE_X39Y119.B   SLICE_X38Y118.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X38Y119.B   SLICE_X38Y118.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X39Y120.A   SLICE_X38Y118.C1 !
 ! Ring[7].Ring/c<1>                 SLICE_X38Y119.C   SLICE_X38Y118.D3 !
 ! Ring[8].Ring/c<1>                 SLICE_X43Y110.C   SLICE_X41Y111.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X42Y111.C   SLICE_X41Y111.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X42Y111.D   SLICE_X41Y111.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X43Y111.A   SLICE_X41Y111.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X43Y113.A   SLICE_X42Y112.A4 !
 ! Ring[13].Ring/c<1>                SLICE_X43Y113.C   SLICE_X42Y112.B1 !
 ! Ring[14].Ring/c<1>                SLICE_X42Y113.D   SLICE_X42Y112.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X43Y112.D   SLICE_X42Y112.D6 !
 ! Ring[0].Ring/c<1>                 SLICE_X57Y118.B   SLICE_X56Y117.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X57Y117.B   SLICE_X56Y117.B5 !
 ! Ring[2].Ring/c<1>                 SLICE_X57Y118.A   SLICE_X56Y117.C2 !
 ! Ring[3].Ring/c<1>                 SLICE_X56Y118.A   SLICE_X56Y117.D4 !
 ! Ring[4].Ring/c<1>                 SLICE_X58Y118.B   SLICE_X57Y119.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X56Y119.A   SLICE_X57Y119.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X56Y119.B   SLICE_X57Y119.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X56Y118.C   SLICE_X57Y119.D5 !
 ! Ring[8].Ring/c<1>                 SLICE_X71Y109.C   SLICE_X70Y110.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X71Y109.D   SLICE_X70Y110.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X71Y109.B   SLICE_X70Y110.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X71Y110.C   SLICE_X70Y110.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X70Y112.B   SLICE_X70Y111.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X71Y111.B   SLICE_X70Y111.B5 !
 ! Ring[14].Ring/c<1>                SLICE_X71Y111.D   SLICE_X70Y111.C3 !
 ! Ring[15].Ring/c<1>                SLICE_X70Y112.C   SLICE_X70Y111.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X54Y132.A   SLICE_X54Y133.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X54Y134.C   SLICE_X54Y133.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X54Y134.A   SLICE_X54Y133.C4 !
 ! Ring[3].Ring/c<1>                 SLICE_X55Y133.D   SLICE_X54Y133.D6 !
 ! Ring[4].Ring/c<1>                 SLICE_X54Y136.C   SLICE_X54Y135.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X54Y136.A   SLICE_X54Y135.B2 !
 ! Ring[6].Ring/c<1>                 SLICE_X55Y136.A   SLICE_X54Y135.C2 !
 ! Ring[7].Ring/c<1>                 SLICE_X55Y137.B   SLICE_X54Y135.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X73Y133.C   SLICE_X72Y133.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X72Y132.B   SLICE_X72Y133.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X72Y132.A   SLICE_X72Y133.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X73Y134.B   SLICE_X72Y133.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X73Y136.B   SLICE_X72Y135.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X73Y135.C   SLICE_X72Y135.B6 !
 ! Ring[14].Ring/c<1>                SLICE_X73Y135.A   SLICE_X72Y135.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X72Y136.D   SLICE_X72Y135.D4 !
 ! Ring[0].Ring/c<1>                 SLICE_X51Y123.D   SLICE_X50Y122.A2 !
 ! Ring[1].Ring/c<1>                 SLICE_X50Y123.B   SLICE_X50Y122.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X51Y122.C   SLICE_X50Y122.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X51Y123.C   SLICE_X50Y122.D6 !
 ! Ring[4].Ring/c<1>                 SLICE_X51Y124.A   SLICE_X50Y124.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X50Y126.B   SLICE_X50Y124.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X51Y125.D   SLICE_X50Y124.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X51Y125.B   SLICE_X50Y124.D5 !
 ! Ring[8].Ring/c<1>                 SLICE_X65Y113.B   SLICE_X64Y114.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X65Y114.B   SLICE_X64Y114.B5 !
 ! Ring[10].Ring/c<1>                SLICE_X63Y114.A   SLICE_X64Y114.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X65Y114.C   SLICE_X64Y114.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X66Y115.A   SLICE_X64Y116.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X65Y116.A   SLICE_X64Y116.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X65Y116.B   SLICE_X64Y116.C6 !
 ! Ring[15].Ring/c<1>                SLICE_X64Y117.A   SLICE_X64Y116.D4 !
 ! Ring[4].Ring/c<1>                 SLICE_X63Y91.C    SLICE_X62Y91.A3  !
 ! Ring[5].Ring/c<1>                 SLICE_X65Y92.D    SLICE_X62Y91.B2  !
 ! Ring[6].Ring/c<1>                 SLICE_X65Y91.C    SLICE_X62Y91.C3  !
 ! Ring[7].Ring/c<1>                 SLICE_X63Y92.B    SLICE_X62Y91.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X65Y91.D    SLICE_X64Y91.A5  !
 ! Ring[1].Ring/c<1>                 SLICE_X64Y90.D    SLICE_X64Y91.B1  !
 ! Ring[2].Ring/c<1>                 SLICE_X65Y92.B    SLICE_X64Y91.C5  !
 ! Ring[3].Ring/c<1>                 SLICE_X65Y92.A    SLICE_X64Y91.D2  !
 ! Ring[12].Ring/c<1>                SLICE_X74Y84.A    SLICE_X72Y84.A3  !
 ! Ring[13].Ring/c<1>                SLICE_X75Y84.A    SLICE_X72Y84.B6  !
 ! Ring[14].Ring/c<1>                SLICE_X73Y84.B    SLICE_X72Y84.C6  !
 ! Ring[15].Ring/c<1>                SLICE_X74Y84.B    SLICE_X72Y84.D2  !
 ! Ring[8].Ring/c<1>                 SLICE_X74Y86.C    SLICE_X72Y86.A4  !
 ! Ring[9].Ring/c<1>                 SLICE_X73Y87.A    SLICE_X72Y86.B4  !
 ! Ring[10].Ring/c<1>                SLICE_X72Y87.B    SLICE_X72Y86.C5  !
 ! Ring[11].Ring/c<1>                SLICE_X73Y86.C    SLICE_X72Y86.D1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.860ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_49 (SLICE_X56Y69.A2), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.559ns (Levels of Logic = 4)
  Clock Path Skew:      -0.219ns (1.111 - 1.330)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y59.AQ      Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X57Y66.B1      net (fanout=125)      1.719   E2M/EC/rx_state<4>
    SLICE_X57Y66.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X41Y74.B1      net (fanout=37)       2.607   E2M/EC/rx_state_cmp_eq0030
    SLICE_X41Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_49_mux000022
                                                       E2M/EC/tx_packet_payload_49_mux000022
    SLICE_X50Y74.A1      net (fanout=1)        1.490   E2M/EC/tx_packet_payload_49_mux000022
    SLICE_X50Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_49_mux000045
                                                       E2M/EC/tx_packet_payload_49_mux000045
    SLICE_X56Y69.A2      net (fanout=1)        1.004   E2M/EC/tx_packet_payload_49_mux000045
    SLICE_X56Y69.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000065
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (0.739ns logic, 6.820ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.191ns (1.111 - 1.302)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_3
    SLICE_X57Y66.B4      net (fanout=128)      1.444   E2M/EC/rx_state<3>
    SLICE_X57Y66.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X41Y74.B1      net (fanout=37)       2.607   E2M/EC/rx_state_cmp_eq0030
    SLICE_X41Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_49_mux000022
                                                       E2M/EC/tx_packet_payload_49_mux000022
    SLICE_X50Y74.A1      net (fanout=1)        1.490   E2M/EC/tx_packet_payload_49_mux000022
    SLICE_X50Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_49_mux000045
                                                       E2M/EC/tx_packet_payload_49_mux000045
    SLICE_X56Y69.A2      net (fanout=1)        1.004   E2M/EC/tx_packet_payload_49_mux000045
    SLICE_X56Y69.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000065
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.305ns (0.760ns logic, 6.545ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.191ns (1.111 - 1.302)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.DQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X57Y66.B2      net (fanout=131)      1.434   E2M/EC/rx_state<2>
    SLICE_X57Y66.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X41Y74.B1      net (fanout=37)       2.607   E2M/EC/rx_state_cmp_eq0030
    SLICE_X41Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_49_mux000022
                                                       E2M/EC/tx_packet_payload_49_mux000022
    SLICE_X50Y74.A1      net (fanout=1)        1.490   E2M/EC/tx_packet_payload_49_mux000022
    SLICE_X50Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_49_mux000045
                                                       E2M/EC/tx_packet_payload_49_mux000045
    SLICE_X56Y69.A2      net (fanout=1)        1.004   E2M/EC/tx_packet_payload_49_mux000045
    SLICE_X56Y69.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000065
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (0.760ns logic, 6.535ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_8 (SLICE_X68Y49.B1), 179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_19 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_8 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.482ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.241 - 1.395)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_19 to E2M/EC/tx_header_buffer_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<22>
                                                       E2M/EC/tx_curr_bytes_left_19
    SLICE_X44Y56.D1      net (fanout=4)        1.119   E2M/EC/tx_curr_bytes_left<19>
    SLICE_X44Y56.D       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0027127
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X49Y56.A1      net (fanout=1)        1.286   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X49Y56.A       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X59Y58.B3      net (fanout=22)       0.853   E2M/EC/tx_state_cmp_eq0027
    SLICE_X59Y58.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0016
                                                       E2M/EC/N305
    SLICE_X68Y52.A5      net (fanout=91)       1.405   E2M/EC/N305
    SLICE_X68Y52.A       Tilo                  0.094   N710
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>4
    SLICE_X69Y50.C1      net (fanout=2)        1.021   E2M/EC/tx_header_buffer_dest_add_mux0000<8>4
    SLICE_X69Y50.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_0
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>30_SW1
    SLICE_X68Y49.B1      net (fanout=1)        0.875   N701
    SLICE_X68Y49.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<9>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>35
                                                       E2M/EC/tx_header_buffer_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (0.923ns logic, 6.559ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_8 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.450ns (Levels of Logic = 6)
  Clock Path Skew:      -0.150ns (1.241 - 1.391)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_13 to E2M/EC/tx_header_buffer_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.DQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_13
    SLICE_X41Y53.A2      net (fanout=3)        0.907   E2M/EC/tx_read_len<13>
    SLICE_X41Y53.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_cmp_gt0002
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X40Y54.A4      net (fanout=1)        0.514   N845
    SLICE_X40Y54.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0001<1>
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X59Y58.B6      net (fanout=35)       1.805   E2M/EC/tx_state_and0001
    SLICE_X59Y58.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0016
                                                       E2M/EC/N305
    SLICE_X68Y52.A5      net (fanout=91)       1.405   E2M/EC/N305
    SLICE_X68Y52.A       Tilo                  0.094   N710
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>4
    SLICE_X69Y50.C1      net (fanout=2)        1.021   E2M/EC/tx_header_buffer_dest_add_mux0000<8>4
    SLICE_X69Y50.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_0
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>30_SW1
    SLICE_X68Y49.B1      net (fanout=1)        0.875   N701
    SLICE_X68Y49.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<9>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>35
                                                       E2M/EC/tx_header_buffer_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (0.923ns logic, 6.527ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_8 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.425ns (Levels of Logic = 6)
  Clock Path Skew:      -0.150ns (1.241 - 1.391)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.CQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X41Y53.A1      net (fanout=3)        0.882   E2M/EC/tx_read_len<12>
    SLICE_X41Y53.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_cmp_gt0002
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X40Y54.A4      net (fanout=1)        0.514   N845
    SLICE_X40Y54.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0001<1>
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X59Y58.B6      net (fanout=35)       1.805   E2M/EC/tx_state_and0001
    SLICE_X59Y58.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0016
                                                       E2M/EC/N305
    SLICE_X68Y52.A5      net (fanout=91)       1.405   E2M/EC/N305
    SLICE_X68Y52.A       Tilo                  0.094   N710
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>4
    SLICE_X69Y50.C1      net (fanout=2)        1.021   E2M/EC/tx_header_buffer_dest_add_mux0000<8>4
    SLICE_X69Y50.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_0
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>30_SW1
    SLICE_X68Y49.B1      net (fanout=1)        0.875   N701
    SLICE_X68Y49.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<9>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<8>35
                                                       E2M/EC/tx_header_buffer_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (0.923ns logic, 6.502ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_18 (SLICE_X75Y60.D2), 273 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_18 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.163ns (1.223 - 1.386)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_8 to E2M/EC/tx_header_buffer_src_add_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.BQ      Tcko                  0.450   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_8
    SLICE_X47Y59.C3      net (fanout=10)       1.135   E2M/EC/rx_mem_length<8>
    SLICE_X47Y59.C       Tilo                  0.094   E2M/EC/softReset
                                                       E2M/EC/rx_state_cmp_eq003234
    SLICE_X49Y61.A1      net (fanout=2)        1.297   E2M/EC/rx_state_cmp_eq003234
    SLICE_X49Y61.A       Tilo                  0.094   E2M/EC/tx_header_counter_mux0000<4>109
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y57.B4      net (fanout=23)       1.211   E2M/EC/N259
    SLICE_X66Y57.B       Tilo                  0.094   E2M/EC/rx_state_and0015171
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A6      net (fanout=1)        0.488   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X75Y60.D2      net (fanout=25)       1.325   E2M/EC/N01
    SLICE_X75Y60.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<18>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<18>1
                                                       E2M/EC/tx_header_buffer_src_add_18
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (0.948ns logic, 6.522ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_18 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.674ns (Levels of Logic = 6)
  Clock Path Skew:      0.072ns (0.534 - 0.462)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_header_buffer_src_add_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y63.BQ      Tcko                  0.450   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X59Y65.B1      net (fanout=17)       1.216   E2M/EC/rx_command_counter<2>
    SLICE_X59Y65.B       Tilo                  0.094   E2M/EC/tx_packet_payload_55_mux00000
                                                       E2M/EC/rx_state_cmp_eq00291
    SLICE_X54Y60.C2      net (fanout=23)       1.394   E2M/EC/rx_state_cmp_eq0029
    SLICE_X54Y60.C       Tilo                  0.094   E2M/EC/N107
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115111
    SLICE_X61Y58.A3      net (fanout=6)        0.835   E2M/EC/N3321
    SLICE_X61Y58.A       Tilo                  0.094   N95
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X66Y52.A4      net (fanout=3)        0.890   E2M/EC/N296
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X75Y60.D2      net (fanout=25)       1.325   E2M/EC/N01
    SLICE_X75Y60.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<18>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<18>1
                                                       E2M/EC/tx_header_buffer_src_add_18
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (0.948ns logic, 6.726ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_18 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.402ns (Levels of Logic = 6)
  Clock Path Skew:      -0.175ns (1.223 - 1.398)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_6 to E2M/EC/tx_header_buffer_src_add_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y58.BQ      Tcko                  0.450   E2M/EC/rx_mem_length<5>
                                                       E2M/EC/rx_mem_length_6
    SLICE_X47Y59.C1      net (fanout=13)       1.067   E2M/EC/rx_mem_length<6>
    SLICE_X47Y59.C       Tilo                  0.094   E2M/EC/softReset
                                                       E2M/EC/rx_state_cmp_eq003234
    SLICE_X49Y61.A1      net (fanout=2)        1.297   E2M/EC/rx_state_cmp_eq003234
    SLICE_X49Y61.A       Tilo                  0.094   E2M/EC/tx_header_counter_mux0000<4>109
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y57.B4      net (fanout=23)       1.211   E2M/EC/N259
    SLICE_X66Y57.B       Tilo                  0.094   E2M/EC/rx_state_and0015171
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A6      net (fanout=1)        0.488   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X75Y60.D2      net (fanout=25)       1.325   E2M/EC/N01
    SLICE_X75Y60.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<18>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<18>1
                                                       E2M/EC/tx_header_buffer_src_add_18
    -------------------------------------------------  ---------------------------
    Total                                      7.402ns (0.948ns logic, 6.454ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_31 (SLICE_X72Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_src_add_23 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.194ns (1.405 - 1.211)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_src_add_23 to E2M/EC/tx_header_buffer_src_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y60.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_23
    SLICE_X72Y59.A6      net (fanout=2)        0.279   E2M/EC/tx_header_buffer_src_add<23>
    SLICE_X72Y59.CLK     Tah         (-Th)     0.219   E2M/EC/tx_header_buffer_src_add<34>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<31>1
                                                       E2M/EC/tx_header_buffer_src_add_31
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.195ns logic, 0.279ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y15.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_1 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.787 - 0.565)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_1 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y76.BQ         Tcko                  0.414   E2M/EC/rx_reg_value<3>
                                                          E2M/EC/rx_reg_value_1
    RAMB36_X1Y15.DIADIU0    net (fanout=3)        0.404   E2M/EC/rx_reg_value<1>
    RAMB36_X1Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.532ns (0.128ns logic, 0.404ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y15.DIADIU3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_7 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.787 - 0.577)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_7 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y78.DQ         Tcko                  0.414   E2M/EC/rx_reg_value<7>
                                                          E2M/EC/rx_reg_value_7
    RAMB36_X1Y15.DIADIU3    net (fanout=3)        0.394   E2M/EC/rx_reg_value<7>
    RAMB36_X1Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.522ns (0.128ns logic, 0.394ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y72.BX      net (fanout=1)        0.330   E2M/delayCtrl0Reset<0>
    SLICE_X54Y72.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.439ns logic, 0.330ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y72.BX      net (fanout=1)        0.303   E2M/delayCtrl0Reset<0>
    SLICE_X54Y72.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y72.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y72.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X54Y72.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7226 paths analyzed, 2109 endpoints analyzed, 49 failing endpoints
 49 timing errors detected. (49 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.860ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_2 (SLICE_X6Y27.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_2 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.873ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.913ns (1.854 - 6.767)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y5.DOADOL1  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y27.C6       net (fanout=1)        0.664   sh/douta<2>
    SLICE_X6Y27.CLK      Tas                   0.029   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<2>1
                                                       sh/outputMemoryWriteData_2
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (2.209ns logic, 0.664ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_7 (SLICE_X6Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_7 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.917ns (1.850 - 6.767)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU1  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y31.D5       net (fanout=1)        0.598   sh/douta<7>
    SLICE_X6Y31.CLK      Tas                   0.028   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<7>1
                                                       sh/outputMemoryWriteData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (2.208ns logic, 0.598ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X6Y31.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.917ns (1.850 - 6.767)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU0  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y31.B6       net (fanout=1)        0.576   sh/douta<5>
    SLICE_X6Y31.CLK      Tas                   0.027   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<5>1
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (2.207ns logic, 0.576ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y9.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_9 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.774 - 0.614)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_9 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y47.DQ        Tcko                  0.414   sh/inputMemoryReadAdd<9>
                                                         sh/inputMemoryReadAdd_9
    RAMB36_X1Y9.ADDRBL9    net (fanout=67)       0.338   sh/inputMemoryReadAdd<9>
    RAMB36_X1Y9.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                         E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ---------------------------------------------------  ---------------------------
    Total                                        0.458ns (0.120ns logic, 0.338ns route)
                                                         (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y9.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_9 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.764 - 0.614)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_9 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y47.DQ        Tcko                  0.414   sh/inputMemoryReadAdd<9>
                                                         sh/inputMemoryReadAdd_9
    RAMB36_X1Y9.ADDRBU9    net (fanout=67)       0.338   sh/inputMemoryReadAdd<9>
    RAMB36_X1Y9.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                         E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ---------------------------------------------------  ---------------------------
    Total                                        0.458ns (0.120ns logic, 0.338ns route)
                                                         (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAMB36_X1Y8.ADDRBL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_2 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.788 - 0.573)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_2 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y40.CQ        Tcko                  0.414   sh/inputMemoryReadAdd<3>
                                                         sh/inputMemoryReadAdd_2
    RAMB36_X1Y8.ADDRBL2    net (fanout=67)       0.432   sh/inputMemoryReadAdd<2>
    RAMB36_X1Y8.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                         E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    ---------------------------------------------------  ---------------------------
    Total                                        0.552ns (0.120ns logic, 0.432ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.718 - 0.657)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y83.DQ         Tcko                  0.471   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.ENBWRENL   net (fanout=2)        0.849   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.798ns (0.949ns logic, 0.849ns route)
                                                          (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y14.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.677 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y73.AQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y14.ENARDENL       net (fanout=2)        0.626   E2M/EC/fifoToSysACERead
    RAMB36_X3Y14.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.554ns (0.928ns logic, 0.626ns route)
                                                              (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.699 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y73.AQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y14.ENARDENL   net (fanout=2)        0.626   E2M/EC/fifoToSysACERead
    RAMB36_X3Y14.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.554ns (0.928ns logic, 0.626ns route)
                                                          (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (1.407 - 1.380)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y79.BQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y16.DIBDIL1    net (fanout=3)        0.731   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.523ns (0.792ns logic, 0.731ns route)
                                                          (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_2 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.230ns (1.513 - 1.283)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_2 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y79.CQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_2
    RAMB36_X3Y16.DIBDIL2    net (fanout=3)        0.312   E2M/EC/sysACE_MPADD<2>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.128ns logic, 0.312ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (1.513 - 1.308)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y79.AQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y16.DIBDIL4    net (fanout=3)        0.451   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.579ns (0.128ns logic, 0.451ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (1.513 - 1.308)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y79.CQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y16.DIBDIL6    net (fanout=3)        0.454   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.582ns (0.128ns logic, 0.454ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_0/CK
  Location pin: SLICE_X86Y74.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.665ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.775ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.665ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y86.CQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.281   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (2.384ns logic, 1.281ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.370ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y86.CQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.179   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (2.191ns logic, 1.179ns route)
                                                       (65.0% logic, 35.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.113ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.327ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.113ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y86.DQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.710   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (2.403ns logic, 1.710ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.780ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y86.DQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.573   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (2.207ns logic, 1.573ns route)
                                                       (58.4% logic, 41.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.975ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.185ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.975ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y16.DIADIL9    net (fanout=1)        1.728   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.975ns (1.247ns logic, 1.728ns route)
                                                          (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.302ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y16.DIADIL12   net (fanout=1)        1.594   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.858ns (1.264ns logic, 1.594ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.324ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.836ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y16.DIADIL10   net (fanout=1)        1.582   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.836ns (1.254ns logic, 1.582ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X93Y84.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X93Y84.D3      net (fanout=2)        0.845   E2M/EC/fromSysACEFifoFull
    SLICE_X93Y84.CLK     Tah         (-Th)     0.195   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.753ns logic, 0.845ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X92Y83.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.642ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X92Y83.D2      net (fanout=2)        0.910   E2M/EC/fromSysACEFifoFull
    SLICE_X92Y83.CLK     Tah         (-Th)     0.216   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.732ns logic, 0.910ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y16.DIADIL0    net (fanout=1)        1.171   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.720ns (0.549ns logic, 1.171ns route)
                                                          (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        6.520   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.287ns (0.767ns logic, 6.520ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y21.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.763 - 0.592)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y108.DQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7
    RAMB36_X3Y21.ADDRAL11   net (fanout=5)        0.316   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
    RAMB36_X3Y21.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.436ns (0.120ns logic, 0.316ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y21.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.763 - 0.586)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y109.BQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<11>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9
    RAMB36_X3Y21.ADDRAL13   net (fanout=5)        0.323   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<9>
    RAMB36_X3Y21.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.443ns (0.120ns logic, 0.323ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y21.ADDRAL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.763 - 0.592)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y108.CQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6
    RAMB36_X3Y21.ADDRAL10   net (fanout=5)        0.330   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<6>
    RAMB36_X3Y21.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.450ns (0.120ns logic, 0.330ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y21.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.202ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X88Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y62.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X88Y56.DX      net (fanout=2)        0.757   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X88Y56.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.445ns logic, 0.757ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X85Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X85Y52.DX      net (fanout=2)        0.648   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X85Y52.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.452ns logic, 0.648ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X82Y51.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y53.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X82Y51.CX      net (fanout=1)        0.470   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X82Y51.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.454ns logic, 0.470ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X93Y62.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y62.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X93Y62.B4      net (fanout=2)        0.331   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X93Y62.CLK     Tah         (-Th)     0.196   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.218ns logic, 0.331ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X87Y52.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X87Y52.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X87Y52.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X86Y50.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X86Y50.A4      net (fanout=2)        0.352   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X86Y50.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.217ns logic, 0.352ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.688ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X54Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y47.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X56Y47.A6      net (fanout=3)        1.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X56Y47.AMUX    Tilo                  0.362   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X54Y47.SR      net (fanout=1)        0.317   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X54Y47.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (1.359ns logic, 1.329ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X57Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.794ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y47.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X57Y47.B6      net (fanout=3)        1.000   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X57Y47.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X57Y47.A5      net (fanout=1)        0.224   N18
    SLICE_X57Y47.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.570ns logic, 1.224ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X86Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y47.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X86Y54.AX      net (fanout=3)        0.904   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X86Y54.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.442ns logic, 0.904ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X86Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y47.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X86Y54.AX      net (fanout=3)        0.832   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X86Y54.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.185ns logic, 0.832ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X57Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y47.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X57Y47.B6      net (fanout=3)        0.920   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X57Y47.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X57Y47.A5      net (fanout=1)        0.206   N18
    SLICE_X57Y47.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.304ns logic, 1.126ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X54Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y47.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X56Y47.A6      net (fanout=3)        0.931   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X56Y47.AMUX    Tilo                  0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X54Y47.SR      net (fanout=1)        0.291   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X54Y47.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.955ns logic, 1.222ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.738ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X94Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X94Y56.B3      net (fanout=2)        0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X94Y56.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X94Y54.A5      net (fanout=2)        0.409   N4
    SLICE_X94Y54.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X97Y58.A3      net (fanout=13)       1.085   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X97Y58.A       Tilo                  0.094   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X94Y54.CE      net (fanout=4)        0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X94Y54.CLK     Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (0.982ns logic, 2.756ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X94Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X94Y56.B3      net (fanout=2)        0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X94Y56.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X94Y54.A5      net (fanout=2)        0.409   N4
    SLICE_X94Y54.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X97Y58.A3      net (fanout=13)       1.085   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X97Y58.A       Tilo                  0.094   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X94Y54.CE      net (fanout=4)        0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X94Y54.CLK     Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (0.982ns logic, 2.756ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X94Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X94Y56.B3      net (fanout=2)        0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X94Y56.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X94Y54.A5      net (fanout=2)        0.409   N4
    SLICE_X94Y54.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X97Y58.A3      net (fanout=13)       1.085   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X97Y58.A       Tilo                  0.094   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X94Y54.CE      net (fanout=4)        0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X94Y54.CLK     Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (0.982ns logic, 2.756ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X80Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X80Y48.DX      net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X80Y48.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.184ns logic, 0.289ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (SLICE_X84Y50.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y51.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    SLICE_X84Y50.B6      net (fanout=2)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<5>
    SLICE_X84Y50.CLK     Tah         (-Th)     0.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<5>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.321ns logic, 0.283ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X84Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y52.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X84Y52.AX      net (fanout=1)        0.431   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X84Y52.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.178ns logic, 0.431ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.268ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X85Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.100ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.543 - 0.629)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y52.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X85Y49.DX      net (fanout=1)        0.648   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X85Y49.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.452ns logic, 0.648ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X85Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.543 - 0.629)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y52.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X85Y49.BX      net (fanout=1)        0.646   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X85Y49.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.439ns logic, 0.646ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X86Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.580 - 0.640)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y52.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X86Y51.BX      net (fanout=1)        0.654   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X86Y51.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.439ns logic, 0.654ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X88Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.005ns (0.605 - 0.600)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y53.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X88Y52.CX      net (fanout=1)        0.274   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X88Y52.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.184ns logic, 0.274ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X88Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.005ns (0.605 - 0.600)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y53.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X88Y52.DX      net (fanout=1)        0.284   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X88Y52.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X88Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.005ns (0.605 - 0.600)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y53.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X88Y52.BX      net (fanout=1)        0.405   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X88Y52.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.172ns logic, 0.405ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.460ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X70Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y101.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X70Y93.AX      net (fanout=2)        1.018   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X70Y93.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (0.442ns logic, 1.018ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X70Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y101.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X70Y93.AX      net (fanout=2)        0.937   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X70Y93.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.185ns logic, 0.937ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.321ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X85Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.255ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.563 - 0.594)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y104.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X85Y104.BX     net (fanout=1)        0.816   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X85Y104.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.439ns logic, 0.816ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X85Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.563 - 0.594)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y104.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X85Y104.CX     net (fanout=1)        0.482   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X85Y104.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.454ns logic, 0.482ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X84Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.556 - 0.587)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y106.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X84Y106.CX     net (fanout=1)        0.482   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X84Y106.CLK    Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.445ns logic, 0.482ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X84Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (0.597 - 0.547)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y106.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X84Y106.AX     net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X84Y106.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.178ns logic, 0.286ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X85Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.052ns (0.605 - 0.553)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y104.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X85Y104.AX     net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X85Y104.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.185ns logic, 0.286ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X84Y106.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (0.597 - 0.547)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y106.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X84Y106.DX     net (fanout=1)        0.288   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X84Y106.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.184ns logic, 0.288ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.812ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X44Y57.A1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X30Y53.C1      net (fanout=6)        1.241   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X30Y53.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.A1      net (fanout=9)        1.218   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (2.525ns logic, 5.287ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X30Y52.D1      net (fanout=6)        1.105   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X30Y52.COUT    Topcyd                0.384   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X30Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X30Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.A1      net (fanout=9)        1.218   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (2.583ns logic, 5.151ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X30Y54.A2      net (fanout=6)        1.143   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X30Y54.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.A1      net (fanout=9)        1.218   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.511ns logic, 5.189ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X44Y57.D1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.662ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X30Y53.C1      net (fanout=6)        1.241   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X30Y53.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.D1      net (fanout=9)        1.065   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.662ns (2.528ns logic, 5.134ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X30Y52.D1      net (fanout=6)        1.105   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X30Y52.COUT    Topcyd                0.384   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X30Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X30Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.D1      net (fanout=9)        1.065   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (2.586ns logic, 4.998ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X30Y54.A2      net (fanout=6)        1.143   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X30Y54.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.D1      net (fanout=9)        1.065   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.550ns (2.514ns logic, 5.036ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_14 (SLICE_X44Y57.C1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X30Y53.C1      net (fanout=6)        1.241   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X30Y53.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.C1      net (fanout=9)        1.053   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (2.527ns logic, 5.122ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X30Y52.D1      net (fanout=6)        1.105   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X30Y52.COUT    Topcyd                0.384   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X30Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X30Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X30Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.C1      net (fanout=9)        1.053   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (2.585ns logic, 4.986ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X30Y54.A2      net (fanout=6)        1.143   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X30Y54.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X30Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X30Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X30Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X30Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X30Y59.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X28Y56.B1      net (fanout=2)        1.286   E2M/EC/_sub0001<30>
    SLICE_X28Y56.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B4      net (fanout=6)        1.542   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y55.B       Tilo                  0.094   E2M/EC/userRunRegisterControllerSide
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X44Y57.C1      net (fanout=9)        1.053   E2M/EC/N53
    SLICE_X44Y57.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (2.513ns logic, 5.024ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X47Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_0 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_0
    SLICE_X47Y57.D6      net (fanout=2)        0.273   E2M/EC/tx_header_buffer_len<0>
    SLICE_X47Y57.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<8>
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.219ns logic, 0.273ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_10 (SLICE_X30Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_10 to E2M/EC/tx_packet_payload_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.CQ      Tcko                  0.433   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_10
    SLICE_X30Y61.C6      net (fanout=2)        0.278   E2M/EC/tx_packet_payload<10>
    SLICE_X30Y61.CLK     Tah         (-Th)     0.217   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_10_mux0000
                                                       E2M/EC/tx_packet_payload_10
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.216ns logic, 0.278ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_curr_bytes_left_4 (SLICE_X35Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_curr_bytes_left_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_curr_bytes_left_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y55.AQ      Tcko                  0.414   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X35Y55.A6      net (fanout=6)        0.282   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X35Y55.CLK     Tah         (-Th)     0.197   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_mux0000<4>
                                                       E2M/EC/tx_curr_bytes_left_4
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.217ns logic, 0.282ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.880ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X24Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.AQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X24Y53.C2      net (fanout=3)        0.658   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X24Y53.C       Tilo                  0.094   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X24Y50.CE      net (fanout=1)        0.431   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X24Y50.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (0.791ns logic, 1.089ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X24Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.AQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X24Y52.D5      net (fanout=3)        0.407   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X24Y52.D       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X24Y51.CE      net (fanout=1)        0.413   E2M/EC/userLogicReset_not0001
    SLICE_X24Y51.CLK     Tceck                 0.226   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.791ns logic, 0.820ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X24Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.AQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X24Y52.D5      net (fanout=3)        0.374   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X24Y52.D       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X24Y51.CE      net (fanout=1)        0.380   E2M/EC/userLogicReset_not0001
    SLICE_X24Y51.CLK     Tckce       (-Th)    -0.044   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.564ns logic, 0.754ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X24Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.567ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.AQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X24Y53.C2      net (fanout=3)        0.606   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X24Y53.C       Tilo                  0.087   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X24Y50.CE      net (fanout=1)        0.397   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X24Y50.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.564ns logic, 1.003ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12318 paths analyzed, 3237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.720ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_18 (SLICE_X75Y60.D2), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y66.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X47Y64.C3      net (fanout=112)      1.771   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X47Y64.C       Tilo                  0.094   N973
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X49Y61.A6      net (fanout=1)        0.911   N973
    SLICE_X49Y61.A       Tilo                  0.094   E2M/EC/tx_header_counter_mux0000<4>109
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y57.B4      net (fanout=23)       1.211   E2M/EC/N259
    SLICE_X66Y57.B       Tilo                  0.094   E2M/EC/rx_state_and0015171
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A6      net (fanout=1)        0.488   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X75Y60.D2      net (fanout=25)       1.325   E2M/EC/N01
    SLICE_X75Y60.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<18>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<18>1
                                                       E2M/EC/tx_header_buffer_src_add_18
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (0.948ns logic, 6.772ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y50.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X56Y57.C3      net (fanout=23)       1.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X56Y57.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y56.B2      net (fanout=194)      1.325   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y56.B       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y52.A3      net (fanout=6)        1.185   E2M/EC/N97
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X75Y60.D2      net (fanout=25)       1.325   E2M/EC/N01
    SLICE_X75Y60.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<18>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<18>1
                                                       E2M/EC/tx_header_buffer_src_add_18
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (0.875ns logic, 6.497ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X56Y57.C6      net (fanout=21)       1.530   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X56Y57.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y56.B2      net (fanout=194)      1.325   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y56.B       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y52.A3      net (fanout=6)        1.185   E2M/EC/N97
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X75Y60.D2      net (fanout=25)       1.325   E2M/EC/N01
    SLICE_X75Y60.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<18>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<18>1
                                                       E2M/EC/tx_header_buffer_src_add_18
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (0.854ns logic, 6.431ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_40 (SLICE_X62Y48.B1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.667ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y66.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X47Y64.C3      net (fanout=112)      1.771   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X47Y64.C       Tilo                  0.094   N973
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X49Y61.A6      net (fanout=1)        0.911   N973
    SLICE_X49Y61.A       Tilo                  0.094   E2M/EC/tx_header_counter_mux0000<4>109
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y57.B4      net (fanout=23)       1.211   E2M/EC/N259
    SLICE_X66Y57.B       Tilo                  0.094   E2M/EC/rx_state_and0015171
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A6      net (fanout=1)        0.488   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X62Y48.A1      net (fanout=97)       1.466   E2M/EC/N45
    SLICE_X62Y48.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>30_SW0
    SLICE_X62Y48.B1      net (fanout=1)        0.873   N736
    SLICE_X62Y48.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>35
                                                       E2M/EC/tx_header_buffer_dest_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.667ns (0.947ns logic, 6.720ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.319ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y50.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X56Y57.C3      net (fanout=23)       1.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X56Y57.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y56.B2      net (fanout=194)      1.325   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y56.B       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y52.A3      net (fanout=6)        1.185   E2M/EC/N97
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X62Y48.A1      net (fanout=97)       1.466   E2M/EC/N45
    SLICE_X62Y48.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>30_SW0
    SLICE_X62Y48.B1      net (fanout=1)        0.873   N736
    SLICE_X62Y48.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>35
                                                       E2M/EC/tx_header_buffer_dest_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (0.874ns logic, 6.445ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X56Y57.C6      net (fanout=21)       1.530   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X56Y57.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y56.B2      net (fanout=194)      1.325   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y56.B       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y52.A3      net (fanout=6)        1.185   E2M/EC/N97
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X62Y48.A1      net (fanout=97)       1.466   E2M/EC/N45
    SLICE_X62Y48.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>30_SW0
    SLICE_X62Y48.B1      net (fanout=1)        0.873   N736
    SLICE_X62Y48.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>35
                                                       E2M/EC/tx_header_buffer_dest_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (0.853ns logic, 6.379ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_32 (SLICE_X72Y59.B1), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.639ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y66.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X47Y64.C3      net (fanout=112)      1.771   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X47Y64.C       Tilo                  0.094   N973
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X49Y61.A6      net (fanout=1)        0.911   N973
    SLICE_X49Y61.A       Tilo                  0.094   E2M/EC/tx_header_counter_mux0000<4>109
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y57.B4      net (fanout=23)       1.211   E2M/EC/N259
    SLICE_X66Y57.B       Tilo                  0.094   E2M/EC/rx_state_and0015171
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A6      net (fanout=1)        0.488   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X72Y59.B1      net (fanout=25)       1.269   E2M/EC/N01
    SLICE_X72Y59.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<34>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<32>1
                                                       E2M/EC/tx_header_buffer_src_add_32
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (0.923ns logic, 6.716ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.291ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y50.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X56Y57.C3      net (fanout=23)       1.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X56Y57.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y56.B2      net (fanout=194)      1.325   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y56.B       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y52.A3      net (fanout=6)        1.185   E2M/EC/N97
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X72Y59.B1      net (fanout=25)       1.269   E2M/EC/N01
    SLICE_X72Y59.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<34>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<32>1
                                                       E2M/EC/tx_header_buffer_src_add_32
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (0.850ns logic, 6.441ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.204ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X56Y57.C6      net (fanout=21)       1.530   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X56Y57.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y56.B2      net (fanout=194)      1.325   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y56.B       Tilo                  0.094   E2M/EC/tx_ll_src_rdy_out_mux000033
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y52.A3      net (fanout=6)        1.185   E2M/EC/N97
    SLICE_X66Y52.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X71Y58.C3      net (fanout=97)       1.066   E2M/EC/N45
    SLICE_X71Y58.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X72Y59.B1      net (fanout=25)       1.269   E2M/EC/N01
    SLICE_X72Y59.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<34>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<32>1
                                                       E2M/EC/tx_header_buffer_src_add_32
    -------------------------------------------------  ---------------------------
    Total                                      7.204ns (0.829ns logic, 6.375ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay (SLICE_X85Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X85Y52.BX      net (fanout=2)        0.158   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X85Y52.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.202ns logic, 0.158ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_5 (SLICE_X55Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_4 (FF)
  Destination:          E2M/delayCtrl0Reset_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_4 to E2M/delayCtrl0Reset_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_4
    SLICE_X55Y72.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<4>
    SLICE_X55Y72.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X91Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y57.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X91Y57.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X91Y57.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1577 paths analyzed, 929 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.879ns.
--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAU11), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_9 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Clock Path Skew:      2.769ns (4.738 - 1.969)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_9 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y38.AQ         Tcko                  0.471   sh/raddr<12>
                                                         sh/raddr_9
    SLICE_X6Y33.C6         net (fanout=3)        0.999   sh/raddr<9>
    SLICE_X6Y33.C          Tilo                  0.094   sh/addra<9>
                                                         sh/addra<9>1
    RAMB36_X0Y5.ADDRAU11   net (fanout=4)        0.934   sh/addra<9>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.845ns (0.912ns logic, 1.933ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      4.840ns (Levels of Logic = 1)
  Clock Path Skew:      1.329ns (2.961 - 1.632)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y78.AQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y33.C5         net (fanout=32)       3.015   sh/testPUF/mem_we
    SLICE_X6Y33.C          Tilo                  0.094   sh/addra<9>
                                                         sh/addra<9>1
    RAMB36_X0Y5.ADDRAU11   net (fanout=4)        0.934   sh/addra<9>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.840ns (0.891ns logic, 3.949ns route)
                                                         (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_9 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.742ns (Levels of Logic = 1)
  Clock Path Skew:      0.970ns (2.961 - 1.991)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_9 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y36.BQ         Tcko                  0.450   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_9
    SLICE_X6Y33.C4         net (fanout=3)        1.917   sh/testPUF/mem_waddr<9>
    SLICE_X6Y33.C          Tilo                  0.094   sh/addra<9>
                                                         sh/addra<9>1
    RAMB36_X0Y5.ADDRAU11   net (fanout=4)        0.934   sh/addra<9>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.742ns (0.891ns logic, 2.851ns route)
                                                         (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAL11), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_9 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Clock Path Skew:      2.777ns (4.746 - 1.969)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_9 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y38.AQ         Tcko                  0.471   sh/raddr<12>
                                                         sh/raddr_9
    SLICE_X6Y33.C6         net (fanout=3)        0.999   sh/raddr<9>
    SLICE_X6Y33.C          Tilo                  0.094   sh/addra<9>
                                                         sh/addra<9>1
    RAMB36_X0Y5.ADDRAL11   net (fanout=4)        0.934   sh/addra<9>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.845ns (0.912ns logic, 1.933ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      4.840ns (Levels of Logic = 1)
  Clock Path Skew:      1.337ns (2.969 - 1.632)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y78.AQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y33.C5         net (fanout=32)       3.015   sh/testPUF/mem_we
    SLICE_X6Y33.C          Tilo                  0.094   sh/addra<9>
                                                         sh/addra<9>1
    RAMB36_X0Y5.ADDRAL11   net (fanout=4)        0.934   sh/addra<9>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.840ns (0.891ns logic, 3.949ns route)
                                                         (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_9 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.742ns (Levels of Logic = 1)
  Clock Path Skew:      0.978ns (2.969 - 1.991)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_9 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y36.BQ         Tcko                  0.450   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_9
    SLICE_X6Y33.C4         net (fanout=3)        1.917   sh/testPUF/mem_waddr<9>
    SLICE_X6Y33.C          Tilo                  0.094   sh/addra<9>
                                                         sh/addra<9>1
    RAMB36_X0Y5.ADDRAL11   net (fanout=4)        0.934   sh/addra<9>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.742ns (0.891ns logic, 2.851ns route)
                                                         (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAU12), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      2.633ns (Levels of Logic = 1)
  Clock Path Skew:      2.769ns (4.738 - 1.969)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y38.BQ         Tcko                  0.471   sh/raddr<12>
                                                         sh/raddr_10
    SLICE_X6Y32.B6         net (fanout=3)        0.758   sh/raddr<10>
    SLICE_X6Y32.B          Tilo                  0.094   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y5.ADDRAU12   net (fanout=4)        0.963   sh/addra<10>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.633ns (0.912ns logic, 1.721ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      4.915ns (Levels of Logic = 1)
  Clock Path Skew:      1.329ns (2.961 - 1.632)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y78.AQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y32.B5         net (fanout=32)       3.061   sh/testPUF/mem_we
    SLICE_X6Y32.B          Tilo                  0.094   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y5.ADDRAU12   net (fanout=4)        0.963   sh/addra<10>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.915ns (0.891ns logic, 4.024ns route)
                                                         (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.970ns (2.961 - 1.991)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y36.CQ         Tcko                  0.450   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_10
    SLICE_X6Y32.B4         net (fanout=3)        0.916   sh/testPUF/mem_waddr<10>
    SLICE_X6Y32.B          Tilo                  0.094   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y5.ADDRAU12   net (fanout=4)        0.963   sh/addra<10>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.770ns (0.891ns logic, 1.879ns route)
                                                         (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y6.ADDRAU12), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Clock Path Skew:      1.344ns (3.195 - 1.851)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_waddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y36.CQ         Tcko                  0.414   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_10
    SLICE_X6Y32.B4         net (fanout=3)        0.843   sh/testPUF/mem_waddr<10>
    SLICE_X6Y32.B          Tilo                  0.087   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y6.ADDRAU12   net (fanout=4)        0.605   sh/addra<10>
    RAMB36_X0Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.655ns (0.207ns logic, 1.448ns route)
                                                         (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.926ns
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Clock Path Skew:      4.935ns (6.767 - 1.832)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: sh/raddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y38.BQ         Tcko                  0.433   sh/raddr<12>
                                                         sh/raddr_10
    SLICE_X6Y32.B6         net (fanout=3)        0.698   sh/raddr<10>
    SLICE_X6Y32.B          Tilo                  0.087   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y6.ADDRAU12   net (fanout=4)        0.605   sh/addra<10>
    RAMB36_X0Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.529ns (0.226ns logic, 1.303ns route)
                                                         (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 1)
  Clock Path Skew:      1.677ns (3.195 - 1.518)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y78.AQ        Tcko                  0.414   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y32.B5         net (fanout=32)       2.816   sh/testPUF/mem_we
    SLICE_X6Y32.B          Tilo                  0.087   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y6.ADDRAU12   net (fanout=4)        0.605   sh/addra<10>
    RAMB36_X0Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.628ns (0.207ns logic, 3.421ns route)
                                                         (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y6.ADDRAU2), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_0 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.926ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Skew:      4.916ns (6.767 - 1.851)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: sh/raddr_0 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y37.AQ        Tcko                  0.414   sh/raddr<4>
                                                         sh/raddr_0
    SLICE_X8Y33.A6         net (fanout=3)        0.449   sh/raddr<0>
    SLICE_X8Y33.A          Tilo                  0.087   sh/addra<0>
                                                         sh/addra<0>1
    RAMB36_X0Y6.ADDRAU2    net (fanout=4)        0.550   sh/addra<0>
    RAMB36_X0Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.206ns (0.207ns logic, 0.999ns route)
                                                         (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_0 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 1)
  Clock Path Skew:      1.325ns (3.195 - 1.870)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_waddr_0 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y34.AQ         Tcko                  0.414   sh/testPUF/mem_waddr<3>
                                                         sh/testPUF/mem_waddr_0
    SLICE_X8Y33.A3         net (fanout=3)        1.754   sh/testPUF/mem_waddr<0>
    SLICE_X8Y33.A          Tilo                  0.087   sh/addra<0>
                                                         sh/addra<0>1
    RAMB36_X0Y6.ADDRAU2    net (fanout=4)        0.550   sh/addra<0>
    RAMB36_X0Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.511ns (0.207ns logic, 2.304ns route)
                                                         (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Clock Path Skew:      1.677ns (3.195 - 1.518)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y78.AQ        Tcko                  0.414   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X8Y33.A5         net (fanout=32)       3.045   sh/testPUF/mem_we
    SLICE_X8Y33.A          Tilo                  0.087   sh/addra<0>
                                                         sh/addra<0>1
    RAMB36_X0Y6.ADDRAU2    net (fanout=4)        0.550   sh/addra<0>
    RAMB36_X0Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.802ns (0.207ns logic, 3.595ns route)
                                                         (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y6.ADDRAL12), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Clock Path Skew:      1.335ns (3.186 - 1.851)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_waddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y36.CQ         Tcko                  0.414   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_10
    SLICE_X6Y32.B4         net (fanout=3)        0.843   sh/testPUF/mem_waddr<10>
    SLICE_X6Y32.B          Tilo                  0.087   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y6.ADDRAL12   net (fanout=4)        0.605   sh/addra<10>
    RAMB36_X0Y6.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.655ns (0.207ns logic, 1.448ns route)
                                                         (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.926ns
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Clock Path Skew:      4.926ns (6.758 - 1.832)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: sh/raddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X8Y38.BQ         Tcko                  0.433   sh/raddr<12>
                                                         sh/raddr_10
    SLICE_X6Y32.B6         net (fanout=3)        0.698   sh/raddr<10>
    SLICE_X6Y32.B          Tilo                  0.087   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y6.ADDRAL12   net (fanout=4)        0.605   sh/addra<10>
    RAMB36_X0Y6.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.529ns (0.226ns logic, 1.303ns route)
                                                         (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 1)
  Clock Path Skew:      1.668ns (3.186 - 1.518)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y78.AQ        Tcko                  0.414   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X6Y32.B5         net (fanout=32)       2.816   sh/testPUF/mem_we
    SLICE_X6Y32.B          Tilo                  0.087   sh/addra<8>
                                                         sh/addra<10>1
    RAMB36_X0Y6.ADDRAL12   net (fanout=4)        0.605   sh/addra<10>
    RAMB36_X0Y6.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.628ns (0.207ns logic, 3.421ns route)
                                                         (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y22.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y6.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51242 paths analyzed, 1893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.444ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_runs_0 (SLICE_X2Y10.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.846ns (Levels of Logic = 1)
  Clock Path Skew:      1.009ns (2.917 - 1.908)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_runs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.471   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X3Y12.A1       net (fanout=36)       2.564   sh/testPUF/test_data
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_0
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.794ns logic, 3.052ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test3/count_bits1_6 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.668 - 0.704)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test3/count_bits1_6 to sh/testPUF/NIST/test3/count_runs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.BQ       Tcko                  0.471   sh/testPUF/NIST/test3/count_bits1<4>
                                                       sh/testPUF/NIST/test3/count_bits1_6
    SLICE_X1Y10.B1       net (fanout=1)        0.862   sh/testPUF/NIST/test3/count_bits1<6>
    SLICE_X1Y10.B        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en33
    SLICE_X1Y10.A5       net (fanout=1)        0.224   sh/testPUF/NIST/test3/en33
    SLICE_X1Y10.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en65_SW0
    SLICE_X1Y12.A3       net (fanout=1)        0.591   N1109
    SLICE_X1Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X3Y12.A3       net (fanout=33)       0.637   sh/testPUF/NIST/test3/en
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_0
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.076ns logic, 2.802ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test3/count_bits1_9 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.139 - 0.150)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test3/count_bits1_9 to sh/testPUF/NIST/test3/count_runs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.BQ        Tcko                  0.450   sh/testPUF/NIST/test3/count_bits1<11>
                                                       sh/testPUF/NIST/test3/count_bits1_9
    SLICE_X1Y10.A1       net (fanout=1)        1.007   sh/testPUF/NIST/test3/count_bits1<9>
    SLICE_X1Y10.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en65_SW0
    SLICE_X1Y12.A3       net (fanout=1)        0.591   N1109
    SLICE_X1Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X3Y12.A3       net (fanout=33)       0.637   sh/testPUF/NIST/test3/en
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_0
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (0.961ns logic, 2.723ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_runs_1 (SLICE_X2Y10.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.846ns (Levels of Logic = 1)
  Clock Path Skew:      1.009ns (2.917 - 1.908)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_runs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.471   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X3Y12.A1       net (fanout=36)       2.564   sh/testPUF/test_data
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.794ns logic, 3.052ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test3/count_bits1_6 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.668 - 0.704)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test3/count_bits1_6 to sh/testPUF/NIST/test3/count_runs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.BQ       Tcko                  0.471   sh/testPUF/NIST/test3/count_bits1<4>
                                                       sh/testPUF/NIST/test3/count_bits1_6
    SLICE_X1Y10.B1       net (fanout=1)        0.862   sh/testPUF/NIST/test3/count_bits1<6>
    SLICE_X1Y10.B        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en33
    SLICE_X1Y10.A5       net (fanout=1)        0.224   sh/testPUF/NIST/test3/en33
    SLICE_X1Y10.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en65_SW0
    SLICE_X1Y12.A3       net (fanout=1)        0.591   N1109
    SLICE_X1Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X3Y12.A3       net (fanout=33)       0.637   sh/testPUF/NIST/test3/en
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.076ns logic, 2.802ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test3/count_bits1_9 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.139 - 0.150)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test3/count_bits1_9 to sh/testPUF/NIST/test3/count_runs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.BQ        Tcko                  0.450   sh/testPUF/NIST/test3/count_bits1<11>
                                                       sh/testPUF/NIST/test3/count_bits1_9
    SLICE_X1Y10.A1       net (fanout=1)        1.007   sh/testPUF/NIST/test3/count_bits1<9>
    SLICE_X1Y10.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en65_SW0
    SLICE_X1Y12.A3       net (fanout=1)        0.591   N1109
    SLICE_X1Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X3Y12.A3       net (fanout=33)       0.637   sh/testPUF/NIST/test3/en
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (0.961ns logic, 2.723ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_runs_2 (SLICE_X2Y10.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.846ns (Levels of Logic = 1)
  Clock Path Skew:      1.009ns (2.917 - 1.908)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_runs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.471   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X3Y12.A1       net (fanout=36)       2.564   sh/testPUF/test_data
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.794ns logic, 3.052ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test3/count_bits1_6 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.668 - 0.704)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test3/count_bits1_6 to sh/testPUF/NIST/test3/count_runs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.BQ       Tcko                  0.471   sh/testPUF/NIST/test3/count_bits1<4>
                                                       sh/testPUF/NIST/test3/count_bits1_6
    SLICE_X1Y10.B1       net (fanout=1)        0.862   sh/testPUF/NIST/test3/count_bits1<6>
    SLICE_X1Y10.B        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en33
    SLICE_X1Y10.A5       net (fanout=1)        0.224   sh/testPUF/NIST/test3/en33
    SLICE_X1Y10.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en65_SW0
    SLICE_X1Y12.A3       net (fanout=1)        0.591   N1109
    SLICE_X1Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X3Y12.A3       net (fanout=33)       0.637   sh/testPUF/NIST/test3/en
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.076ns logic, 2.802ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test3/count_bits1_9 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.139 - 0.150)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test3/count_bits1_9 to sh/testPUF/NIST/test3/count_runs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.BQ        Tcko                  0.450   sh/testPUF/NIST/test3/count_bits1<11>
                                                       sh/testPUF/NIST/test3/count_bits1_9
    SLICE_X1Y10.A1       net (fanout=1)        1.007   sh/testPUF/NIST/test3/count_bits1<9>
    SLICE_X1Y10.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_bits1<14>
                                                       sh/testPUF/NIST/test3/en65_SW0
    SLICE_X1Y12.A3       net (fanout=1)        0.591   N1109
    SLICE_X1Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X3Y12.A3       net (fanout=33)       0.637   sh/testPUF/NIST/test3/en
    SLICE_X3Y12.A        Tilo                  0.094   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X2Y10.CE       net (fanout=4)        0.488   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X2Y10.CLK      Tceck                 0.229   sh/testPUF/NIST/test3/count_runs<3>
                                                       sh/testPUF/NIST/test3/count_runs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (0.961ns logic, 2.723ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_4 (SLICE_X24Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      1.278ns (3.052 - 1.774)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.433   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X24Y10.A6      net (fanout=36)       1.271   sh/testPUF/test_data
    SLICE_X24Y10.CLK     Tah         (-Th)     0.097   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<4>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.336ns logic, 1.271ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_5 (SLICE_X24Y10.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.617ns (Levels of Logic = 1)
  Clock Path Skew:      1.278ns (3.052 - 1.774)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.433   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X24Y10.B6      net (fanout=36)       1.277   sh/testPUF/test_data
    SLICE_X24Y10.CLK     Tah         (-Th)     0.093   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<5>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_5
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (0.340ns logic, 1.277ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test7/cap_0 (SLICE_X22Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test7/cap_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 0)
  Clock Path Skew:      1.186ns (2.960 - 1.774)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test7/cap_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.433   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X22Y56.AX      net (fanout=36)       1.402   sh/testPUF/test_data
    SLICE_X22Y56.CLK     Tckdi       (-Th)     0.229   sh/testPUF/NIST/test7/cap<3>
                                                       sh/testPUF/NIST/test7/cap_0
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.204ns logic, 1.402ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y22.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.433ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (SLICE_X55Y134.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.432 - 0.552)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y135.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample
    SLICE_X72Y134.B1     net (fanout=1)        0.931   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<14>
    SLICE_X72Y134.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X72Y134.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X72Y134.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X55Y134.A2     net (fanout=1)        1.375   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X55Y134.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.685ns logic, 2.550ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.432 - 0.552)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y135.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample
    SLICE_X72Y134.B3     net (fanout=1)        0.650   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<12>
    SLICE_X72Y134.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X72Y134.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X72Y134.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X55Y134.A2     net (fanout=1)        1.375   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X55Y134.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.685ns logic, 2.269ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.432 - 0.552)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y135.BQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[13].Ring/Sample
    SLICE_X72Y134.B4     net (fanout=1)        0.577   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<13>
    SLICE_X72Y134.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X72Y134.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X72Y134.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X55Y134.A2     net (fanout=1)        1.375   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X55Y134.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.685ns logic, 2.196ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (SLICE_X50Y121.C1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (1.305 - 1.336)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y116.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample
    SLICE_X64Y115.B1     net (fanout=1)        0.873   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<14>
    SLICE_X64Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X64Y115.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X64Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X50Y121.C1     net (fanout=1)        1.415   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X50Y121.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.688ns logic, 2.532ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (1.305 - 1.336)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y116.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/Sample
    SLICE_X64Y115.B3     net (fanout=1)        0.592   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<12>
    SLICE_X64Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X64Y115.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X64Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X50Y121.C1     net (fanout=1)        1.415   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X50Y121.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (0.688ns logic, 2.251ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[11].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.904ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.305 - 1.331)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[11].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y114.DQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[11].Ring/Sample
    SLICE_X64Y115.A1     net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<11>
    SLICE_X64Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X50Y121.C1     net (fanout=1)        1.415   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X50Y121.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.594ns logic, 2.310ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X22Y94.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.630 - 0.729)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y85.DQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample
    SLICE_X6Y86.B3       net (fanout=1)        0.583   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
    SLICE_X6Y86.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X6Y86.A5       net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X6Y86.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X22Y94.A3      net (fanout=1)        1.303   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X22Y94.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.664ns logic, 2.131ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.630 - 0.702)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y86.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample
    SLICE_X6Y86.A1       net (fanout=1)        0.886   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<10>
    SLICE_X6Y86.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X22Y94.A3      net (fanout=1)        1.303   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X22Y94.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.591ns logic, 2.189ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.630 - 0.729)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y85.AQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample
    SLICE_X6Y86.B4       net (fanout=1)        0.511   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<12>
    SLICE_X6Y86.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X6Y86.A5       net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X6Y86.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X22Y94.A3      net (fanout=1)        1.303   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X22Y94.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.664ns logic, 2.059ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (SLICE_X36Y101.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.558 - 0.504)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.AQ     Tcko                  0.433   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[0].Ring/Sample
    SLICE_X36Y101.A6     net (fanout=1)        0.283   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<0>
    SLICE_X36Y101.CLK    Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.214ns logic, 0.283ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_0 (SLICE_X20Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_8 (FF)
  Destination:          sh/testPUF/challenge_gen/C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.664 - 0.640)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_8 to sh/testPUF/challenge_gen/C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.AQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_8
    SLICE_X20Y99.AX      net (fanout=2)        0.291   sh/testPUF/challenge_gen/C<8>
    SLICE_X20Y99.CLK     Tckdi       (-Th)     0.236   sh/testPUF/challenge_gen/C<3>
                                                       sh/testPUF/challenge_gen/C_0
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.178ns logic, 0.291ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_11 (SLICE_X22Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_19 (FF)
  Destination:          sh/testPUF/challenge_gen/C_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.688 - 0.614)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_19 to sh/testPUF/challenge_gen/C_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y99.DQ      Tcko                  0.433   sh/testPUF/challenge_gen/C<19>
                                                       sh/testPUF/challenge_gen/C_19
    SLICE_X22Y99.DX      net (fanout=2)        0.305   sh/testPUF/challenge_gen/C<19>
    SLICE_X22Y99.CLK     Tckdi       (-Th)     0.219   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_11
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.214ns logic, 0.305ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<26>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_26/CLK
  Location pin: SLICE_X24Y98.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<26>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_26/CLK
  Location pin: SLICE_X24Y98.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<25>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_25/CLK
  Location pin: SLICE_X24Y102.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|     23.860ns|      2.575ns|           49|            0|         7226|        52979|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|     18.879ns|          N/A|            0|            0|         1577|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     11.444ns|          N/A|            0|            0|        51242|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.433ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.000(R)|    3.773(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.972(R)|    3.748(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.916(R)|    3.700(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.908(R)|    3.693(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.808(R)|    3.597(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.883(R)|    3.667(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.696(R)|    3.493(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.695(R)|    3.493(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.685(R)|    3.483(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.506(R)|    3.321(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.645(R)|    3.450(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.663(R)|    3.466(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.623(R)|    3.430(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.901(R)|    3.684(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.736(R)|    3.533(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.864(R)|    3.652(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.482(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.036(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |   11.444|         |    4.476|         |
GMII_RX_CLK_0  |    1.460|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.937|         |         |         |
GMII_RX_CLK_0  |    7.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.244|         |         |         |
sysACE_CLK     |    4.208|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 49  Score: 209815  (Setup/Max: 209815, Hold: 0)

Constraints cover 251691 paths, 0 nets, and 20272 connections

Design statistics:
   Minimum period:  23.860ns{1}   (Maximum frequency:  41.911MHz)
   Maximum path delay from/to any node:   7.812ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 17 18:21:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 541 MB



