SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily spartan7
SET_PREFERENCE device xc7s50
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csga324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/jcyr/arty-s7/AT472-BU-98000-r0p1-00rel0/.Xil/Vivado-9125-compute/coregen/m1_for_arty_s7_mig_7series_1_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/jcyr/arty-s7/AT472-BU-98000-r0p1-00rel0/.Xil/Vivado-9125-compute/coregen/m1_for_arty_s7_mig_7series_1_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name m1_for_arty_s7_mig_7series_1_0
SET_PARAMETER xml_input_file /home/jcyr/arty-s7/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_mig_7series_1_0/board.prj
SET_PARAMETER data_dir_path /opt/Xilinx18.3/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /opt/Xilinx18.3/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /opt/Xilinx18.3/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
