{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1967, "design__instance__area": 19847.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003570439061149955, "power__switching__total": 0.0022748508490622044, "power__leakage__total": 2.1602517108476604e-08, "power__total": 0.005845311097800732, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.12440980542341742, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12958766371210406, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.471299623778713, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.406375833375059, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.4713, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.667585, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.13753497341404358, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.1433852938077642, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5291172094676714, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.9878214081869402, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.030559, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.390452, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11821748081728849, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.12276317809787482, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2662342088811405, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.268509333478699, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.266234, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.094287, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 23, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11821748081728849, "clock__skew__worst_setup": 0.12171368424301494, "timing__hold__ws": 0.26338298953981143, "timing__setup__ws": 0.9318732715908686, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263383, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.365211, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.36 172.08", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__instance__count__total": 2738, "design__instance__count__welltap": 313, "design__instance__count__diode": 24, "design__instance__count__fill": 412, "design__instance__count__decap": 359, "design__instance__count__buffer": 461, "design__instance__count__inverter": 49, "design__instance__count__memory_cell": 0, "design__instance__count__clock_gate": 0, "design__io": 65, "design__die__area": 27766.8, "design__core__area": 22434, "design__instance__count__stdcell": 1967, "design__instance__area__stdcell": 19847.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.884718, "design__instance__utilization__stdcell": 0.884718, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3196222, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 52744.2, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 280, "antenna__violating__nets": 7, "antenna__violating__pins": 7, "route__antenna_violation__count": 7, "antenna_diodes_count": 24, "route__net": 1644, "route__net__special": 2, "route__drc_errors__iter:1": 1194, "route__wirelength__iter:1": 62898, "route__drc_errors__iter:2": 679, "route__wirelength__iter:2": 62243, "route__drc_errors__iter:3": 554, "route__wirelength__iter:3": 61627, "route__drc_errors__iter:4": 53, "route__wirelength__iter:4": 61496, "route__drc_errors__iter:5": 9, "route__wirelength__iter:5": 61500, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 61503, "route__drc_errors": 0, "route__wirelength": 61503, "route__vias": 12744, "route__vias__singlecut": 12744, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 353.52, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_1v80": 1.58, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:nom_ss_100C_1v60": 1.58, "timing__unannotated_net_filtered__percent__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_1v95": 1.58, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.12440170079510844, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.12821515045909387, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4674887276277564, "timing__setup__ws__corner:min_tt_025C_1v80": 4.519770463603613, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.467489, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.676568, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:min_tt_025C_1v80": 1.58, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.13725675151620387, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.14153943695481802, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5531528724967661, "timing__setup__ws__corner:min_ss_100C_1v60": 1.0590861820639246, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.023768, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.408732, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:min_ss_100C_1v60": 1.58, "timing__unannotated_net_filtered__percent__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11848843075411124, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.12171368424301494, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26338298953981143, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.277092245880212, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.263383, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.100883, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_1v95": 1.58, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1236675102881595, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.13018690660659324, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4751973948838035, "timing__setup__ws__corner:max_tt_025C_1v80": 4.2899667255047875, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.475197, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.655952, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__percent__corner:max_tt_025C_1v80": 1.58, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.13482669529117763, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.14345501581568254, "timing__hold__ws__corner:max_ss_100C_1v60": 0.49910610390644194, "timing__setup__ws__corner:max_ss_100C_1v60": 0.9318732715908686, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.037284, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.365211, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__percent__corner:max_ss_100C_1v60": 1.58, "timing__unannotated_net_filtered__percent__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.1189686022258418, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12365657459105767, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.26859965012430614, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.2606711587031665, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.2686, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.08565, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_1v95": 1.58, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7969, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79888, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00309735, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00276726, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.0010977, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00276726, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00112, "ir__drop__worst": 0.0031, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}