VHDL code for a basic master spi module to implement it with a Basys3
