/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Sun Jun 13 20:13:13 KST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkCacheSetAssociative.h"


/* Literal declarations */
static unsigned int const UWide_literal_67_h2aaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									2u };
static tUWide const UWide_literal_67_h2aaaaaaaaaaaaaaaa(67u,
							UWide_literal_67_h2aaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_2("\n", 1u);
static std::string const __str_literal_11(" made to line data = ", 21u);
static std::string const __str_literal_13("Cache -- Load -", 15u);
static std::string const __str_literal_8("Cache -- Store -- ", 18u);
static std::string const __str_literal_10("DATA = ", 7u);
static std::string const __str_literal_4("Entered send fill req", 21u);
static std::string const __str_literal_3("Entered start miss stage", 24u);
static std::string const __str_literal_6("Entered wait fill req", 21u);
static std::string const __str_literal_9("Hit. DATA = ", 12u);
static std::string const __str_literal_1("INITIALIZING CACHE", 18u);
static std::string const __str_literal_7("MemRespQ.first = ", 17u);
static std::string const __str_literal_14("Miss. Start request to dMem.", 28u);
static std::string const __str_literal_12("Miss. Write no allocate - DATA = ", 33u);
static std::string const __str_literal_5("Request to dMem : addr", 22u);
static std::string const __str_literal_15("missCnt = ", 10u);
static std::string const __str_literal_16("reqCnt = ", 9u);


/* Constructor */
MOD_mkCacheSetAssociative::MOD_mkCacheSetAssociative(tSimStateHdl simHdl,
						     char const *name,
						     Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dataArray_0(simHdl, "dataArray_0", this, 8u, 32u, (tUInt8)0u, (tUInt8)255u),
    INST_dirtyArray_0(simHdl, "dirtyArray_0", this, 8u, 1u, (tUInt8)0u, (tUInt8)255u),
    INST_hitQ_data_0_ehrReg(simHdl, "hitQ_data_0_ehrReg", this, 32u, 2863311530u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_0(simHdl, "hitQ_data_0_ignored_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_1(simHdl, "hitQ_data_0_ignored_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_0(simHdl, "hitQ_data_0_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_1(simHdl, "hitQ_data_0_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_wires_0(simHdl, "hitQ_data_0_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_wires_1(simHdl, "hitQ_data_0_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_deqP_ignored_wires_0(simHdl, "hitQ_deqP_ignored_wires_0", this, 0u),
    INST_hitQ_deqP_ignored_wires_1(simHdl, "hitQ_deqP_ignored_wires_1", this, 0u),
    INST_hitQ_deqP_virtual_reg_0(simHdl, "hitQ_deqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_virtual_reg_1(simHdl, "hitQ_deqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_wires_0(simHdl, "hitQ_deqP_wires_0", this, 0u),
    INST_hitQ_deqP_wires_1(simHdl, "hitQ_deqP_wires_1", this, 0u),
    INST_hitQ_empty_ehrReg(simHdl, "hitQ_empty_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_0(simHdl, "hitQ_empty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_1(simHdl, "hitQ_empty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_2(simHdl, "hitQ_empty_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_0(simHdl, "hitQ_empty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_1(simHdl, "hitQ_empty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_2(simHdl, "hitQ_empty_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_0(simHdl, "hitQ_empty_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_1(simHdl, "hitQ_empty_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_2(simHdl, "hitQ_empty_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_ignored_wires_0(simHdl, "hitQ_enqP_ignored_wires_0", this, 0u),
    INST_hitQ_enqP_ignored_wires_1(simHdl, "hitQ_enqP_ignored_wires_1", this, 0u),
    INST_hitQ_enqP_virtual_reg_0(simHdl, "hitQ_enqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_virtual_reg_1(simHdl, "hitQ_enqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_wires_0(simHdl, "hitQ_enqP_wires_0", this, 0u),
    INST_hitQ_enqP_wires_1(simHdl, "hitQ_enqP_wires_1", this, 0u),
    INST_hitQ_full_ehrReg(simHdl, "hitQ_full_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_0(simHdl, "hitQ_full_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_1(simHdl, "hitQ_full_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_2(simHdl, "hitQ_full_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_0(simHdl, "hitQ_full_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_1(simHdl, "hitQ_full_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_2(simHdl, "hitQ_full_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_0(simHdl, "hitQ_full_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_1(simHdl, "hitQ_full_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_2(simHdl, "hitQ_full_wires_2", this, 1u, (tUInt8)0u),
    INST_init(simHdl, "init", this, 9u, 0u, (tUInt8)0u),
    INST_memReqQ_clearReq_ehrReg(simHdl, "memReqQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_0(simHdl,
					  "memReqQ_clearReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_1(simHdl,
					  "memReqQ_clearReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_0(simHdl, "memReqQ_clearReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_1(simHdl, "memReqQ_clearReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_0(simHdl, "memReqQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_1(simHdl, "memReqQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_data_0(simHdl, "memReqQ_data_0", this, 66u),
    INST_memReqQ_data_1(simHdl, "memReqQ_data_1", this, 66u),
    INST_memReqQ_deqP(simHdl, "memReqQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ehrReg(simHdl, "memReqQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_0(simHdl, "memReqQ_deqReq_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_1(simHdl, "memReqQ_deqReq_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_2(simHdl, "memReqQ_deqReq_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_0(simHdl, "memReqQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_1(simHdl, "memReqQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_2(simHdl, "memReqQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_0(simHdl, "memReqQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_1(simHdl, "memReqQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_2(simHdl, "memReqQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_empty(simHdl, "memReqQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memReqQ_enqP(simHdl, "memReqQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_enqReq_ehrReg(simHdl,
			       "memReqQ_enqReq_ehrReg",
			       this,
			       67u,
			       bs_wide_tmp(67u).set_bits_in_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														       0u,
														       3u),
								 2u,
								 0u,
								 3u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(1u),
										    1u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(0u),
												       0u),
			       (tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_0(simHdl,
					"memReqQ_enqReq_ignored_wires_0",
					this,
					67u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_1(simHdl,
					"memReqQ_enqReq_ignored_wires_1",
					this,
					67u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_2(simHdl,
					"memReqQ_enqReq_ignored_wires_2",
					this,
					67u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_0(simHdl, "memReqQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_1(simHdl, "memReqQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_2(simHdl, "memReqQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_0(simHdl, "memReqQ_enqReq_wires_0", this, 67u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_1(simHdl, "memReqQ_enqReq_wires_1", this, 67u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_2(simHdl, "memReqQ_enqReq_wires_2", this, 67u, (tUInt8)0u),
    INST_memReqQ_full(simHdl, "memReqQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ehrReg(simHdl, "memRespQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_0(simHdl,
					   "memRespQ_clearReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_1(simHdl,
					   "memRespQ_clearReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_0(simHdl,
					 "memRespQ_clearReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_1(simHdl,
					 "memRespQ_clearReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_wires_0(simHdl, "memRespQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_clearReq_wires_1(simHdl, "memRespQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_data_0(simHdl, "memRespQ_data_0", this, 32u),
    INST_memRespQ_data_1(simHdl, "memRespQ_data_1", this, 32u),
    INST_memRespQ_deqP(simHdl, "memRespQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ehrReg(simHdl, "memRespQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_0(simHdl,
					 "memRespQ_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_1(simHdl,
					 "memRespQ_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_2(simHdl,
					 "memRespQ_deqReq_ignored_wires_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_0(simHdl, "memRespQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_1(simHdl, "memRespQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_2(simHdl, "memRespQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_0(simHdl, "memRespQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_1(simHdl, "memRespQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_2(simHdl, "memRespQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_empty(simHdl, "memRespQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memRespQ_enqP(simHdl, "memRespQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_enqReq_ehrReg(simHdl, "memRespQ_enqReq_ehrReg", this, 33u, 2863311530llu, (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_0(simHdl,
					 "memRespQ_enqReq_ignored_wires_0",
					 this,
					 33u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_1(simHdl,
					 "memRespQ_enqReq_ignored_wires_1",
					 this,
					 33u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_2(simHdl,
					 "memRespQ_enqReq_ignored_wires_2",
					 this,
					 33u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_0(simHdl, "memRespQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_1(simHdl, "memRespQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_2(simHdl, "memRespQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_0(simHdl, "memRespQ_enqReq_wires_0", this, 33u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_1(simHdl, "memRespQ_enqReq_wires_1", this, 33u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_2(simHdl, "memRespQ_enqReq_wires_2", this, 33u, (tUInt8)0u),
    INST_memRespQ_full(simHdl, "memRespQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_missCnt(simHdl, "missCnt", this, 32u, 0u, (tUInt8)0u),
    INST_missReq(simHdl, "missReq", this, 65u),
    INST_reqCnt(simHdl, "reqCnt", this, 32u, 0u, (tUInt8)0u),
    INST_status(simHdl, "status", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_tagArray_0(simHdl, "tagArray_0", this, 8u, 23u, (tUInt8)0u, (tUInt8)255u),
    INST_targetLine(simHdl, "targetLine", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_testflag(simHdl, "testflag", this, 2u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_missReq___d218(65u),
    DEF_memReqQ_enqReq_wires_2_wget____d29(67u),
    DEF_memReqQ_enqReq_wires_1_wget____d32(67u),
    DEF_memReqQ_enqReq_wires_0_wget____d35(67u),
    DEF_memReqQ_enqReq_ehrReg___d37(67u),
    DEF_memReqQ_data_1___d300(66u),
    DEF_memReqQ_data_0___d298(66u),
    DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52(66u),
    DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51(66u),
    DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49(66u),
    DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50(66u),
    DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114(66u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54(66u),
    DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56(66u),
    DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55(66u),
    DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118(66u),
    DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238(66u),
    DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53(66u),
    DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237(67u),
    DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245(67u),
    DEF__1_CONCAT_req_r_CONCAT_1___d279(67u),
    DEF__0_CONCAT_DONTCARE___d117(67u),
    DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57(67u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119(67u),
    DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239(67u)
{
  PORT_req_r.setSize(65u);
  PORT_req_r.clear();
  PORT_memReq.setSize(66u);
  PORT_memReq.clear();
  symbol_count = 142u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCacheSetAssociative::init_symbols_0()
{
  init_symbol(&symbols[0u], "dataArray_0", SYM_MODULE, &INST_dataArray_0);
  init_symbol(&symbols[1u], "dirtyArray_0", SYM_MODULE, &INST_dirtyArray_0);
  init_symbol(&symbols[2u], "hitQ_data_0_ehrReg", SYM_MODULE, &INST_hitQ_data_0_ehrReg);
  init_symbol(&symbols[3u],
	      "hitQ_data_0_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_0);
  init_symbol(&symbols[4u],
	      "hitQ_data_0_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_1);
  init_symbol(&symbols[5u], "hitQ_data_0_virtual_reg_0", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_0);
  init_symbol(&symbols[6u], "hitQ_data_0_virtual_reg_1", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_1);
  init_symbol(&symbols[7u], "hitQ_data_0_wires_0", SYM_MODULE, &INST_hitQ_data_0_wires_0);
  init_symbol(&symbols[8u], "hitQ_data_0_wires_1", SYM_MODULE, &INST_hitQ_data_0_wires_1);
  init_symbol(&symbols[9u], "hitQ_deqP_ignored_wires_0", SYM_MODULE, &INST_hitQ_deqP_ignored_wires_0);
  init_symbol(&symbols[10u],
	      "hitQ_deqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_deqP_ignored_wires_1);
  init_symbol(&symbols[11u], "hitQ_deqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_0);
  init_symbol(&symbols[12u], "hitQ_deqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_1);
  init_symbol(&symbols[13u], "hitQ_deqP_wires_0", SYM_MODULE, &INST_hitQ_deqP_wires_0);
  init_symbol(&symbols[14u], "hitQ_deqP_wires_1", SYM_MODULE, &INST_hitQ_deqP_wires_1);
  init_symbol(&symbols[15u], "hitQ_empty_ehrReg", SYM_MODULE, &INST_hitQ_empty_ehrReg);
  init_symbol(&symbols[16u], "hitQ_empty_ehrReg__h4124", SYM_DEF, &DEF_hitQ_empty_ehrReg__h4124, 1u);
  init_symbol(&symbols[17u],
	      "hitQ_empty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_0);
  init_symbol(&symbols[18u],
	      "hitQ_empty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_1);
  init_symbol(&symbols[19u],
	      "hitQ_empty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_2);
  init_symbol(&symbols[20u], "hitQ_empty_virtual_reg_0", SYM_MODULE, &INST_hitQ_empty_virtual_reg_0);
  init_symbol(&symbols[21u], "hitQ_empty_virtual_reg_1", SYM_MODULE, &INST_hitQ_empty_virtual_reg_1);
  init_symbol(&symbols[22u], "hitQ_empty_virtual_reg_2", SYM_MODULE, &INST_hitQ_empty_virtual_reg_2);
  init_symbol(&symbols[23u], "hitQ_empty_wires_0", SYM_MODULE, &INST_hitQ_empty_wires_0);
  init_symbol(&symbols[24u], "hitQ_empty_wires_1", SYM_MODULE, &INST_hitQ_empty_wires_1);
  init_symbol(&symbols[25u], "hitQ_empty_wires_2", SYM_MODULE, &INST_hitQ_empty_wires_2);
  init_symbol(&symbols[26u],
	      "hitQ_enqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_0);
  init_symbol(&symbols[27u],
	      "hitQ_enqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_1);
  init_symbol(&symbols[28u], "hitQ_enqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_0);
  init_symbol(&symbols[29u], "hitQ_enqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_1);
  init_symbol(&symbols[30u], "hitQ_enqP_wires_0", SYM_MODULE, &INST_hitQ_enqP_wires_0);
  init_symbol(&symbols[31u], "hitQ_enqP_wires_1", SYM_MODULE, &INST_hitQ_enqP_wires_1);
  init_symbol(&symbols[32u], "hitQ_full_ehrReg", SYM_MODULE, &INST_hitQ_full_ehrReg);
  init_symbol(&symbols[33u], "hitQ_full_ehrReg__h5247", SYM_DEF, &DEF_hitQ_full_ehrReg__h5247, 1u);
  init_symbol(&symbols[34u],
	      "hitQ_full_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_0);
  init_symbol(&symbols[35u],
	      "hitQ_full_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_1);
  init_symbol(&symbols[36u],
	      "hitQ_full_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_2);
  init_symbol(&symbols[37u], "hitQ_full_virtual_reg_0", SYM_MODULE, &INST_hitQ_full_virtual_reg_0);
  init_symbol(&symbols[38u], "hitQ_full_virtual_reg_1", SYM_MODULE, &INST_hitQ_full_virtual_reg_1);
  init_symbol(&symbols[39u], "hitQ_full_virtual_reg_2", SYM_MODULE, &INST_hitQ_full_virtual_reg_2);
  init_symbol(&symbols[40u], "hitQ_full_wires_0", SYM_MODULE, &INST_hitQ_full_wires_0);
  init_symbol(&symbols[41u], "hitQ_full_wires_1", SYM_MODULE, &INST_hitQ_full_wires_1);
  init_symbol(&symbols[42u], "hitQ_full_wires_2", SYM_MODULE, &INST_hitQ_full_wires_2);
  init_symbol(&symbols[43u], "idx__h22703", SYM_DEF, &DEF_idx__h22703, 8u);
  init_symbol(&symbols[44u], "init", SYM_MODULE, &INST_init);
  init_symbol(&symbols[45u], "memReq", SYM_PORT, &PORT_memReq, 66u);
  init_symbol(&symbols[46u], "memReqQ_clearReq_ehrReg", SYM_MODULE, &INST_memReqQ_clearReq_ehrReg);
  init_symbol(&symbols[47u],
	      "memReqQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[48u],
	      "memReqQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[49u],
	      "memReqQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[50u],
	      "memReqQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[51u], "memReqQ_clearReq_wires_0", SYM_MODULE, &INST_memReqQ_clearReq_wires_0);
  init_symbol(&symbols[52u], "memReqQ_clearReq_wires_1", SYM_MODULE, &INST_memReqQ_clearReq_wires_1);
  init_symbol(&symbols[53u], "memReqQ_data_0", SYM_MODULE, &INST_memReqQ_data_0);
  init_symbol(&symbols[54u], "memReqQ_data_1", SYM_MODULE, &INST_memReqQ_data_1);
  init_symbol(&symbols[55u], "memReqQ_deqP", SYM_MODULE, &INST_memReqQ_deqP);
  init_symbol(&symbols[56u], "memReqQ_deqReq_ehrReg", SYM_MODULE, &INST_memReqQ_deqReq_ehrReg);
  init_symbol(&symbols[57u],
	      "memReqQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[58u],
	      "memReqQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[59u],
	      "memReqQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[60u],
	      "memReqQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[61u],
	      "memReqQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[62u],
	      "memReqQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[63u], "memReqQ_deqReq_wires_0", SYM_MODULE, &INST_memReqQ_deqReq_wires_0);
  init_symbol(&symbols[64u], "memReqQ_deqReq_wires_1", SYM_MODULE, &INST_memReqQ_deqReq_wires_1);
  init_symbol(&symbols[65u], "memReqQ_deqReq_wires_2", SYM_MODULE, &INST_memReqQ_deqReq_wires_2);
  init_symbol(&symbols[66u], "memReqQ_empty", SYM_MODULE, &INST_memReqQ_empty);
  init_symbol(&symbols[67u], "memReqQ_empty__h11879", SYM_DEF, &DEF_memReqQ_empty__h11879, 1u);
  init_symbol(&symbols[68u], "memReqQ_enqP", SYM_MODULE, &INST_memReqQ_enqP);
  init_symbol(&symbols[69u], "memReqQ_enqReq_ehrReg", SYM_MODULE, &INST_memReqQ_enqReq_ehrReg);
  init_symbol(&symbols[70u],
	      "memReqQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[71u],
	      "memReqQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[72u],
	      "memReqQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[73u],
	      "memReqQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[74u],
	      "memReqQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[75u],
	      "memReqQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[76u], "memReqQ_enqReq_wires_0", SYM_MODULE, &INST_memReqQ_enqReq_wires_0);
  init_symbol(&symbols[77u], "memReqQ_enqReq_wires_1", SYM_MODULE, &INST_memReqQ_enqReq_wires_1);
  init_symbol(&symbols[78u], "memReqQ_enqReq_wires_2", SYM_MODULE, &INST_memReqQ_enqReq_wires_2);
  init_symbol(&symbols[79u], "memReqQ_full", SYM_MODULE, &INST_memReqQ_full);
  init_symbol(&symbols[80u], "memReqQ_full__h11850", SYM_DEF, &DEF_memReqQ_full__h11850, 1u);
  init_symbol(&symbols[81u], "memRespQ_clearReq_ehrReg", SYM_MODULE, &INST_memRespQ_clearReq_ehrReg);
  init_symbol(&symbols[82u],
	      "memRespQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[83u],
	      "memRespQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[84u],
	      "memRespQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[85u],
	      "memRespQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[86u],
	      "memRespQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_0);
  init_symbol(&symbols[87u],
	      "memRespQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_1);
  init_symbol(&symbols[88u], "memRespQ_data_0", SYM_MODULE, &INST_memRespQ_data_0);
  init_symbol(&symbols[89u], "memRespQ_data_1", SYM_MODULE, &INST_memRespQ_data_1);
  init_symbol(&symbols[90u], "memRespQ_deqP", SYM_MODULE, &INST_memRespQ_deqP);
  init_symbol(&symbols[91u], "memRespQ_deqReq_ehrReg", SYM_MODULE, &INST_memRespQ_deqReq_ehrReg);
  init_symbol(&symbols[92u],
	      "memRespQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[93u],
	      "memRespQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[94u],
	      "memRespQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[95u],
	      "memRespQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[96u],
	      "memRespQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[97u],
	      "memRespQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[98u], "memRespQ_deqReq_wires_0", SYM_MODULE, &INST_memRespQ_deqReq_wires_0);
  init_symbol(&symbols[99u], "memRespQ_deqReq_wires_1", SYM_MODULE, &INST_memRespQ_deqReq_wires_1);
  init_symbol(&symbols[100u], "memRespQ_deqReq_wires_2", SYM_MODULE, &INST_memRespQ_deqReq_wires_2);
  init_symbol(&symbols[101u], "memRespQ_empty", SYM_MODULE, &INST_memRespQ_empty);
  init_symbol(&symbols[102u], "memRespQ_empty__h19406", SYM_DEF, &DEF_memRespQ_empty__h19406, 1u);
  init_symbol(&symbols[103u], "memRespQ_enqP", SYM_MODULE, &INST_memRespQ_enqP);
  init_symbol(&symbols[104u], "memRespQ_enqReq_ehrReg", SYM_MODULE, &INST_memRespQ_enqReq_ehrReg);
  init_symbol(&symbols[105u],
	      "memRespQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[106u],
	      "memRespQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[107u],
	      "memRespQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[108u],
	      "memRespQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[109u],
	      "memRespQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[110u],
	      "memRespQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[111u], "memRespQ_enqReq_wires_0", SYM_MODULE, &INST_memRespQ_enqReq_wires_0);
  init_symbol(&symbols[112u], "memRespQ_enqReq_wires_1", SYM_MODULE, &INST_memRespQ_enqReq_wires_1);
  init_symbol(&symbols[113u], "memRespQ_enqReq_wires_2", SYM_MODULE, &INST_memRespQ_enqReq_wires_2);
  init_symbol(&symbols[114u], "memRespQ_full", SYM_MODULE, &INST_memRespQ_full);
  init_symbol(&symbols[115u], "memRespQ_full__h19377", SYM_DEF, &DEF_memRespQ_full__h19377, 1u);
  init_symbol(&symbols[116u], "missCnt", SYM_MODULE, &INST_missCnt);
  init_symbol(&symbols[117u], "missReq", SYM_MODULE, &INST_missReq);
  init_symbol(&symbols[118u], "RL_hitQ_data_0_canonicalize", SYM_RULE);
  init_symbol(&symbols[119u], "RL_hitQ_empty_canonicalize", SYM_RULE);
  init_symbol(&symbols[120u], "RL_hitQ_full_canonicalize", SYM_RULE);
  init_symbol(&symbols[121u], "RL_initialize", SYM_RULE);
  init_symbol(&symbols[122u], "RL_memReqQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[123u], "RL_memReqQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[124u], "RL_memReqQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[125u], "RL_memReqQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[126u], "RL_memRespQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[127u], "RL_memRespQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[128u], "RL_memRespQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[129u], "RL_memRespQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[130u], "RL_sendFillReq", SYM_RULE);
  init_symbol(&symbols[131u], "RL_startMiss", SYM_RULE);
  init_symbol(&symbols[132u], "RL_waitFillResp", SYM_RULE);
  init_symbol(&symbols[133u], "req_r", SYM_PORT, &PORT_req_r, 65u);
  init_symbol(&symbols[134u], "reqCnt", SYM_MODULE, &INST_reqCnt);
  init_symbol(&symbols[135u], "status", SYM_MODULE, &INST_status);
  init_symbol(&symbols[136u], "status__h21072", SYM_DEF, &DEF_status__h21072, 2u);
  init_symbol(&symbols[137u], "tagArray_0", SYM_MODULE, &INST_tagArray_0);
  init_symbol(&symbols[138u], "targetLine", SYM_MODULE, &INST_targetLine);
  init_symbol(&symbols[139u], "testflag", SYM_MODULE, &INST_testflag);
  init_symbol(&symbols[140u], "x__h20957", SYM_DEF, &DEF_x__h20957, 9u);
  init_symbol(&symbols[141u], "x_BIT_8___h20720", SYM_DEF, &DEF_x_BIT_8___h20720, 1u);
}


/* Rule actions */

void MOD_mkCacheSetAssociative::RL_hitQ_data_0_canonicalize()
{
  tUInt32 DEF_x__h1689;
  DEF_def__h28466 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = INST_hitQ_data_0_wires_0.METH_whas() ? INST_hitQ_data_0_wires_0.METH_wget() : DEF_def__h28466;
  DEF_x__h1689 = INST_hitQ_data_0_wires_1.METH_whas() ? INST_hitQ_data_0_wires_1.METH_wget() : DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
  INST_hitQ_data_0_ehrReg.METH_write(DEF_x__h1689);
}

void MOD_mkCacheSetAssociative::RL_hitQ_empty_canonicalize()
{
  tUInt8 DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4124 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4124;
  DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17 = INST_hitQ_empty_wires_2.METH_whas() ? INST_hitQ_empty_wires_2.METH_wget() : (INST_hitQ_empty_wires_1.METH_whas() ? INST_hitQ_empty_wires_1.METH_wget() : DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_ehrReg.METH_write(DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17);
}

void MOD_mkCacheSetAssociative::RL_hitQ_full_canonicalize()
{
  tUInt8 DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27;
  DEF_hitQ_full_ehrReg__h5247 = INST_hitQ_full_ehrReg.METH_read();
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h5247;
  DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27 = INST_hitQ_full_wires_2.METH_whas() ? INST_hitQ_full_wires_2.METH_wget() : (INST_hitQ_full_wires_1.METH_whas() ? INST_hitQ_full_wires_1.METH_wget() : DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_ehrReg.METH_write(DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_enqReq_canonicalize()
{
  tUInt8 DEF_memReqQ_enqReq_wires_2_whas____d28;
  DEF_memReqQ_enqReq_wires_2_wget____d29 = INST_memReqQ_enqReq_wires_2.METH_wget();
  DEF_memReqQ_enqReq_wires_1_wget____d32 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d35 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_2_whas____d28 = INST_memReqQ_enqReq_wires_2.METH_whas();
  DEF_memReqQ_enqReq_wires_1_whas____d31 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d34 = INST_memReqQ_enqReq_wires_0.METH_whas();
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52);
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_wires_0_wget____d35,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51);
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_wires_2_wget____d29,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(2u,
											       2u,
											       1u);
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget____d32.get_bits_in_word8(2u,
																				   2u,
																				   1u) : (DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget____d35.get_bits_in_word8(2u,
																																	    2u,
																																	    1u) : DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38);
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_wires_1_wget____d32,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50);
  DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51 : DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50 : DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
  DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55 = DEF_memReqQ_enqReq_wires_2_whas____d28 ? DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49 : DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
  DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57.set_bits_in_word((tUInt8)7u & (((DEF_memReqQ_enqReq_wires_2_whas____d28 ? DEF_memReqQ_enqReq_wires_2_wget____d29.get_bits_in_word8(2u,
																								  2u,
																								  1u) : DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40) << 2u) | DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_bits_in_word8(2u,
																																											      0u,
																																											      2u)),
										2u,
										0u,
										3u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(1u),
												   1u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(0u),
														      0u);
  INST_memReqQ_enqReq_ehrReg.METH_write(DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d67;
  DEF_memReqQ_deqReq_ehrReg___d64 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d64);
  DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d67 = INST_memReqQ_deqReq_wires_2.METH_whas() ? INST_memReqQ_deqReq_wires_2.METH_wget() : DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
  INST_memReqQ_deqReq_ehrReg.METH_write(DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d67);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d74;
  DEF_memReqQ_clearReq_wires_0_whas____d70 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_wires_0_wget____d71 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_ehrReg___d72 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_memReqQ_clearReq_wires_0_whas____d70 ? DEF_memReqQ_clearReq_wires_0_wget____d71 : DEF_memReqQ_clearReq_ehrReg___d72;
  DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d74 = INST_memReqQ_clearReq_wires_1.METH_whas() ? INST_memReqQ_clearReq_wires_1.METH_wget() : DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
  INST_memReqQ_clearReq_ehrReg.METH_write(DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d74);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_canonicalize()
{
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d97;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d88;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d102;
  tUInt8 DEF_memReqQ_enqP_3_EQ_0_10_AND_memReqQ_clearReq_vi_ETC___d112;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111;
  tUInt8 DEF_memReqQ_enqP_3_EQ_1_15_AND_memReqQ_clearReq_vi_ETC___d116;
  tUInt8 DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_03__ETC___d109;
  tUInt8 DEF_v__h10316;
  tUInt8 DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82;
  tUInt8 DEF_next_deqP___1__h11776;
  tUInt8 DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read____d75;
  tUInt8 DEF_v__h9963;
  tUInt8 DEF__theResult_____2__h11377;
  tUInt8 DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98;
  tUInt8 DEF_memReqQ_enqP__h11360;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79;
  DEF_memReqQ_empty__h11879 = INST_memReqQ_empty.METH_read();
  DEF_memReqQ_enqP__h11360 = INST_memReqQ_enqP.METH_read();
  DEF_memReqQ_full__h11850 = INST_memReqQ_full.METH_read();
  DEF_memReqQ_enqReq_wires_1_wget____d32 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d35 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read____d75 = INST_memReqQ_clearReq_virtual_reg_1.METH_read();
  DEF_memReqQ_clearReq_wires_0_wget____d71 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_wires_0_whas____d70 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_ehrReg___d72 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 = DEF_memReqQ_clearReq_virtual_reg_1_read____d75 || (DEF_memReqQ_clearReq_wires_0_whas____d70 ? !DEF_memReqQ_clearReq_wires_0_wget____d71 : !DEF_memReqQ_clearReq_ehrReg___d72);
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_memReqQ_clearReq_wires_0_whas____d70 ? DEF_memReqQ_clearReq_wires_0_wget____d71 : DEF_memReqQ_clearReq_ehrReg___d72;
  DEF_memReqQ_deqReq_ehrReg___d64 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_1_whas____d31 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d34 = INST_memReqQ_enqReq_wires_0.METH_whas();
  DEF_x__h28657 = INST_memReqQ_deqP.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52);
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_wires_0_wget____d35,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51);
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_wires_1_wget____d32,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(2u,
											       2u,
											       1u);
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget____d32.get_bits_in_word8(2u,
																				   2u,
																				   1u) : (DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget____d35.get_bits_in_word8(2u,
																																	    2u,
																																	    1u) : DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38);
  DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51 : DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50 : DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
  DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  DEF_next_deqP___1__h11776 = !DEF_x__h28657 && (tUInt8)1u & (DEF_x__h28657 + (tUInt8)1u);
  DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 = !INST_memReqQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
  DEF_v__h10316 = !DEF_memReqQ_enqP__h11360 && (tUInt8)1u & (DEF_memReqQ_enqP__h11360 + (tUInt8)1u);
  DEF_v__h9963 = DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 ? DEF_v__h10316 : DEF_memReqQ_enqP__h11360;
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d64);
  DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91 = !INST_memReqQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
  DEF__theResult_____2__h11377 = DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91 ? DEF_next_deqP___1__h11776 : DEF_x__h28657;
  DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98 = DEF__theResult_____2__h11377 == DEF_v__h9963;
  DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_03__ETC___d109 = (!DEF_memReqQ_clearReq_virtual_reg_1_read____d75 && DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73) || (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 ? DEF_memReqQ_empty__h11879 : DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91 || DEF_memReqQ_empty__h11879));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82;
  DEF_memReqQ_enqP_3_EQ_1_15_AND_memReqQ_clearReq_vi_ETC___d116 = DEF_memReqQ_enqP__h11360 == (tUInt8)1u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111;
  DEF_memReqQ_enqP_3_EQ_0_10_AND_memReqQ_clearReq_vi_ETC___d112 = DEF_memReqQ_enqP__h11360 == (tUInt8)0u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d102 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 || DEF_memReqQ_full__h11850));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d88 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && DEF_v__h9963;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d97 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && DEF__theResult_____2__h11377;
  DEF__0_CONCAT_DONTCARE___d117.set_bits_in_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       3u),
						 2u,
						 0u,
						 3u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_67_h2aaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119.set_bits_in_word((tUInt8)7u & ((DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 << 2u) | DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_bits_in_word8(2u,
																														      0u,
																														      2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(0u),
														       0u);
  INST_memReqQ_enqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d88);
  INST_memReqQ_deqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d97);
  INST_memReqQ_full.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d102);
  INST_memReqQ_empty.METH_write(DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_03__ETC___d109);
  if (DEF_memReqQ_enqP_3_EQ_0_10_AND_memReqQ_clearReq_vi_ETC___d112)
    INST_memReqQ_data_0.METH_write(DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114);
  if (DEF_memReqQ_enqP_3_EQ_1_15_AND_memReqQ_clearReq_vi_ETC___d116)
    INST_memReqQ_data_1.METH_write(DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114);
  INST_memReqQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73);
  INST_memReqQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memReqQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memReqQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d117);
  INST_memReqQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119);
  INST_memReqQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memReqQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_enqReq_canonicalize()
{
  tUInt64 DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149;
  tUInt8 DEF_memRespQ_enqReq_wires_2_whas____d120;
  tUInt64 DEF_memRespQ_enqReq_wires_2_wget____d121;
  DEF_memRespQ_enqReq_wires_2_wget____d121 = INST_memRespQ_enqReq_wires_2.METH_wget();
  DEF_memRespQ_enqReq_wires_1_wget____d124 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d127 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d129 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d123 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_2_whas____d120 = INST_memRespQ_enqReq_wires_2.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d126 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144 = (tUInt32)(DEF_memRespQ_enqReq_ehrReg___d129);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130 = (tUInt8)(DEF_memRespQ_enqReq_ehrReg___d129 >> 32u);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? (tUInt8)(DEF_memRespQ_enqReq_wires_1_wget____d124 >> 32u) : (DEF_memRespQ_enqReq_wires_0_whas____d126 ? (tUInt8)(DEF_memRespQ_enqReq_wires_0_wget____d127 >> 32u) : DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? (tUInt32)(DEF_memRespQ_enqReq_wires_1_wget____d124) : (DEF_memRespQ_enqReq_wires_0_whas____d126 ? (tUInt32)(DEF_memRespQ_enqReq_wires_0_wget____d127) : DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144);
  DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149 = 8589934591llu & ((((tUInt64)(DEF_memRespQ_enqReq_wires_2_whas____d120 ? (tUInt8)(DEF_memRespQ_enqReq_wires_2_wget____d121 >> 32u) : DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132)) << 32u) | (tUInt64)(DEF_memRespQ_enqReq_wires_2_whas____d120 ? (tUInt32)(DEF_memRespQ_enqReq_wires_2_wget____d121) : DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146));
  INST_memRespQ_enqReq_ehrReg.METH_write(DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_deqReq_wires_2_whas__50_THEN_memRe_ETC___d159;
  DEF_memRespQ_deqReq_ehrReg___d156 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d156);
  DEF_IF_memRespQ_deqReq_wires_2_whas__50_THEN_memRe_ETC___d159 = INST_memRespQ_deqReq_wires_2.METH_whas() ? INST_memRespQ_deqReq_wires_2.METH_wget() : DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
  INST_memRespQ_deqReq_ehrReg.METH_write(DEF_IF_memRespQ_deqReq_wires_2_whas__50_THEN_memRe_ETC___d159);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_clearReq_wires_1_whas__60_THEN_mem_ETC___d166;
  DEF_memRespQ_clearReq_wires_0_whas____d162 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_wires_0_wget____d163 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_ehrReg___d164 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_memRespQ_clearReq_wires_0_whas____d162 ? DEF_memRespQ_clearReq_wires_0_wget____d163 : DEF_memRespQ_clearReq_ehrReg___d164;
  DEF_IF_memRespQ_clearReq_wires_1_whas__60_THEN_mem_ETC___d166 = INST_memRespQ_clearReq_wires_1.METH_whas() ? INST_memRespQ_clearReq_wires_1.METH_wget() : DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
  INST_memRespQ_clearReq_ehrReg.METH_write(DEF_IF_memRespQ_clearReq_wires_1_whas__60_THEN_mem_ETC___d166);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_canonicalize()
{
  tUInt64 DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211;
  tUInt64 DEF__0_CONCAT_DONTCARE___d209;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d189;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d180;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d194;
  tUInt8 DEF_memRespQ_enqP_75_EQ_0_02_AND_memRespQ_clearReq_ETC___d204;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203;
  tUInt8 DEF_memRespQ_enqP_75_EQ_1_07_AND_memRespQ_clearReq_ETC___d208;
  tUInt8 DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__67_9_ETC___d201;
  tUInt8 DEF_v__h18031;
  tUInt8 DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174;
  tUInt8 DEF_next_deqP___1__h19303;
  tUInt8 DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183;
  tUInt32 DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read____d167;
  tUInt8 DEF_v__h17678;
  tUInt8 DEF__theResult_____2__h18904;
  tUInt8 DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190;
  tUInt8 DEF_memRespQ_enqP__h18887;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171;
  DEF_memRespQ_full__h19377 = INST_memRespQ_full.METH_read();
  DEF_memRespQ_enqP__h18887 = INST_memRespQ_enqP.METH_read();
  DEF_memRespQ_enqReq_wires_1_wget____d124 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d127 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d129 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read____d167 = INST_memRespQ_clearReq_virtual_reg_1.METH_read();
  DEF_memRespQ_clearReq_wires_0_wget____d163 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_wires_0_whas____d162 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_ehrReg___d164 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 = DEF_memRespQ_clearReq_virtual_reg_1_read____d167 || (DEF_memRespQ_clearReq_wires_0_whas____d162 ? !DEF_memRespQ_clearReq_wires_0_wget____d163 : !DEF_memRespQ_clearReq_ehrReg___d164);
  DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_memRespQ_clearReq_wires_0_whas____d162 ? DEF_memRespQ_clearReq_wires_0_wget____d163 : DEF_memRespQ_clearReq_ehrReg___d164;
  DEF_memRespQ_deqReq_ehrReg___d156 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d123 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d126 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_memRespQ_empty__h19406 = INST_memRespQ_empty.METH_read();
  DEF_x__h22564 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144 = (tUInt32)(DEF_memRespQ_enqReq_ehrReg___d129);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130 = (tUInt8)(DEF_memRespQ_enqReq_ehrReg___d129 >> 32u);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? (tUInt8)(DEF_memRespQ_enqReq_wires_1_wget____d124 >> 32u) : (DEF_memRespQ_enqReq_wires_0_whas____d126 ? (tUInt8)(DEF_memRespQ_enqReq_wires_0_wget____d127 >> 32u) : DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? (tUInt32)(DEF_memRespQ_enqReq_wires_1_wget____d124) : (DEF_memRespQ_enqReq_wires_0_whas____d126 ? (tUInt32)(DEF_memRespQ_enqReq_wires_0_wget____d127) : DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144);
  DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
  DEF_next_deqP___1__h19303 = !DEF_x__h22564 && (tUInt8)1u & (DEF_x__h22564 + (tUInt8)1u);
  DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 = !INST_memRespQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
  DEF_v__h18031 = !DEF_memRespQ_enqP__h18887 && (tUInt8)1u & (DEF_memRespQ_enqP__h18887 + (tUInt8)1u);
  DEF_v__h17678 = DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 ? DEF_v__h18031 : DEF_memRespQ_enqP__h18887;
  DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d156);
  DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183 = !INST_memRespQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
  DEF__theResult_____2__h18904 = DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183 ? DEF_next_deqP___1__h19303 : DEF_x__h22564;
  DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190 = DEF__theResult_____2__h18904 == DEF_v__h17678;
  DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__67_9_ETC___d201 = (!DEF_memRespQ_clearReq_virtual_reg_1_read____d167 && DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165) || (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 ? DEF_memRespQ_empty__h19406 : DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183 || DEF_memRespQ_empty__h19406));
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174;
  DEF_memRespQ_enqP_75_EQ_1_07_AND_memRespQ_clearReq_ETC___d208 = DEF_memRespQ_enqP__h18887 == (tUInt8)1u && DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203;
  DEF_memRespQ_enqP_75_EQ_0_02_AND_memRespQ_clearReq_ETC___d204 = DEF_memRespQ_enqP__h18887 == (tUInt8)0u && DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203;
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d194 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 || DEF_memRespQ_full__h19377));
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d180 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && DEF_v__h17678;
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d189 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && DEF__theResult_____2__h18904;
  DEF__0_CONCAT_DONTCARE___d209 = 2863311530llu;
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211 = 8589934591llu & ((((tUInt64)(DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132)) << 32u) | (tUInt64)(DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146));
  INST_memRespQ_enqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d180);
  INST_memRespQ_deqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d189);
  INST_memRespQ_full.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d194);
  INST_memRespQ_empty.METH_write(DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__67_9_ETC___d201);
  if (DEF_memRespQ_enqP_75_EQ_0_02_AND_memRespQ_clearReq_ETC___d204)
    INST_memRespQ_data_0.METH_write(DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206);
  if (DEF_memRespQ_enqP_75_EQ_1_07_AND_memRespQ_clearReq_ETC___d208)
    INST_memRespQ_data_1.METH_write(DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206);
  INST_memRespQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memRespQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memRespQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165);
  INST_memRespQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d209);
  INST_memRespQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211);
  INST_memRespQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memRespQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158);
  INST_memRespQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
}

void MOD_mkCacheSetAssociative::RL_initialize()
{
  tUInt32 DEF__0_CONCAT_DONTCARE___d217;
  tUInt32 DEF_x__h20732;
  tUInt8 DEF_i__h20946;
  DEF_x__h20957 = INST_init.METH_read();
  DEF_i__h20946 = (tUInt8)((tUInt8)255u & DEF_x__h20957);
  DEF_x__h20732 = 511u & (DEF_x__h20957 + 1u);
  DEF__0_CONCAT_DONTCARE___d217 = 2796202u;
  INST_init.METH_write(DEF_x__h20732);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_1);
  INST_tagArray_0.METH_upd(DEF_i__h20946, DEF__0_CONCAT_DONTCARE___d217);
  INST_dirtyArray_0.METH_upd(DEF_i__h20946, (tUInt8)0u);
}

void MOD_mkCacheSetAssociative::RL_startMiss()
{
  tUInt32 DEF_addr__h21226;
  tUInt8 DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d231;
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d218 = INST_missReq.METH_read();
  DEF_idx__h22703 = DEF_missReq___d218.get_bits_in_word8(1u, 2u, 8u);
  DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220 = INST_tagArray_0.METH_sub(DEF_idx__h22703);
  DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223 = INST_dirtyArray_0.METH_sub(DEF_idx__h22703);
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(2u,
											       2u,
											       1u);
  DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221 = (tUInt8)(DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220 >> 22u);
  DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238 = DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
  DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d231 = DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221 && DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223;
  DEF_addr__h21226 = ((((tUInt32)(4194303u & DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220)) << 10u) | (((tUInt32)(DEF_idx__h22703)) << 2u)) | (tUInt32)((tUInt8)0u);
  DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237.set_bits_in_word((tUInt8)7u & (((tUInt8)3u << 1u) | (tUInt8)(DEF_addr__h21226 >> 31u)),
										  2u,
										  0u,
										  3u).set_whole_word((((tUInt32)(2147483647u & DEF_addr__h21226)) << 1u) | (tUInt32)((tUInt8)(INST_dataArray_0.METH_sub(DEF_idx__h22703) >> 31u)),
												     1u).set_whole_word((((tUInt32)(2147483647u & INST_dataArray_0.METH_sub(DEF_idx__h22703))) << 1u) | (tUInt32)((tUInt8)1u),
															0u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239.set_bits_in_word((tUInt8)7u & ((DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 << 2u) | DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_bits_in_word8(2u,
																												  0u,
																												  2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_whole_word(0u),
														       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
    dollar_display(sim_hdl, this, "s", &__str_literal_3);
  }
  if (DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d231)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237);
  if (DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d231)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239);
  if (DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d231)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_status.METH_write((tUInt8)2u);
}

void MOD_mkCacheSetAssociative::RL_sendFillReq()
{
  tUInt32 DEF__read_addr__h21159;
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d218 = INST_missReq.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52);
  DEF__read_addr__h21159 = DEF_missReq___d218.get_whole_word(1u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(2u,
											       2u,
											       1u);
  DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238 = DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
  DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245.set_bits_in_word((tUInt8)7u & (((tUInt8)1u << 2u) | primExtract8(2u,
																  65u,
																  DEF_missReq___d218,
																  32u,
																  64u,
																  32u,
																  63u)),
										  2u,
										  0u,
										  3u).set_whole_word((DEF_missReq___d218.get_bits_in_word32(1u,
																	    0u,
																	    31u) << 1u) | (tUInt32)((tUInt8)(5726623061llu >> 32u)),
												     1u).set_whole_word((tUInt32)(5726623061llu),
															0u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239.set_bits_in_word((tUInt8)7u & ((DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 << 2u) | DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_bits_in_word8(2u,
																												  0u,
																												  2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_whole_word(0u),
														       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
    dollar_display(sim_hdl, this, "s", &__str_literal_4);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_5, DEF__read_addr__h21159);
  }
  INST_memReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245);
  INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239);
  INST_status.METH_write((tUInt8)3u);
  INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
}

void MOD_mkCacheSetAssociative::RL_waitFillResp()
{
  tUInt32 DEF__1_CONCAT_missReq_18_BITS_63_TO_42_61___d262;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260;
  DEF_missReq___d218 = INST_missReq.METH_read();
  DEF_def__h28466 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_idx__h22703 = DEF_missReq___d218.get_bits_in_word8(1u, 2u, 8u);
  DEF_memRespQ_deqReq_ehrReg___d156 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_x__h22564 = INST_memRespQ_deqP.METH_read();
  DEF_hitQ_full_ehrReg__h5247 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4124 = INST_hitQ_empty_ehrReg.METH_read();
  switch (DEF_x__h22564) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260 = INST_memRespQ_data_0.METH_read();
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260 = INST_memRespQ_data_1.METH_read();
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260 = 2863311530u;
  }
  DEF__1_CONCAT_missReq_18_BITS_63_TO_42_61___d262 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | DEF_missReq___d218.get_bits_in_word32(1u,
																	  10u,
																	  22u));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
    dollar_display(sim_hdl, this, "s", &__str_literal_6);
    dollar_display(sim_hdl,
		   this,
		   "s,32",
		   &__str_literal_7,
		   DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260);
  }
  INST_dataArray_0.METH_upd(DEF_idx__h22703,
			    DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260);
  INST_tagArray_0.METH_upd(DEF_idx__h22703, DEF__1_CONCAT_missReq_18_BITS_63_TO_42_61___d262);
  INST_dirtyArray_0.METH_upd(DEF_idx__h22703, (tUInt8)0u);
  INST_hitQ_data_0_wires_0.METH_wset(DEF_SEL_ARR_memRespQ_data_0_57_memRespQ_data_1_58__ETC___d260);
  INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h28466);
  INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4124);
  INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_enqP_wires_0.METH_wset();
  INST_hitQ_enqP_ignored_wires_0.METH_wset();
  INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h5247);
  INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memRespQ_deqReq_ignored_wires_0.METH_wset(DEF_memRespQ_deqReq_ehrReg___d156);
  INST_status.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
}


/* Methods */

void MOD_mkCacheSetAssociative::METH_req(tUWide ARG_req_r)
{
  tUInt32 DEF_x__h27573;
  tUInt32 DEF_x__h27476;
  tUInt8 DEF_req_r_BIT_64_63_AND_tagArray_0_sub_req_r_BITS__ETC___d273;
  tUInt8 DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_2_ETC___d272;
  tUInt8 DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281;
  tUInt8 DEF_NOT_req_r_BIT_64_63___d280;
  tUInt8 DEF_NOT_req_r_BIT_64_63_80_AND_NOT_tagArray_0_sub__ETC___d283;
  tUInt8 DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_B_ETC___d277;
  tUInt32 DEF_tag__h25336;
  tUInt32 DEF_req_r_BITS_31_TO_0___d274;
  tUInt32 DEF_x_addr__h26955;
  tUInt32 DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65___d266;
  tUInt8 DEF_idx__h25337;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_41_TO_34_65___d282;
  tUInt8 DEF_req_r_BIT_64___d263;
  tUInt8 DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BI_ETC___d271;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_22___d267;
  PORT_req_r = ARG_req_r;
  DEF_req_r_BIT_64___d263 = ARG_req_r.get_bits_in_word8(2u, 0u, 1u);
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_def__h28466 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_idx__h25337 = ARG_req_r.get_bits_in_word8(1u, 2u, 8u);
  DEF_dataArray_0_sub_req_r_BITS_41_TO_34_65___d282 = INST_dataArray_0.METH_sub(DEF_idx__h25337);
  DEF_x__h27583 = INST_reqCnt.METH_read();
  DEF_x__h27501 = INST_missCnt.METH_read();
  DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65___d266 = INST_tagArray_0.METH_sub(DEF_idx__h25337);
  DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_22___d267 = (tUInt8)(DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65___d266 >> 22u);
  DEF_hitQ_full_ehrReg__h5247 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4124 = INST_hitQ_empty_ehrReg.METH_read();
  wop_primExtractWide(66u,
		      67u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52);
  DEF_req_r_BITS_31_TO_0___d274 = ARG_req_r.get_whole_word(0u);
  DEF_x_addr__h26955 = ARG_req_r.get_whole_word(1u);
  DEF_tag__h25336 = ARG_req_r.get_bits_in_word32(1u, 10u, 22u);
  DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BI_ETC___d271 = ((tUInt32)(4194303u & DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65___d266)) == DEF_tag__h25336;
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(2u,
											       2u,
											       1u);
  DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238 = DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
  DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_B_ETC___d277 = !DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_22___d267 || !DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BI_ETC___d271;
  DEF_NOT_req_r_BIT_64_63___d280 = !DEF_req_r_BIT_64___d263;
  DEF_NOT_req_r_BIT_64_63_80_AND_NOT_tagArray_0_sub__ETC___d283 = DEF_NOT_req_r_BIT_64_63___d280 && DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_B_ETC___d277;
  DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_2_ETC___d272 = DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_22___d267 && DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BI_ETC___d271;
  DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281 = DEF_NOT_req_r_BIT_64_63___d280 && DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_2_ETC___d272;
  DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278 = DEF_req_r_BIT_64___d263 && DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_B_ETC___d277;
  DEF_req_r_BIT_64_63_AND_tagArray_0_sub_req_r_BITS__ETC___d273 = DEF_req_r_BIT_64___d263 && DEF_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_BIT_2_ETC___d272;
  DEF_x__h27476 = DEF_x__h27501 + 1u;
  DEF_x__h27573 = DEF_x__h27583 + 1u;
  DEF__1_CONCAT_req_r_CONCAT_1___d279.set_bits_in_word((tUInt8)7u & (((tUInt8)1u << 2u) | primExtract8(2u,
												       65u,
												       ARG_req_r,
												       32u,
												       64u,
												       32u,
												       63u)),
						       2u,
						       0u,
						       3u).set_whole_word(primExtract32(32u,
											65u,
											ARG_req_r,
											32u,
											62u,
											32u,
											31u),
									  1u).set_whole_word((ARG_req_r.get_bits_in_word32(0u,
															   0u,
															   31u) << 1u) | (tUInt32)((tUInt8)1u),
											     0u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239.set_bits_in_word((tUInt8)7u & ((DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 << 2u) | DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_bits_in_word8(2u,
																												  0u,
																												  2u)),
										 2u,
										 0u,
										 3u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238.get_whole_word(0u),
														       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_req_r_BIT_64___d263)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_8, DEF_x_addr__h26955);
    if (DEF_req_r_BIT_64_63_AND_tagArray_0_sub_req_r_BITS__ETC___d273)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_9, DEF_req_r_BITS_31_TO_0___d274);
    if (DEF_req_r_BIT_64_63_AND_tagArray_0_sub_req_r_BITS__ETC___d273)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,32",
		     &__str_literal_10,
		     DEF_req_r_BITS_31_TO_0___d274,
		     &__str_literal_11,
		     DEF_req_r_BITS_31_TO_0___d274);
  }
  if (DEF_req_r_BIT_64_63_AND_tagArray_0_sub_req_r_BITS__ETC___d273)
    INST_dataArray_0.METH_upd(DEF_idx__h25337, DEF_req_r_BITS_31_TO_0___d274);
  if (DEF_req_r_BIT_64_63_AND_tagArray_0_sub_req_r_BITS__ETC___d273)
    INST_dirtyArray_0.METH_upd(DEF_idx__h25337, (tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_req_r_BITS_31_TO_0___d274);
    if (DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,32",
		     &__str_literal_10,
		     DEF_req_r_BITS_31_TO_0___d274,
		     &__str_literal_11,
		     DEF_req_r_BITS_31_TO_0___d274);
  }
  if (DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_req_r_CONCAT_1___d279);
  if (DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239);
  if (DEF_req_r_BIT_64_63_AND_NOT_tagArray_0_sub_req_r_B_ETC___d278)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_req_r_BIT_64_63___d280)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
      dollar_display(sim_hdl,
		     this,
		     "s,32",
		     &__str_literal_9,
		     DEF_dataArray_0_sub_req_r_BITS_41_TO_34_65___d282);
    if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
      dollar_display(sim_hdl, this, "32", DEF_dataArray_0_sub_req_r_BITS_41_TO_34_65___d282);
  }
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_data_0_wires_0.METH_wset(DEF_dataArray_0_sub_req_r_BITS_41_TO_34_65___d282);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h28466);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4124);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_enqP_wires_0.METH_wset();
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_enqP_ignored_wires_0.METH_wset();
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h5247);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_tagArray_0_sub_req__ETC___d281)
    INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_req_r_BIT_64_63_80_AND_NOT_tagArray_0_sub__ETC___d283)
      dollar_display(sim_hdl, this, "s", &__str_literal_14);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_NOT_tagArray_0_sub__ETC___d283)
    INST_missReq.METH_write(ARG_req_r);
  if (DEF_NOT_req_r_BIT_64_63_80_AND_NOT_tagArray_0_sub__ETC___d283)
    INST_status.METH_write((tUInt8)1u);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_B_ETC___d277)
    INST_missCnt.METH_write(DEF_x__h27476);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_34_65_66_B_ETC___d277)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_15, DEF_x__h27501);
  INST_reqCnt.METH_write(DEF_x__h27573);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_16, DEF_x__h27583);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_req()
{
  tUInt8 DEF_CAN_FIRE_req;
  tUInt8 PORT_RDY_req;
  DEF_memReqQ_full__h11850 = INST_memReqQ_full.METH_read();
  DEF_status__h21072 = INST_status.METH_read();
  DEF_x__h20957 = INST_init.METH_read();
  DEF_x_BIT_8___h20720 = (tUInt8)(DEF_x__h20957 >> 8u);
  DEF_hitQ_full_ehrReg__h5247 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253 = INST_hitQ_full_virtual_reg_2.METH_read() || (INST_hitQ_full_virtual_reg_1.METH_read() || (INST_hitQ_full_virtual_reg_0.METH_read() || !DEF_hitQ_full_ehrReg__h5247));
  DEF_NOT_memReqQ_full_9___d226 = !DEF_memReqQ_full__h11850;
  DEF_CAN_FIRE_req = (DEF_status__h21072 == (tUInt8)0u && DEF_x_BIT_8___h20720) && (DEF_NOT_memReqQ_full_9___d226 && DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253);
  PORT_RDY_req = DEF_CAN_FIRE_req;
  return PORT_RDY_req;
}

tUInt32 MOD_mkCacheSetAssociative::METH_resp()
{
  tUInt8 DEF_hitQ_data_0_virtual_reg_1_read____d291;
  tUInt32 PORT_resp;
  DEF_def__h28466 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h5247 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4124 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_hitQ_data_0_virtual_reg_1_read____d291 = INST_hitQ_data_0_virtual_reg_1.METH_read();
  DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = INST_hitQ_data_0_wires_0.METH_whas() ? INST_hitQ_data_0_wires_0.METH_wget() : DEF_def__h28466;
  PORT_resp = DEF_hitQ_data_0_virtual_reg_1_read____d291 ? 0u : DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h5247;
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4124;
  INST_hitQ_full_wires_1.METH_wset((tUInt8)0u);
  INST_hitQ_full_ignored_wires_1.METH_wset(DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_virtual_reg_1.METH_write((tUInt8)0u);
  INST_hitQ_deqP_wires_0.METH_wset();
  INST_hitQ_deqP_ignored_wires_0.METH_wset();
  INST_hitQ_deqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_wires_1.METH_wset((tUInt8)1u);
  INST_hitQ_empty_ignored_wires_1.METH_wset(DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_virtual_reg_1.METH_write((tUInt8)0u);
  return PORT_resp;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_resp()
{
  tUInt8 DEF_CAN_FIRE_resp;
  tUInt8 PORT_RDY_resp;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4124 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_CAN_FIRE_resp = INST_hitQ_empty_virtual_reg_2.METH_read() || (INST_hitQ_empty_virtual_reg_1.METH_read() || (DEF_hitQ_empty_wires_0_whas____d12 ? !DEF_hitQ_empty_wires_0_wget____d13 : !DEF_hitQ_empty_ehrReg__h4124));
  PORT_RDY_resp = DEF_CAN_FIRE_resp;
  return PORT_RDY_resp;
}

tUWide MOD_mkCacheSetAssociative::METH_memReq()
{
  tUInt64 DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d316;
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_98_BIT_0_12_memReqQ_dat_ETC___d315;
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_98_BIT_65_99_memReqQ_da_ETC___d303;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_98_BITS_64_TO_33_04_mem_ETC___d307;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d311;
  tUInt8 DEF__read_burstLength__h28683;
  tUInt8 DEF__read_burstLength__h28675;
  tUInt32 DEF__read_addr__h28681;
  tUInt32 DEF__read_addr__h28673;
  DEF_memReqQ_data_1___d300 = INST_memReqQ_data_1.METH_read();
  DEF_memReqQ_data_0___d298 = INST_memReqQ_data_0.METH_read();
  DEF_memReqQ_deqReq_ehrReg___d64 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_x__h28657 = INST_memReqQ_deqP.METH_read();
  DEF__read_addr__h28673 = primExtract32(32u, 66u, DEF_memReqQ_data_0___d298, 32u, 64u, 32u, 33u);
  DEF__read_burstLength__h28675 = DEF_memReqQ_data_0___d298.get_bits_in_word8(0u, 0u, 1u);
  DEF__read_addr__h28681 = primExtract32(32u, 66u, DEF_memReqQ_data_1___d300, 32u, 64u, 32u, 33u);
  DEF__read_burstLength__h28683 = DEF_memReqQ_data_1___d300.get_bits_in_word8(0u, 0u, 1u);
  switch (DEF_x__h28657) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d311 = primExtract32(32u,
										  66u,
										  DEF_memReqQ_data_0___d298,
										  32u,
										  32u,
										  32u,
										  1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d311 = primExtract32(32u,
										  66u,
										  DEF_memReqQ_data_1___d300,
										  32u,
										  32u,
										  32u,
										  1u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d311 = 2863311530u;
  }
  switch (DEF_x__h28657) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_98_BITS_64_TO_33_04_mem_ETC___d307 = DEF__read_addr__h28673;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_98_BITS_64_TO_33_04_mem_ETC___d307 = DEF__read_addr__h28681;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_98_BITS_64_TO_33_04_mem_ETC___d307 = 2863311530u;
  }
  switch (DEF_x__h28657) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_98_BIT_65_99_memReqQ_da_ETC___d303 = DEF_memReqQ_data_0___d298.get_bits_in_word8(2u,
														1u,
														1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_98_BIT_65_99_memReqQ_da_ETC___d303 = DEF_memReqQ_data_1___d300.get_bits_in_word8(2u,
														1u,
														1u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_98_BIT_65_99_memReqQ_da_ETC___d303 = (tUInt8)0u;
  }
  switch (DEF_x__h28657) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_98_BIT_0_12_memReqQ_dat_ETC___d315 = DEF__read_burstLength__h28675;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_98_BIT_0_12_memReqQ_dat_ETC___d315 = DEF__read_burstLength__h28683;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_98_BIT_0_12_memReqQ_dat_ETC___d315 = (tUInt8)0u;
  }
  DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d316 = 8589934591llu & ((((tUInt64)(DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d311)) << 1u) | (tUInt64)(DEF_SEL_ARR_memReqQ_data_0_98_BIT_0_12_memReqQ_dat_ETC___d315));
  PORT_memReq.set_bits_in_word((tUInt8)3u & ((DEF_SEL_ARR_memReqQ_data_0_98_BIT_65_99_memReqQ_da_ETC___d303 << 1u) | (tUInt8)(DEF_SEL_ARR_memReqQ_data_0_98_BITS_64_TO_33_04_mem_ETC___d307 >> 31u)),
			       2u,
			       0u,
			       2u).set_whole_word((((tUInt32)(2147483647u & DEF_SEL_ARR_memReqQ_data_0_98_BITS_64_TO_33_04_mem_ETC___d307)) << 1u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d316 >> 32u)),
						  1u).set_whole_word((tUInt32)(DEF_SEL_ARR_memReqQ_data_0_98_BITS_32_TO_1_08_memR_ETC___d316),
								     0u);
  INST_memReqQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memReqQ_deqReq_ignored_wires_0.METH_wset(DEF_memReqQ_deqReq_ehrReg___d64);
  INST_memReqQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  return PORT_memReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memReq()
{
  tUInt8 DEF_CAN_FIRE_memReq;
  tUInt8 PORT_RDY_memReq;
  DEF_memReqQ_empty__h11879 = INST_memReqQ_empty.METH_read();
  DEF_CAN_FIRE_memReq = !DEF_memReqQ_empty__h11879;
  PORT_RDY_memReq = DEF_CAN_FIRE_memReq;
  return PORT_RDY_memReq;
}

void MOD_mkCacheSetAssociative::METH_memResp(tUInt32 ARG_memResp_r)
{
  tUInt64 DEF_memRespQ_enqReq_ehrReg_29_BIT_32_30_CONCAT_IF__ETC___d319;
  tUInt64 DEF__1_CONCAT_memResp_r___d317;
  DEF_memRespQ_enqReq_ehrReg___d129 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144 = (tUInt32)(DEF_memRespQ_enqReq_ehrReg___d129);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130 = (tUInt8)(DEF_memRespQ_enqReq_ehrReg___d129 >> 32u);
  DEF__1_CONCAT_memResp_r___d317 = 8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(ARG_memResp_r));
  DEF_memRespQ_enqReq_ehrReg_29_BIT_32_30_CONCAT_IF__ETC___d319 = 8589934591llu & ((((tUInt64)(DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130)) << 32u) | (tUInt64)(DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144));
  INST_memRespQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_memResp_r___d317);
  INST_memRespQ_enqReq_ignored_wires_0.METH_wset(DEF_memRespQ_enqReq_ehrReg_29_BIT_32_30_CONCAT_IF__ETC___d319);
  INST_memRespQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memResp()
{
  tUInt8 DEF_CAN_FIRE_memResp;
  tUInt8 PORT_RDY_memResp;
  DEF_memRespQ_full__h19377 = INST_memRespQ_full.METH_read();
  DEF_CAN_FIRE_memResp = !DEF_memRespQ_full__h19377;
  PORT_RDY_memResp = DEF_CAN_FIRE_memResp;
  return PORT_RDY_memResp;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getMissCnt()
{
  tUInt32 PORT_getMissCnt;
  DEF_x__h27501 = INST_missCnt.METH_read();
  PORT_getMissCnt = DEF_x__h27501;
  return PORT_getMissCnt;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getMissCnt()
{
  tUInt8 DEF_CAN_FIRE_getMissCnt;
  tUInt8 PORT_RDY_getMissCnt;
  DEF_CAN_FIRE_getMissCnt = (tUInt8)1u;
  PORT_RDY_getMissCnt = DEF_CAN_FIRE_getMissCnt;
  return PORT_RDY_getMissCnt;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getTotalReq()
{
  tUInt32 PORT_getTotalReq;
  DEF_x__h27583 = INST_reqCnt.METH_read();
  PORT_getTotalReq = DEF_x__h27583;
  return PORT_getTotalReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getTotalReq()
{
  tUInt8 DEF_CAN_FIRE_getTotalReq;
  tUInt8 PORT_RDY_getTotalReq;
  DEF_CAN_FIRE_getTotalReq = (tUInt8)1u;
  PORT_RDY_getTotalReq = DEF_CAN_FIRE_getTotalReq;
  return PORT_RDY_getTotalReq;
}


/* Reset routines */

void MOD_mkCacheSetAssociative::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_testflag.reset_RST(ARG_rst_in);
  INST_targetLine.reset_RST(ARG_rst_in);
  INST_status.reset_RST(ARG_rst_in);
  INST_reqCnt.reset_RST(ARG_rst_in);
  INST_missCnt.reset_RST(ARG_rst_in);
  INST_memRespQ_full.reset_RST(ARG_rst_in);
  INST_memRespQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_enqP.reset_RST(ARG_rst_in);
  INST_memRespQ_empty.reset_RST(ARG_rst_in);
  INST_memRespQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_deqP.reset_RST(ARG_rst_in);
  INST_memRespQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_full.reset_RST(ARG_rst_in);
  INST_memReqQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_enqP.reset_RST(ARG_rst_in);
  INST_memReqQ_empty.reset_RST(ARG_rst_in);
  INST_memReqQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_deqP.reset_RST(ARG_rst_in);
  INST_memReqQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_init.reset_RST(ARG_rst_in);
  INST_hitQ_full_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_empty_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_data_0_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCacheSetAssociative::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCacheSetAssociative::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dataArray_0.dump_state(indent + 2u);
  INST_dirtyArray_0.dump_state(indent + 2u);
  INST_hitQ_data_0_ehrReg.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ehrReg.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_empty_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_wires_2.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ehrReg.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_full_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_wires_2.dump_state(indent + 2u);
  INST_init.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_data_0.dump_state(indent + 2u);
  INST_memReqQ_data_1.dump_state(indent + 2u);
  INST_memReqQ_deqP.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_empty.dump_state(indent + 2u);
  INST_memReqQ_enqP.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_full.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_data_0.dump_state(indent + 2u);
  INST_memRespQ_data_1.dump_state(indent + 2u);
  INST_memRespQ_deqP.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_empty.dump_state(indent + 2u);
  INST_memRespQ_enqP.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_full.dump_state(indent + 2u);
  INST_missCnt.dump_state(indent + 2u);
  INST_missReq.dump_state(indent + 2u);
  INST_reqCnt.dump_state(indent + 2u);
  INST_status.dump_state(indent + 2u);
  INST_tagArray_0.dump_state(indent + 2u);
  INST_targetLine.dump_state(indent + 2u);
  INST_testflag.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCacheSetAssociative::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 193u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_memReqQ_full_9___d226", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d117", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_req_r_CONCAT_1___d279", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h28466", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_ehrReg__h4124", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_wget____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_whas____d12", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_ehrReg__h5247", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idx__h22703", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_ehrReg___d72", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_wget____d71", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_whas____d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_0___d298", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_1___d300", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_deqReq_ehrReg___d64", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_empty__h11879", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_7_BIT_66___d38", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg___d37", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget____d35", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_whas____d34", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget____d32", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_whas____d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_2_wget____d29", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_full__h11850", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_ehrReg___d164", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_wget____d163", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_whas____d162", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_deqReq_ehrReg___d156", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_empty__h19406", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_29_BIT_32___d130", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg___d129", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget____d127", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_whas____d126", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget____d124", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_whas____d123", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_full__h19377", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "missReq___d218", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "status__h21072", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_BIT_8___h20720", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20957", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h22564", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h27501", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h27583", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h28657", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReq", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_r", 65u);
  num = INST_dataArray_0.dump_VCD_defs(num);
  num = INST_dirtyArray_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_2.dump_VCD_defs(num);
  num = INST_init.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_data_0.dump_VCD_defs(num);
  num = INST_memReqQ_data_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqP.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_empty.dump_VCD_defs(num);
  num = INST_memReqQ_enqP.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_full.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_data_0.dump_VCD_defs(num);
  num = INST_memRespQ_data_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqP.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_empty.dump_VCD_defs(num);
  num = INST_memRespQ_enqP.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_full.dump_VCD_defs(num);
  num = INST_missCnt.dump_VCD_defs(num);
  num = INST_missReq.dump_VCD_defs(num);
  num = INST_reqCnt.dump_VCD_defs(num);
  num = INST_status.dump_VCD_defs(num);
  num = INST_tagArray_0.dump_VCD_defs(num);
  num = INST_targetLine.dump_VCD_defs(num);
  num = INST_testflag.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCacheSetAssociative::dump_VCD(tVCDDumpType dt,
					 unsigned int levels,
					 MOD_mkCacheSetAssociative &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCacheSetAssociative::vcd_defs(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118) != DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118, 66u);
	backing.DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118 = DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118;
      }
      ++num;
      if ((backing.DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56) != DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56, 66u);
	backing.DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56 = DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6) != DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6, 32u);
	backing.DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15) != DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
	backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25) != DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
	backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73) != DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73, 1u);
	backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66) != DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66, 1u);
	backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238) != DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238, 66u);
	backing.DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238 = DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114) != DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114, 66u);
	backing.DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114 = DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53) != DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53, 66u);
	backing.DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119) != DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119, 67u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40) != DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40, 1u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54) != DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54, 66u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55) != DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55, 66u);
	backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57) != DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57, 67u);
	backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165) != DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165, 1u);
	backing.DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158) != DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158, 1u);
	backing.DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132) != DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132, 1u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146) != DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146, 32u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
      }
      ++num;
      if ((backing.DEF_NOT_memReqQ_full_9___d226) != DEF_NOT_memReqQ_full_9___d226)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_memReqQ_full_9___d226, 1u);
	backing.DEF_NOT_memReqQ_full_9___d226 = DEF_NOT_memReqQ_full_9___d226;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d117) != DEF__0_CONCAT_DONTCARE___d117)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d117, 67u);
	backing.DEF__0_CONCAT_DONTCARE___d117 = DEF__0_CONCAT_DONTCARE___d117;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245) != DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245, 67u);
	backing.DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245 = DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_req_r_CONCAT_1___d279) != DEF__1_CONCAT_req_r_CONCAT_1___d279)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_req_r_CONCAT_1___d279, 67u);
	backing.DEF__1_CONCAT_req_r_CONCAT_1___d279 = DEF__1_CONCAT_req_r_CONCAT_1___d279;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237) != DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237, 67u);
	backing.DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237 = DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237;
      }
      ++num;
      if ((backing.DEF_def__h28466) != DEF_def__h28466)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h28466, 32u);
	backing.DEF_def__h28466 = DEF_def__h28466;
      }
      ++num;
      if ((backing.DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223) != DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223)
      {
	vcd_write_val(sim_hdl, num, DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223, 1u);
	backing.DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223 = DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_ehrReg__h4124) != DEF_hitQ_empty_ehrReg__h4124)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_ehrReg__h4124, 1u);
	backing.DEF_hitQ_empty_ehrReg__h4124 = DEF_hitQ_empty_ehrReg__h4124;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_wget____d13) != DEF_hitQ_empty_wires_0_wget____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_wget____d13, 1u);
	backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_whas____d12) != DEF_hitQ_empty_wires_0_whas____d12)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_whas____d12, 1u);
	backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      }
      ++num;
      if ((backing.DEF_hitQ_full_ehrReg__h5247) != DEF_hitQ_full_ehrReg__h5247)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_ehrReg__h5247, 1u);
	backing.DEF_hitQ_full_ehrReg__h5247 = DEF_hitQ_full_ehrReg__h5247;
      }
      ++num;
      if ((backing.DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253) != DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253, 1u);
	backing.DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253 = DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253;
      }
      ++num;
      if ((backing.DEF_idx__h22703) != DEF_idx__h22703)
      {
	vcd_write_val(sim_hdl, num, DEF_idx__h22703, 8u);
	backing.DEF_idx__h22703 = DEF_idx__h22703;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_ehrReg___d72) != DEF_memReqQ_clearReq_ehrReg___d72)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_ehrReg___d72, 1u);
	backing.DEF_memReqQ_clearReq_ehrReg___d72 = DEF_memReqQ_clearReq_ehrReg___d72;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_wget____d71) != DEF_memReqQ_clearReq_wires_0_wget____d71)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_wget____d71, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_wget____d71 = DEF_memReqQ_clearReq_wires_0_wget____d71;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_whas____d70) != DEF_memReqQ_clearReq_wires_0_whas____d70)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_whas____d70, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_whas____d70 = DEF_memReqQ_clearReq_wires_0_whas____d70;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_0___d298) != DEF_memReqQ_data_0___d298)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_0___d298, 66u);
	backing.DEF_memReqQ_data_0___d298 = DEF_memReqQ_data_0___d298;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_1___d300) != DEF_memReqQ_data_1___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_1___d300, 66u);
	backing.DEF_memReqQ_data_1___d300 = DEF_memReqQ_data_1___d300;
      }
      ++num;
      if ((backing.DEF_memReqQ_deqReq_ehrReg___d64) != DEF_memReqQ_deqReq_ehrReg___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_deqReq_ehrReg___d64, 1u);
	backing.DEF_memReqQ_deqReq_ehrReg___d64 = DEF_memReqQ_deqReq_ehrReg___d64;
      }
      ++num;
      if ((backing.DEF_memReqQ_empty__h11879) != DEF_memReqQ_empty__h11879)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_empty__h11879, 1u);
	backing.DEF_memReqQ_empty__h11879 = DEF_memReqQ_empty__h11879;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52) != DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52, 66u);
	backing.DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52 = DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239) != DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239, 67u);
	backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239 = DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38) != DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38, 1u);
	backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg___d37) != DEF_memReqQ_enqReq_ehrReg___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg___d37, 67u);
	backing.DEF_memReqQ_enqReq_ehrReg___d37 = DEF_memReqQ_enqReq_ehrReg___d37;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51) != DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51, 66u);
	backing.DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51 = DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget____d35) != DEF_memReqQ_enqReq_wires_0_wget____d35)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget____d35, 67u);
	backing.DEF_memReqQ_enqReq_wires_0_wget____d35 = DEF_memReqQ_enqReq_wires_0_wget____d35;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_whas____d34) != DEF_memReqQ_enqReq_wires_0_whas____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_whas____d34, 1u);
	backing.DEF_memReqQ_enqReq_wires_0_whas____d34 = DEF_memReqQ_enqReq_wires_0_whas____d34;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50) != DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50, 66u);
	backing.DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50 = DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget____d32) != DEF_memReqQ_enqReq_wires_1_wget____d32)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget____d32, 67u);
	backing.DEF_memReqQ_enqReq_wires_1_wget____d32 = DEF_memReqQ_enqReq_wires_1_wget____d32;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_whas____d31) != DEF_memReqQ_enqReq_wires_1_whas____d31)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_whas____d31, 1u);
	backing.DEF_memReqQ_enqReq_wires_1_whas____d31 = DEF_memReqQ_enqReq_wires_1_whas____d31;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49) != DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49, 66u);
	backing.DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49 = DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_2_wget____d29) != DEF_memReqQ_enqReq_wires_2_wget____d29)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_2_wget____d29, 67u);
	backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      }
      ++num;
      if ((backing.DEF_memReqQ_full__h11850) != DEF_memReqQ_full__h11850)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_full__h11850, 1u);
	backing.DEF_memReqQ_full__h11850 = DEF_memReqQ_full__h11850;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_ehrReg___d164) != DEF_memRespQ_clearReq_ehrReg___d164)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_ehrReg___d164, 1u);
	backing.DEF_memRespQ_clearReq_ehrReg___d164 = DEF_memRespQ_clearReq_ehrReg___d164;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_wget____d163) != DEF_memRespQ_clearReq_wires_0_wget____d163)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_wget____d163, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_wget____d163 = DEF_memRespQ_clearReq_wires_0_wget____d163;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_whas____d162) != DEF_memRespQ_clearReq_wires_0_whas____d162)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_whas____d162, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_whas____d162 = DEF_memRespQ_clearReq_wires_0_whas____d162;
      }
      ++num;
      if ((backing.DEF_memRespQ_deqReq_ehrReg___d156) != DEF_memRespQ_deqReq_ehrReg___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_deqReq_ehrReg___d156, 1u);
	backing.DEF_memRespQ_deqReq_ehrReg___d156 = DEF_memRespQ_deqReq_ehrReg___d156;
      }
      ++num;
      if ((backing.DEF_memRespQ_empty__h19406) != DEF_memRespQ_empty__h19406)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_empty__h19406, 1u);
	backing.DEF_memRespQ_empty__h19406 = DEF_memRespQ_empty__h19406;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144) != DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144, 32u);
	backing.DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144 = DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130) != DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130, 1u);
	backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130 = DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg___d129) != DEF_memRespQ_enqReq_ehrReg___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg___d129, 33u);
	backing.DEF_memRespQ_enqReq_ehrReg___d129 = DEF_memRespQ_enqReq_ehrReg___d129;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget____d127) != DEF_memRespQ_enqReq_wires_0_wget____d127)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget____d127, 33u);
	backing.DEF_memRespQ_enqReq_wires_0_wget____d127 = DEF_memRespQ_enqReq_wires_0_wget____d127;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_whas____d126) != DEF_memRespQ_enqReq_wires_0_whas____d126)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_whas____d126, 1u);
	backing.DEF_memRespQ_enqReq_wires_0_whas____d126 = DEF_memRespQ_enqReq_wires_0_whas____d126;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget____d124) != DEF_memRespQ_enqReq_wires_1_wget____d124)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget____d124, 33u);
	backing.DEF_memRespQ_enqReq_wires_1_wget____d124 = DEF_memRespQ_enqReq_wires_1_wget____d124;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_whas____d123) != DEF_memRespQ_enqReq_wires_1_whas____d123)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_whas____d123, 1u);
	backing.DEF_memRespQ_enqReq_wires_1_whas____d123 = DEF_memRespQ_enqReq_wires_1_whas____d123;
      }
      ++num;
      if ((backing.DEF_memRespQ_full__h19377) != DEF_memRespQ_full__h19377)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_full__h19377, 1u);
	backing.DEF_memRespQ_full__h19377 = DEF_memRespQ_full__h19377;
      }
      ++num;
      if ((backing.DEF_missReq___d218) != DEF_missReq___d218)
      {
	vcd_write_val(sim_hdl, num, DEF_missReq___d218, 65u);
	backing.DEF_missReq___d218 = DEF_missReq___d218;
      }
      ++num;
      if ((backing.DEF_status__h21072) != DEF_status__h21072)
      {
	vcd_write_val(sim_hdl, num, DEF_status__h21072, 2u);
	backing.DEF_status__h21072 = DEF_status__h21072;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221) != DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221, 1u);
	backing.DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221 = DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220) != DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220, 23u);
	backing.DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220 = DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220;
      }
      ++num;
      if ((backing.DEF_x_BIT_8___h20720) != DEF_x_BIT_8___h20720)
      {
	vcd_write_val(sim_hdl, num, DEF_x_BIT_8___h20720, 1u);
	backing.DEF_x_BIT_8___h20720 = DEF_x_BIT_8___h20720;
      }
      ++num;
      if ((backing.DEF_x__h20957) != DEF_x__h20957)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20957, 9u);
	backing.DEF_x__h20957 = DEF_x__h20957;
      }
      ++num;
      if ((backing.DEF_x__h22564) != DEF_x__h22564)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h22564, 1u);
	backing.DEF_x__h22564 = DEF_x__h22564;
      }
      ++num;
      if ((backing.DEF_x__h27501) != DEF_x__h27501)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h27501, 32u);
	backing.DEF_x__h27501 = DEF_x__h27501;
      }
      ++num;
      if ((backing.DEF_x__h27583) != DEF_x__h27583)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h27583, 32u);
	backing.DEF_x__h27583 = DEF_x__h27583;
      }
      ++num;
      if ((backing.DEF_x__h28657) != DEF_x__h28657)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h28657, 1u);
	backing.DEF_x__h28657 = DEF_x__h28657;
      }
      ++num;
      if ((backing.PORT_memReq) != PORT_memReq)
      {
	vcd_write_val(sim_hdl, num, PORT_memReq, 66u);
	backing.PORT_memReq = PORT_memReq;
      }
      ++num;
      if ((backing.PORT_req_r) != PORT_req_r)
      {
	vcd_write_val(sim_hdl, num, PORT_req_r, 65u);
	backing.PORT_req_r = PORT_req_r;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118, 66u);
      backing.DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118 = DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56, 66u);
      backing.DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56 = DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6, 32u);
      backing.DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
      backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
      backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73, 1u);
      backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66, 1u);
      backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238, 66u);
      backing.DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238 = DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_66_8_THEN_memRe_ETC___d238;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114, 66u);
      backing.DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114 = DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53, 66u);
      backing.DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119, 67u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40, 1u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54, 66u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55, 66u);
      backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57, 67u);
      backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165, 1u);
      backing.DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158, 1u);
      backing.DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132, 1u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146, 32u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
      vcd_write_val(sim_hdl, num++, DEF_NOT_memReqQ_full_9___d226, 1u);
      backing.DEF_NOT_memReqQ_full_9___d226 = DEF_NOT_memReqQ_full_9___d226;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d117, 67u);
      backing.DEF__0_CONCAT_DONTCARE___d117 = DEF__0_CONCAT_DONTCARE___d117;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245, 67u);
      backing.DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245 = DEF__1_CONCAT_missReq_18_BITS_64_TO_32_43_CONCAT_DO_ETC___d245;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_req_r_CONCAT_1___d279, 67u);
      backing.DEF__1_CONCAT_req_r_CONCAT_1___d279 = DEF__1_CONCAT_req_r_CONCAT_1___d279;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237, 67u);
      backing.DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237 = DEF__3_CONCAT_IF_tagArray_0_sub_missReq_18_BITS_41__ETC___d237;
      vcd_write_val(sim_hdl, num++, DEF_def__h28466, 32u);
      backing.DEF_def__h28466 = DEF_def__h28466;
      vcd_write_val(sim_hdl, num++, DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223, 1u);
      backing.DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223 = DEF_dirtyArray_0_sub_missReq_18_BITS_41_TO_34_19___d223;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_ehrReg__h4124, 1u);
      backing.DEF_hitQ_empty_ehrReg__h4124 = DEF_hitQ_empty_ehrReg__h4124;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_wget____d13, 1u);
      backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_whas____d12, 1u);
      backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_ehrReg__h5247, 1u);
      backing.DEF_hitQ_full_ehrReg__h5247 = DEF_hitQ_full_ehrReg__h5247;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253, 1u);
      backing.DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253 = DEF_hitQ_full_virtual_reg_2_read__47_OR_hitQ_full__ETC___d253;
      vcd_write_val(sim_hdl, num++, DEF_idx__h22703, 8u);
      backing.DEF_idx__h22703 = DEF_idx__h22703;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_ehrReg___d72, 1u);
      backing.DEF_memReqQ_clearReq_ehrReg___d72 = DEF_memReqQ_clearReq_ehrReg___d72;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_wget____d71, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_wget____d71 = DEF_memReqQ_clearReq_wires_0_wget____d71;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_whas____d70, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_whas____d70 = DEF_memReqQ_clearReq_wires_0_whas____d70;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_0___d298, 66u);
      backing.DEF_memReqQ_data_0___d298 = DEF_memReqQ_data_0___d298;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_1___d300, 66u);
      backing.DEF_memReqQ_data_1___d300 = DEF_memReqQ_data_1___d300;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_deqReq_ehrReg___d64, 1u);
      backing.DEF_memReqQ_deqReq_ehrReg___d64 = DEF_memReqQ_deqReq_ehrReg___d64;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_empty__h11879, 1u);
      backing.DEF_memReqQ_empty__h11879 = DEF_memReqQ_empty__h11879;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52, 66u);
      backing.DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52 = DEF_memReqQ_enqReq_ehrReg_7_BITS_65_TO_0___d52;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239, 67u);
      backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239 = DEF_memReqQ_enqReq_ehrReg_7_BIT_66_8_CONCAT_IF_mem_ETC___d239;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38, 1u);
      backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38 = DEF_memReqQ_enqReq_ehrReg_7_BIT_66___d38;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg___d37, 67u);
      backing.DEF_memReqQ_enqReq_ehrReg___d37 = DEF_memReqQ_enqReq_ehrReg___d37;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51, 66u);
      backing.DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51 = DEF_memReqQ_enqReq_wires_0_wget__5_BITS_65_TO_0___d51;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget____d35, 67u);
      backing.DEF_memReqQ_enqReq_wires_0_wget____d35 = DEF_memReqQ_enqReq_wires_0_wget____d35;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_whas____d34, 1u);
      backing.DEF_memReqQ_enqReq_wires_0_whas____d34 = DEF_memReqQ_enqReq_wires_0_whas____d34;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50, 66u);
      backing.DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50 = DEF_memReqQ_enqReq_wires_1_wget__2_BITS_65_TO_0___d50;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget____d32, 67u);
      backing.DEF_memReqQ_enqReq_wires_1_wget____d32 = DEF_memReqQ_enqReq_wires_1_wget____d32;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_whas____d31, 1u);
      backing.DEF_memReqQ_enqReq_wires_1_whas____d31 = DEF_memReqQ_enqReq_wires_1_whas____d31;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49, 66u);
      backing.DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49 = DEF_memReqQ_enqReq_wires_2_wget__9_BITS_65_TO_0___d49;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_2_wget____d29, 67u);
      backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_full__h11850, 1u);
      backing.DEF_memReqQ_full__h11850 = DEF_memReqQ_full__h11850;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_ehrReg___d164, 1u);
      backing.DEF_memRespQ_clearReq_ehrReg___d164 = DEF_memRespQ_clearReq_ehrReg___d164;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_wget____d163, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_wget____d163 = DEF_memRespQ_clearReq_wires_0_wget____d163;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_whas____d162, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_whas____d162 = DEF_memRespQ_clearReq_wires_0_whas____d162;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_deqReq_ehrReg___d156, 1u);
      backing.DEF_memRespQ_deqReq_ehrReg___d156 = DEF_memRespQ_deqReq_ehrReg___d156;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_empty__h19406, 1u);
      backing.DEF_memRespQ_empty__h19406 = DEF_memRespQ_empty__h19406;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144, 32u);
      backing.DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144 = DEF_memRespQ_enqReq_ehrReg_29_BITS_31_TO_0___d144;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130, 1u);
      backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130 = DEF_memRespQ_enqReq_ehrReg_29_BIT_32___d130;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg___d129, 33u);
      backing.DEF_memRespQ_enqReq_ehrReg___d129 = DEF_memRespQ_enqReq_ehrReg___d129;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget____d127, 33u);
      backing.DEF_memRespQ_enqReq_wires_0_wget____d127 = DEF_memRespQ_enqReq_wires_0_wget____d127;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_whas____d126, 1u);
      backing.DEF_memRespQ_enqReq_wires_0_whas____d126 = DEF_memRespQ_enqReq_wires_0_whas____d126;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget____d124, 33u);
      backing.DEF_memRespQ_enqReq_wires_1_wget____d124 = DEF_memRespQ_enqReq_wires_1_wget____d124;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_whas____d123, 1u);
      backing.DEF_memRespQ_enqReq_wires_1_whas____d123 = DEF_memRespQ_enqReq_wires_1_whas____d123;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_full__h19377, 1u);
      backing.DEF_memRespQ_full__h19377 = DEF_memRespQ_full__h19377;
      vcd_write_val(sim_hdl, num++, DEF_missReq___d218, 65u);
      backing.DEF_missReq___d218 = DEF_missReq___d218;
      vcd_write_val(sim_hdl, num++, DEF_status__h21072, 2u);
      backing.DEF_status__h21072 = DEF_status__h21072;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221, 1u);
      backing.DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221 = DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19_20__ETC___d221;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220, 23u);
      backing.DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220 = DEF_tagArray_0_sub_missReq_18_BITS_41_TO_34_19___d220;
      vcd_write_val(sim_hdl, num++, DEF_x_BIT_8___h20720, 1u);
      backing.DEF_x_BIT_8___h20720 = DEF_x_BIT_8___h20720;
      vcd_write_val(sim_hdl, num++, DEF_x__h20957, 9u);
      backing.DEF_x__h20957 = DEF_x__h20957;
      vcd_write_val(sim_hdl, num++, DEF_x__h22564, 1u);
      backing.DEF_x__h22564 = DEF_x__h22564;
      vcd_write_val(sim_hdl, num++, DEF_x__h27501, 32u);
      backing.DEF_x__h27501 = DEF_x__h27501;
      vcd_write_val(sim_hdl, num++, DEF_x__h27583, 32u);
      backing.DEF_x__h27583 = DEF_x__h27583;
      vcd_write_val(sim_hdl, num++, DEF_x__h28657, 1u);
      backing.DEF_x__h28657 = DEF_x__h28657;
      vcd_write_val(sim_hdl, num++, PORT_memReq, 66u);
      backing.PORT_memReq = PORT_memReq;
      vcd_write_val(sim_hdl, num++, PORT_req_r, 65u);
      backing.PORT_req_r = PORT_req_r;
    }
}

void MOD_mkCacheSetAssociative::vcd_prims(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  INST_dataArray_0.dump_VCD(dt, backing.INST_dataArray_0);
  INST_dirtyArray_0.dump_VCD(dt, backing.INST_dirtyArray_0);
  INST_hitQ_data_0_ehrReg.dump_VCD(dt, backing.INST_hitQ_data_0_ehrReg);
  INST_hitQ_data_0_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_0);
  INST_hitQ_data_0_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_1);
  INST_hitQ_data_0_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_0);
  INST_hitQ_data_0_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_1);
  INST_hitQ_data_0_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_wires_0);
  INST_hitQ_data_0_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_wires_1);
  INST_hitQ_deqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_0);
  INST_hitQ_deqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_1);
  INST_hitQ_deqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_0);
  INST_hitQ_deqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_1);
  INST_hitQ_deqP_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_wires_0);
  INST_hitQ_deqP_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_wires_1);
  INST_hitQ_empty_ehrReg.dump_VCD(dt, backing.INST_hitQ_empty_ehrReg);
  INST_hitQ_empty_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_0);
  INST_hitQ_empty_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_1);
  INST_hitQ_empty_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_2);
  INST_hitQ_empty_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_0);
  INST_hitQ_empty_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_1);
  INST_hitQ_empty_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_2);
  INST_hitQ_empty_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_wires_0);
  INST_hitQ_empty_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_wires_1);
  INST_hitQ_empty_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_wires_2);
  INST_hitQ_enqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_0);
  INST_hitQ_enqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_1);
  INST_hitQ_enqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_0);
  INST_hitQ_enqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_1);
  INST_hitQ_enqP_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_wires_0);
  INST_hitQ_enqP_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_wires_1);
  INST_hitQ_full_ehrReg.dump_VCD(dt, backing.INST_hitQ_full_ehrReg);
  INST_hitQ_full_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_0);
  INST_hitQ_full_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_1);
  INST_hitQ_full_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_2);
  INST_hitQ_full_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_0);
  INST_hitQ_full_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_1);
  INST_hitQ_full_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_2);
  INST_hitQ_full_wires_0.dump_VCD(dt, backing.INST_hitQ_full_wires_0);
  INST_hitQ_full_wires_1.dump_VCD(dt, backing.INST_hitQ_full_wires_1);
  INST_hitQ_full_wires_2.dump_VCD(dt, backing.INST_hitQ_full_wires_2);
  INST_init.dump_VCD(dt, backing.INST_init);
  INST_memReqQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_clearReq_ehrReg);
  INST_memReqQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_0);
  INST_memReqQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_1);
  INST_memReqQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_0);
  INST_memReqQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_1);
  INST_memReqQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_0);
  INST_memReqQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_1);
  INST_memReqQ_data_0.dump_VCD(dt, backing.INST_memReqQ_data_0);
  INST_memReqQ_data_1.dump_VCD(dt, backing.INST_memReqQ_data_1);
  INST_memReqQ_deqP.dump_VCD(dt, backing.INST_memReqQ_deqP);
  INST_memReqQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_deqReq_ehrReg);
  INST_memReqQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_0);
  INST_memReqQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_1);
  INST_memReqQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_2);
  INST_memReqQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_0);
  INST_memReqQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_1);
  INST_memReqQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_2);
  INST_memReqQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_0);
  INST_memReqQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_1);
  INST_memReqQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_2);
  INST_memReqQ_empty.dump_VCD(dt, backing.INST_memReqQ_empty);
  INST_memReqQ_enqP.dump_VCD(dt, backing.INST_memReqQ_enqP);
  INST_memReqQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_enqReq_ehrReg);
  INST_memReqQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_0);
  INST_memReqQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_1);
  INST_memReqQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_2);
  INST_memReqQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_0);
  INST_memReqQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_1);
  INST_memReqQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_2);
  INST_memReqQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_0);
  INST_memReqQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_1);
  INST_memReqQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_2);
  INST_memReqQ_full.dump_VCD(dt, backing.INST_memReqQ_full);
  INST_memRespQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_clearReq_ehrReg);
  INST_memRespQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_0);
  INST_memRespQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_1);
  INST_memRespQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_0);
  INST_memRespQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_1);
  INST_memRespQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_0);
  INST_memRespQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_1);
  INST_memRespQ_data_0.dump_VCD(dt, backing.INST_memRespQ_data_0);
  INST_memRespQ_data_1.dump_VCD(dt, backing.INST_memRespQ_data_1);
  INST_memRespQ_deqP.dump_VCD(dt, backing.INST_memRespQ_deqP);
  INST_memRespQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_deqReq_ehrReg);
  INST_memRespQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_0);
  INST_memRespQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_1);
  INST_memRespQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_2);
  INST_memRespQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_0);
  INST_memRespQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_1);
  INST_memRespQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_2);
  INST_memRespQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_0);
  INST_memRespQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_1);
  INST_memRespQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_2);
  INST_memRespQ_empty.dump_VCD(dt, backing.INST_memRespQ_empty);
  INST_memRespQ_enqP.dump_VCD(dt, backing.INST_memRespQ_enqP);
  INST_memRespQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_enqReq_ehrReg);
  INST_memRespQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_0);
  INST_memRespQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_1);
  INST_memRespQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_2);
  INST_memRespQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_0);
  INST_memRespQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_1);
  INST_memRespQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_2);
  INST_memRespQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_0);
  INST_memRespQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_1);
  INST_memRespQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_2);
  INST_memRespQ_full.dump_VCD(dt, backing.INST_memRespQ_full);
  INST_missCnt.dump_VCD(dt, backing.INST_missCnt);
  INST_missReq.dump_VCD(dt, backing.INST_missReq);
  INST_reqCnt.dump_VCD(dt, backing.INST_reqCnt);
  INST_status.dump_VCD(dt, backing.INST_status);
  INST_tagArray_0.dump_VCD(dt, backing.INST_tagArray_0);
  INST_targetLine.dump_VCD(dt, backing.INST_targetLine);
  INST_testflag.dump_VCD(dt, backing.INST_testflag);
}
