
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000270                       # Number of seconds simulated (Second)
simTicks                                    270067000                       # Number of ticks simulated (Tick)
finalTick                                   270067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.45                       # Real time elapsed on the host (Second)
hostTickRate                                 41882210                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     804668                       # Number of bytes of host memory used (Byte)
simInsts                                       563071                       # Number of instructions simulated (Count)
simOps                                         900694                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    87319                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     139676                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1080269                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.918531                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.521232                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1284711                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       66                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1146855                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    934                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               384077                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            847093                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  30                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              823777                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.392191                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.104815                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    506411     61.47%     61.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     54674      6.64%     68.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     50482      6.13%     74.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     44612      5.42%     79.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     62759      7.62%     87.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     47144      5.72%     93.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     38432      4.67%     97.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     14071      1.71%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5192      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                823777                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    8539     84.84%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     84.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.01%     84.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     84.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     14      0.14%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     10      0.10%     85.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.01%     85.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     85.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     85.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     85.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   11      0.11%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    747      7.42%     92.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   436      4.33%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                58      0.58%     97.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              248      2.46%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass          4208      0.37%      0.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu            895965     78.12%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult              822      0.07%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv              1836      0.16%     78.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd            1110      0.10%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd              763      0.07%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu             1964      0.17%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp                4      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt             1672      0.15%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc            1494      0.13%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            538      0.05%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead           151104     13.18%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite           58557      5.11%     97.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead         2827      0.25%     97.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite        23991      2.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total            1146855                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.061638                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               10065                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008776                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  3057898                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1621893                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1091988                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     70588                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    47041                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            32836                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1117285                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        35427                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         197185                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                    809572                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.75                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       4.11                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.18                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     11280                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1095                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          256492                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         162311                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         94319                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        21976                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        19760                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                         98319                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches                57933                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                 7385                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict                786                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                 673                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit                6712                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1348      1.37%      1.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1792      1.82%      3.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         2110      2.15%      5.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          178      0.18%      5.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        89795     91.33%     96.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         2050      2.09%     98.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1046      1.06%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          98319                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1304      3.46%      3.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          743      1.97%      5.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1164      3.09%      8.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           70      0.19%      8.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        32611     86.46%     95.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1079      2.86%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          748      1.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         37719                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          112      1.52%      1.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.04%      1.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          362      4.90%      6.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          111      1.50%      7.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         6293     85.21%     93.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          286      3.87%     97.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          218      2.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         7385                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          362     53.79%     53.79% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     53.79% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           25      3.71%     57.50% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond          286     42.50%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total          673                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           44      0.07%      0.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1049      1.73%      1.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          946      1.56%      3.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          108      0.18%      3.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        57183     94.36%     97.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          971      1.60%     99.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          298      0.49%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        60599                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           44      0.67%      0.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          207      3.13%      3.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          104      1.57%      5.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         5902     89.30%     94.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          158      2.39%     97.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          194      2.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         6609                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           44      0.84%      0.84% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.84% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.84% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.84% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         5179     99.16%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         5223                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          207     14.94%     14.94% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          104      7.50%     22.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          723     52.16%     74.60% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          158     11.40%     86.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     86.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          194     14.00%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1386                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        40386     41.08%     41.08% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        55976     56.93%     98.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1792      1.82%     99.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          165      0.17%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        98319                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         4885     69.18%     69.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         2155     30.52%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.04%     99.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           18      0.25%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         7061                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             89795                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        53044                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              6609                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            944                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups                98319                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 4856                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   80599                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.819770                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1515                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1224                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                165                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1059                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1348      1.37%      1.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1792      1.82%      3.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         2110      2.15%      5.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          178      0.18%      5.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        89795     91.33%     96.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         2050      2.09%     98.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1046      1.06%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        98319                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          186      1.05%      1.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1792     10.11%     11.16% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          536      3.02%     14.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          178      1.00%     15.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        13580     76.64%     91.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          402      2.27%     94.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1046      5.90%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         17720                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          112      2.31%      2.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      2.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          362      7.45%      9.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         4096     84.35%     94.11% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          286      5.89%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         4856                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          112      2.31%      2.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      2.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          362      7.45%      9.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         4096     84.35%     94.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          286      5.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         4856                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1224                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          165                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1059                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          329                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1553                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3031                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3026                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1977                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1049                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1049                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          383203                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7224                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       770841                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.168456                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.174261                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          495628     64.30%     64.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          101781     13.20%     77.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           37375      4.85%     82.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           40060      5.20%     87.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           30171      3.91%     91.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            2146      0.28%     91.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           12919      1.68%     93.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           11033      1.43%     94.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           39728      5.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       770841                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1767      0.20%      0.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       709394     78.76%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          760      0.08%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1694      0.19%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          458      0.05%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          628      0.07%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1131      0.13%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            4      0.00%     79.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1220      0.14%     79.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1303      0.14%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          251      0.03%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     79.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       111250     12.35%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        46945      5.21%     97.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1495      0.17%     97.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        22394      2.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       900694                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         39728                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               563071                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 900694                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         563071                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           900694                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts           563071                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps             900694                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  1.918531                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.521232                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             182084                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              29519                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            893061                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           112745                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           69339                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1767      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       709394     78.76%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          760      0.08%     79.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1694      0.19%     79.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          458      0.05%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          628      0.07%     79.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1131      0.13%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            4      0.00%     79.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1220      0.14%     79.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1303      0.14%     79.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     79.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          251      0.03%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       111250     12.35%     92.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        46945      5.21%     97.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1495      0.17%     97.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        22394      2.49%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       900694                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        60599                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        59100                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1455                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        57183                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3372                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1054                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1049                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls            1054                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns          2103                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data         188989                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            188989                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        188989                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           188989                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         8172                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            8172                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         8172                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           8172                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    276588999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    276588999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    276588999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    276588999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       197161                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        197161                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       197161                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       197161                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.041448                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.041448                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.041448                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.041448                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 33845.937225                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 33845.937225                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 33845.937225                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 33845.937225                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4394                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           98                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.836735                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4450                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4450                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2241                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2241                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2241                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2241                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         5931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         5931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         5931                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         5931                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    148276249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    148276249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    148276249                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    148276249                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.030082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.030082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.030082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.030082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 25000.210588                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 25000.210588                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 25000.210588                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 25000.210588                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   5420                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        82250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        82250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 27416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 27416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       184500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       184500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        61500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        61500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       124008                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          124008                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         3825                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          3825                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    204396000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    204396000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       127833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       127833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.029922                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.029922                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53436.862745                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53436.862745                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2235                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2235                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1590                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1590                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     78403000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     78403000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.012438                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.012438                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 49310.062893                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 49310.062893                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        64981                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          64981                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4347                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4347                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     72192999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     72192999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        69328                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        69328                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.062702                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.062702                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16607.545204                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16607.545204                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4341                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4341                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     69873249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     69873249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.062615                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.062615                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 16096.118176                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 16096.118176                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           456.277750                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               194944                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               5932                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              32.863115                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   456.277750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.891167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.891167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          440                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1583412                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1583412                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running              174362     21.17%     21.17% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                 157311     19.10%     40.26% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing              7498      0.91%     41.17% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked              458998     55.72%     96.89% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking            25608      3.11%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved                52903                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   692                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1370402                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3417                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             1135575                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            73650                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          151126                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          81984                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.051197                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         989286                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        462552                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses        34628                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          39515                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          9455                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      1122804                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       1549525                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       834805                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            233110                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       387686                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              62068                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        634159                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   16338                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  746                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          6116                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    106001                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3021                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             823777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.731562                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.998400                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   593754     72.08%     72.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     4325      0.53%     72.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8626      1.05%     73.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    30423      3.69%     77.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     5038      0.61%     77.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    32284      3.92%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    28968      3.52%     85.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     4677      0.57%     85.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   115682     14.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               823777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples             634159                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                   634159    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total               634159                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                881906                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.816376                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              98319                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.091013                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       174368                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst         103946                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            103946                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        103946                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           103946                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2054                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2054                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2054                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2054                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    148379750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    148379750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    148379750                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    148379750                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       106000                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        106000                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       106000                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       106000                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.019377                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.019377                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.019377                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.019377                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72239.410906                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72239.410906                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72239.410906                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72239.410906                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1570                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     130.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1034                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1034                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          505                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           505                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          505                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          505                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1549                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1549                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1549                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1549                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    115971000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    115971000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    115971000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    115971000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.014613                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.014613                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.014613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.014613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74868.302130                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74868.302130                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74868.302130                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74868.302130                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1034                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       103946                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          103946                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2054                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2054                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    148379750                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    148379750                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       106000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       106000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.019377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.019377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72239.410906                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72239.410906                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          505                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          505                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1549                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1549                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    115971000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    115971000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.014613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.014613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74868.302130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74868.302130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           477.996852                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               105494                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1548                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              68.148579                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   477.996852                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.933588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.933588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          165                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          110                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          237                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             849548                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            849548                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      7498                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     136923                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   114909                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                1284777                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  354                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   162311                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   94319                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    22                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       452                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   114274                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2417                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         5413                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 7830                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  1129912                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 1124824                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    888772                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   1629646                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.041244                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.545377                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       22825                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   49566                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  82                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  24980                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     84                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             112745                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              8.317087                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            42.267669                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                 110065     97.62%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                   97      0.09%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                  625      0.55%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                   41      0.04%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                    6      0.01%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                    4      0.00%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                    7      0.01%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    7      0.01%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                    6      0.01%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                  6      0.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                  3      0.00%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                  8      0.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 11      0.01%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                  9      0.01%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 15      0.01%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 20      0.02%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                  2      0.00%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  4      0.00%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                 11      0.01%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                 15      0.01%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                 22      0.02%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                 23      0.02%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 36      0.03%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 93      0.08%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279               1174      1.04%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 45      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                128      0.11%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows              255      0.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1405                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total               112745                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores            256630                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  150923                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   81985                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       317                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1281                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                  106552                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                       707                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running              184639     22.41%     22.41% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                 170679     20.72%     43.13% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing              7498      0.91%     44.04% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked              303599     36.85%     80.90% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           154405     18.74%     99.64% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         2957      0.36%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts                1341819                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2720                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  23700                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   3913                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 117820                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             2576601                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     5519711                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1920943                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     49145                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1722564                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   854028                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      74                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132523                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                  654050                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                     6484                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          2012319                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2620870                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   563071                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     900694                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                 182084                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    52                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3138                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           4799                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1034                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2396                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                3162                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                4342                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               4342                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1549                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            1590                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4129                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        17288                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    21417                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       165120                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       664448                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    829568                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              4939                       # Total snoops (Count)
system.l2bus.snoopTraffic                       22464                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               12420                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.027858                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.164573                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     12074     97.21%     97.21% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       346      2.79%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 12420                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              6226250                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1161000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             4449500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           13937                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         6455                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               342                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                51                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              3996                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 4047                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               51                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             3996                       # number of overall hits (Count)
system.l2cache.overallHits::total                4047                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1496                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1936                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3432                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1496                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1936                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3432                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    114522250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    122840250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     237362500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    114522250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    122840250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    237362500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1547                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          5932                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             7479                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1547                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         5932                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            7479                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.967033                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.326365                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.458885                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.967033                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.326365                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.458885                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76552.306150                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 63450.542355                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 69161.567599                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76552.306150                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 63450.542355                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 69161.567599                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             349                       # number of writebacks (Count)
system.l2cache.writebacks::total                  349                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data           699                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              699                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data          699                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             699                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1496                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1237                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2733                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1496                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1237                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         2905                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          5638                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    107047250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     99254750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    206302000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    107047250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     99254750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    262653225                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    468955225                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.967033                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.208530                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.365423                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.967033                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.208530                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.753844                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 71555.648396                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 80238.278092                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 75485.547018                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 71555.648396                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 80238.278092                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 90414.191050                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 83177.585137                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1775                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         2905                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         2905                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    262653225                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    262653225                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 90414.191050                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 90414.191050                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst           51                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total            51                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst         1496                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total         1496                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst    114522250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total    114522250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1547                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1547                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.967033                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.967033                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 76552.306150                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 76552.306150                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst         1496                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total         1496                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    107047250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total    107047250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.967033                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.967033                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 71555.648396                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 71555.648396                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          3348                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             3348                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          994                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            994                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     49075750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     49075750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         4342                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4342                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.228927                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.228927                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 49371.981891                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 49371.981891                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data          648                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total          648                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          346                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          346                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     31375500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     31375500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.079687                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.079687                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 90680.635838                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 90680.635838                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data          648                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          648                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          942                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          942                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     73764500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     73764500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data         1590                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         1590                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.592453                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.592453                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 78306.263270                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 78306.263270                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data           51                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           51                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          891                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          891                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     67879250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     67879250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.560377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.560377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76183.221100                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76183.221100                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1034                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1034                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1034                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1034                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         4450                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         4450                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         4450                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         4450                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         2733                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued              11136                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                 41                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               2159                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.193876                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.441333                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache            938                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR            7293                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 8231                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified          11141                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               3                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              923                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage          631                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2595.283336                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   16139                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5855                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.756447                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    21.567284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   801.786530                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   781.279464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher   990.650058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.005265                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.195749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.190742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.241858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.633614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2609                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1471                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::1            1247                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1362                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             295                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             279                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             897                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.636963                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.359131                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                117335                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               117335                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       698.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2468.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples      5810.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000032000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000151622000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            40                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            40                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                15051                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 636                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5637                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         349                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      11274                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       698                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        4.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       13.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  11274                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                   698                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1777                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1795                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1001                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1002                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      391                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      384                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      611                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      781                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     1283                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1130                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     421                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     406                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     125                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     114                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      41                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      281.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      89.359852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1101.857150                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             30     75.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            6     15.00%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      5.00%     95.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      2.50%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7040-7167            1      2.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             40                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.825000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.756389                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.677720                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                27     67.50%     67.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      7.50%     75.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 7     17.50%     92.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      2.50%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      2.50%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      2.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             40                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   360768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 22336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1335846289.99470520                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               82705402.73339580                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      269995000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       45104.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        95680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        78976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       185920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        21536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 354282455.835033535957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 292431137.458482563496                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 688421762.007205724716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 79743174.841798529029                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher         5810                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          698                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    126334548                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    126116646                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher    382951092                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks   3371820854                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     42252.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     50976.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     65912.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   4830688.90                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        95680                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        79168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       185920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          360768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        95680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        95680                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        22336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        22336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1495                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         2905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5637                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       354282456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       293142072                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    688421762                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1335846290                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    354282456                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      354282456                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     82705403                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          82705403                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     82705403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      354282456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      293142072                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    688421762                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1418551693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 11268                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  673                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           828                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           698                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           74                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           58                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           62                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                410042286                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               22536000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           635402286                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 36389.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            56389.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7465                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 484                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             66.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            71.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3990                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    95.751378                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    81.484565                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    69.545200                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-63           22      0.55%      0.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95         3126     78.35%     78.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-127           10      0.25%     79.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159          178      4.46%     83.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::160-191            7      0.18%     83.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223          258      6.47%     90.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::224-255            7      0.18%     90.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287          320      8.02%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::288-319            3      0.08%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351           23      0.58%     99.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-415           13      0.33%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::416-447            4      0.10%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-479           19      0.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3990                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             360576                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           21536                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1335.135355                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                79.743175                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.50                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                66.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    113664084                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     15180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    141222916                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5291                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           349                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1085                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                346                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               346                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5291                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        12708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        12708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12708                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       383104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       383104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   383104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5637                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5637    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5637                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    270067000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2752052                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            7089607                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7071                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1434                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
