// Seed: 3090043538
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    output supply0 id_2
);
  wire id_4;
  logic [-1 : -1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd16,
    parameter id_10 = 32'd54,
    parameter id_4  = 32'd87
) (
    input  tri  _id_0,
    output tri0 id_1
);
  logic id_3;
  ;
  assign id_3 = id_0;
  wire [id_0  -  -1 : -1] _id_4;
  parameter id_5 = 1;
  wire [1 : id_4] id_6;
  wire [id_4 : id_4] id_7;
  wire id_8, id_9, _id_10, id_11;
  wire id_12;
  parameter id_13 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic [id_10 : (  1  )] id_14;
  ;
endmodule
