EESchema Schematic File Version 4
LIBS:Venus-256-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "Venus-256"
Date "2018-04-06"
Rev "A"
Comp "Bio Balance Detector"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2600 3500 1400 1700
U 5AE473C8
F0 "CellMaster-01" 50
F1 "CellMaster.sch" 50
F2 "VCC_MCU_P3V3" I L 2600 3600 50 
F3 "VDDCORE" I L 2600 3700 50 
F4 "GND" I L 2600 5100 50 
F5 "TRACESWO" O L 2600 3900 50 
F6 "SWDIO" B L 2600 4000 50 
F7 "SWCLK" I L 2600 4100 50 
F8 "USBD+" O L 2600 4400 50 
F9 "USBD-" O L 2600 4500 50 
F10 "TARGET_RESET" I L 2600 4200 50 
F11 "SPI1_NPCS0" O R 4000 4000 50 
F12 "SPI0_MISO" O L 2600 4700 50 
F13 "SPI0_MOSI" I L 2600 4800 50 
F14 "SPI0_SPCK" I L 2600 4900 50 
F15 "SPI1_NPCS2" O R 4000 4200 50 
F16 "SPI1_NPCS1" O R 4000 4100 50 
F17 "DAC0" O R 4000 4500 50 
F18 "SPI1_NPCS3" O R 4000 4300 50 
F19 "SPI1_MISO" I R 4000 3600 50 
F20 "SPI1_MOSI" O R 4000 3700 50 
F21 "SPI1_SPCK" O R 4000 3800 50 
F22 "AFE0_AD1" I R 4000 4900 50 
F23 "AFE0_AD0" I R 4000 4800 50 
F24 "DAC1" O R 4000 4600 50 
$EndSheet
$Sheet
S 4700 700  1200 700 
U 5AE6ABC4
F0 "RaspberryPiGPIOHeader" 50
F1 "RaspberryPiGPIOHeader.sch" 50
F2 "DC_POWER_3V3" O L 4700 800 50 
F3 "SPI_MOSI" O R 5900 900 50 
F4 "SPI_MISO" I R 5900 800 50 
F5 "SPI_CLK" O R 5900 1000 50 
F6 "GND" U L 4700 1300 50 
F7 "I2C_SDA1" B R 5900 1200 50 
F8 "I2C_SCL1" B R 5900 1300 50 
F9 "ID_SD" B L 4700 1000 50 
F10 "ID_SC" B L 4700 1100 50 
F11 "DC_POWER_5V0" O L 4700 900 50 
$EndSheet
$Sheet
S 1900 700  1100 500 
U 5AE99DB5
F0 "ARMJTAGHeader" 50
F1 "ARMJTAGHeader.sch" 50
F2 "GND" U L 1900 1100 50 
F3 "VCC_SAMPLE" I L 1900 800 50 
F4 "SWDIO" B R 3000 900 50 
F5 "SWCLK" O R 3000 1000 50 
F6 "TRACESWO" I R 3000 800 50 
F7 "TARGET_RESET" O R 3000 1100 50 
$EndSheet
$Sheet
S 5000 3500 1100 1000
U 5AE9ECEB
F0 "CellSlave-01A" 50
F1 "CellSlave.sch" 50
F2 "DGND" U L 5000 4100 50 
F3 "BUSY" O R 6100 4200 50 
F4 "~CS" I R 6100 3600 50 
F5 "VDRIVE_3V3" I L 5000 4000 50 
F6 "SDI" I R 6100 3700 50 
F7 "SDOA" O R 6100 3800 50 
F8 "SCLK" I R 6100 3900 50 
F9 "AGND" U L 5000 3700 50 
F10 "VCC_5V0" I L 5000 3600 50 
F11 "SGND" I L 5000 3800 50 
F12 "ADC_REF_OUT" O R 6100 4100 50 
F13 "~RESET" I L 5000 4300 50 
F14 "CONVST" I L 5000 4400 50 
$EndSheet
$EndSCHEMATC
