

================================================================
== Vitis HLS Report for 'two_complement_adder'
================================================================
* Date:           Mon Apr  1 07:18:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_complement_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103   |two_complement_adder_Pipeline_VITIS_LOOP_8_1   |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114  |two_complement_adder_Pipeline_VITIS_LOOP_16_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       25|      221|    -|
|Memory               |        0|     -|        1|        1|    0|
|Multiplexer          |        -|     -|        -|      105|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       36|      335|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114  |two_complement_adder_Pipeline_VITIS_LOOP_16_2  |        0|   0|  18|  129|    0|
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103   |two_complement_adder_Pipeline_VITIS_LOOP_8_1   |        0|   0|   7|   92|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |Total                                                     |                                               |        0|   0|  25|  221|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_sum_U  |temp_sum_RAM_AUTO_1R1W  |        0|  1|   1|    0|     9|    1|     1|            9|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        0|  1|   1|    0|     9|    1|     1|            9|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |overflow              |       and|   0|  0|   2|           1|           1|
    |xor_ln21_1_fu_150_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_2_fu_164_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln21_fu_145_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|   8|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |temp_sum_address0  |  20|          4|    4|         16|
    |temp_sum_ce0       |  20|          4|    1|          4|
    |temp_sum_d0        |  14|          3|    1|          3|
    |temp_sum_we0       |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 105|         21|    8|         33|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  6|   0|    6|          0|
    |carry_loc_fu_50                                                        |  1|   0|    1|          0|
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114_ap_start_reg  |  1|   0|    1|          0|
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103_ap_start_reg   |  1|   0|    1|          0|
    |tmp_reg_199                                                            |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  | 10|   0|   10|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|a                |   in|    8|     ap_none|                     a|       pointer|
|b                |   in|    8|     ap_none|                     b|       pointer|
|s_i              |   in|    8|     ap_ovld|                     s|       pointer|
|s_o              |  out|    8|     ap_ovld|                     s|       pointer|
|s_o_ap_vld       |  out|    1|     ap_ovld|                     s|       pointer|
|overflow         |  out|    1|      ap_vld|              overflow|       pointer|
|overflow_ap_vld  |  out|    1|      ap_vld|              overflow|       pointer|
+-----------------+-----+-----+------------+----------------------+--------------+

