BRAM.v,verilog,xil_defaultlib,../../../../Proyecto_Final_IPD432.srcs/sources_1/ip/BRAM/sim/BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
