Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/HP/Desktop/4th/7th sem/acsa/termProject/PIPELINE-GROUP-13-BATCH-2021-CO-LAB-IIT-PALAKKAD/CO LAB 7/pipeline_version_5/pipeline_version_5.srcs/sources_1/new/alu_with_clk.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_with_clk
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.claAdder
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.cla32_adder
Compiling module xil_defaultlib.cla32_subtracter
Compiling module xil_defaultlib.booth_multiplier
Compiling module xil_defaultlib.alu_with_clk
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
