{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 23:43:18 2019 " "Info: Processing started: Thu May 23 23:43:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(394) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(394): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 394 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(395) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(395): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 395 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(396) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(396): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 396 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(397) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(397): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 397 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(403) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(403): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 403 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(404) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(404): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 404 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(405) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(405): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 405 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(406) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(406): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(437) " "Warning (10268): Verilog HDL information at Final_gen_2.v(437): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Info: Found entity 2: timer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 five_seconds " "Info: Found entity 3: five_seconds" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 time_counter " "Info: Found entity 4: time_counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fl_fl " "Info: Found entity 5: fl_fl" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 190 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Info: Found entity 6: counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 208 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 up_down_counter " "Info: Found entity 7: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 keys " "Info: Found entity 8: keys" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 246 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 delitel " "Info: Found entity 9: delitel" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 261 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 d_trig " "Info: Found entity 10: d_trig" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 280 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 LED " "Info: Found entity 11: LED" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 307 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 segm_out " "Info: Found entity 12: segm_out" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 372 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 counter_6 " "Info: Found entity 13: counter_6" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 415 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 bidec " "Info: Found entity 14: bidec" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 bidec_to_7 " "Info: Found entity 15: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 500 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "C:/Projects/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(102) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(102): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(344) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(344): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one Final_gen_2.v(16) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(16): object \"one\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two Final_gen_2.v(17) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(17): object \"two\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tre Final_gen_2.v(18) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(18): object \"tre\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(172) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(172): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(172) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(172): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(172) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(172): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_seconds timer:lap_timer\|five_seconds:five_sec " "Info: Elaborating entity \"five_seconds\" for hierarchy \"timer:lap_timer\|five_seconds:five_sec\"" {  } { { "Final_gen_2.v" "five_sec" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:time_led " "Info: Elaborating entity \"LED\" for hierarchy \"LED:time_led\"" {  } { { "Final_gen_2.v" "time_led" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delitel LED:time_led\|delitel:delitel_led " "Info: Elaborating entity \"delitel\" for hierarchy \"LED:time_led\|delitel:delitel_led\"" {  } { { "Final_gen_2.v" "delitel_led" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 344 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Final_gen_2.v(272) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(272): truncated value with size 32 to match size of target (25)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec LED:time_led\|bidec:my_bidec_1 " "Info: Elaborating entity \"bidec\" for hierarchy \"LED:time_led\|bidec:my_bidec_1\"" {  } { { "Final_gen_2.v" "my_bidec_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(448) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(448): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(453) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(453): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(458) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(458): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(464) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(464): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(470) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(470): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(476) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(476): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(482) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(482): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(488) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(488): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(494) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(494): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_7 LED:time_led\|bidec_to_7:bd7_1_1 " "Info: Elaborating entity \"bidec_to_7\" for hierarchy \"LED:time_led\|bidec_to_7:bd7_1_1\"" {  } { { "Final_gen_2.v" "bd7_1_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 351 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(508) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(508): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments Final_gen_2.v(508) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(508): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[0\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[1\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[2\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[3\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[4\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[5\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] Final_gen_2.v(508) " "Info (10041): Inferred latch for \"segments\[6\]\" at Final_gen_2.v(508)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_6 LED:time_led\|counter_6:counter " "Info: Elaborating entity \"counter_6\" for hierarchy \"LED:time_led\|counter_6:counter\"" {  } { { "Final_gen_2.v" "counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 358 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Final_gen_2.v(424) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(424): truncated value with size 32 to match size of target (3)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segm_out LED:time_led\|segm_out:segm_out_1 " "Info: Elaborating entity \"segm_out\" for hierarchy \"LED:time_led\|segm_out:segm_out_1\"" {  } { { "Final_gen_2.v" "segm_out_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 367 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(390) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(390): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(400) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(400): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 400 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm_out Final_gen_2.v(390) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(390): inferring latch(es) for variable \"segm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cathode Final_gen_2.v(390) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(390): inferring latch(es) for variable \"cathode\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[0\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"cathode\[0\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[1\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"cathode\[1\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[2\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"cathode\[2\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[3\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"cathode\[3\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[4\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"cathode\[4\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[5\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"cathode\[5\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[0\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[0\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[1\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[1\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[2\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[2\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[3\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[3\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[4\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[4\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[5\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[5\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[6\] Final_gen_2.v(390) " "Info (10041): Inferred latch for \"segm_out\[6\]\" at Final_gen_2.v(390)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lap_rs " "Warning (12110): Net \"lap_rs\" is missing source, defaulting to GND" {  } { { "Final_gen_2.v" "lap_rs" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lap_rs " "Warning (12110): Net \"lap_rs\" is missing source, defaulting to GND" {  } { { "Final_gen_2.v" "lap_rs" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: LATCH primitive \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\]\" is permanently enabled" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 422 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 390 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 437 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 508 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[6\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[7\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[8\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[9\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[10\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[11\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[12\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[13\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[14\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[15\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[16\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[17\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[18\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[19\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[20\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[21\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[22\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[23\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[24\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file C:/Projects/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Info: Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Info: Implemented 246 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 23:43:21 2019 " "Info: Processing ended: Thu May 23 23:43:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
