{"sha": "897a0502056e6cc6613f26e0b22d1c1e06b1490f", "node_id": "C_kwDOANBUbNoAKDg5N2EwNTAyMDU2ZTZjYzY2MTNmMjZlMGIyMmQxYzFlMDZiMTQ5MGY", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-01-31T00:18:44Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-01-31T00:18:44Z"}, "message": "Daily bump.", "tree": {"sha": "087787837f8ad06bebd8be343c79e2e26125612d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/087787837f8ad06bebd8be343c79e2e26125612d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/897a0502056e6cc6613f26e0b22d1c1e06b1490f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/897a0502056e6cc6613f26e0b22d1c1e06b1490f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/897a0502056e6cc6613f26e0b22d1c1e06b1490f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/897a0502056e6cc6613f26e0b22d1c1e06b1490f/comments", "author": null, "committer": null, "parents": [{"sha": "f046fcadb44d9c2d53d23a7061854063eb99a0d3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f046fcadb44d9c2d53d23a7061854063eb99a0d3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f046fcadb44d9c2d53d23a7061854063eb99a0d3"}], "stats": {"total": 555, "additions": 554, "deletions": 1}, "files": [{"sha": "3a8041bb3645845b4e1d4ad87aacb4ae5e3e90b4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 114, "deletions": 0, "changes": 114, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/897a0502056e6cc6613f26e0b22d1c1e06b1490f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/897a0502056e6cc6613f26e0b22d1c1e06b1490f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=897a0502056e6cc6613f26e0b22d1c1e06b1490f", "patch": "@@ -1,3 +1,117 @@\n+2023-01-31  Gerald Pfeifer  <gerald@pfeifer.com>\n+\n+\t* doc/include/fdl.texi: Change fsf.org to www.fsf.org.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/riscv-protos.h (get_vector_mode): New function.\n+\t* config/riscv/riscv-v.cc (get_vector_mode): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.cc (enum lst_type): New enum.\n+\t(class loadstore): Adjust for indexed loads/stores support.\n+\t(BASE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.h: New function declare.\n+\t* config/riscv/riscv-vector-builtins-functions.def (vluxei8): Ditto.\n+\t(vluxei16): Ditto.\n+\t(vluxei32): Ditto.\n+\t(vluxei64): Ditto.\n+\t(vloxei8): Ditto.\n+\t(vloxei16): Ditto.\n+\t(vloxei32): Ditto.\n+\t(vloxei64): Ditto.\n+\t(vsuxei8): Ditto.\n+\t(vsuxei16): Ditto.\n+\t(vsuxei32): Ditto.\n+\t(vsuxei64): Ditto.\n+\t(vsoxei8): Ditto.\n+\t(vsoxei16): Ditto.\n+\t(vsoxei32): Ditto.\n+\t(vsoxei64): Ditto.\n+\t* config/riscv/riscv-vector-builtins-shapes.cc\n+\t(struct indexed_loadstore_def): New class.\n+\t(SHAPE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-shapes.h: Ditto.\n+\t* config/riscv/riscv-vector-builtins.cc (required_extensions_p): Adjust\n+\tfor indexed loads/stores support.\n+\t(check_required_extensions): Ditto.\n+\t(rvv_arg_type_info::get_base_vector_type): New function.\n+\t(rvv_arg_type_info::get_tree_type): Ditto.\n+\t(function_builder::add_unique_function): Adjust for indexed loads/stores\n+\tsupport.\n+\t(function_expander::use_exact_insn): New function.\n+\t* config/riscv/riscv-vector-builtins.h (enum rvv_base_type): Adjust for\n+\tindexed loads/stores support.\n+\t(struct rvv_arg_type_info): Ditto.\n+\t(function_expander::index_mode): New function.\n+\t(function_base::apply_tail_policy_p): Ditto.\n+\t(function_base::apply_mask_policy_p): Ditto.\n+\t* config/riscv/vector-iterators.md (unspec): New unspec.\n+\t* config/riscv/vector.md (unspec): Ditto.\n+\t(@pred_indexed_<order>load<VNX1_QHSD:mode><VNX1_QHSDI:mode>): New\n+\tpattern.\n+\t(@pred_indexed_<order>store<VNX1_QHSD:mode><VNX1_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>load<VNX2_QHSD:mode><VNX2_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>store<VNX2_QHSD:mode><VNX2_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>load<VNX4_QHSD:mode><VNX4_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>store<VNX4_QHSD:mode><VNX4_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>load<VNX8_QHSD:mode><VNX8_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>store<VNX8_QHSD:mode><VNX8_QHSDI:mode>): Ditto.\n+\t(@pred_indexed_<order>load<VNX16_QHS:mode><VNX16_QHSI:mode>): Ditto.\n+\t(@pred_indexed_<order>store<VNX16_QHS:mode><VNX16_QHSI:mode>): Ditto.\n+\t(@pred_indexed_<order>load<VNX32_QH:mode><VNX32_QHI:mode>): Ditto.\n+\t(@pred_indexed_<order>store<VNX32_QH:mode><VNX32_QHI:mode>): Ditto.\n+\t(@pred_indexed_<order>load<VNX64_Q:mode><VNX64_Q:mode>): Ditto.\n+\t(@pred_indexed_<order>store<VNX64_Q:mode><VNX64_Q:mode>): Ditto.\n+\n+2023-01-30  Flavio Cruz  <flaviocruz@gmail.com>\n+\n+\t* config.gcc: Recognize x86_64-*-gnu* targets and include\n+\ti386/gnu64.h.\n+\t* config/i386/gnu64.h: Define configuration for new target\n+\tincluding ld.so location.\n+\n+2023-01-30  Philipp Tomsich  <philipp.tomsich@vrull.eu>\n+\n+\t* config/aarch64/aarch64-cores.def (AARCH64_CORE): Update\n+\tampere1a to include SM4.\n+\n+2023-01-30  Andrew Pinski  <apinski@marvell.com>\n+\n+\tPR tree-optimization/108582\n+\t* tree-ssa-phiopt.cc (match_simplify_replacement): Add check\n+\tfor middlebb to have no phi nodes.\n+\n+2023-01-30  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/108574\n+\t* tree-ssa-sccvn.cc (visit_phi): Instead of swapping\n+\tsameval and def, ignore the equivalence if there's the\n+\tdanger of oscillating between two values.\n+\n+2023-01-30  Andreas Schwab  <schwab@suse.de>\n+\n+\t* common/config/riscv/riscv-common.cc\n+\t(riscv_option_optimization_table)\n+\t[TARGET_DEFAULT_ASYNC_UNWIND_TABLES]: Enable\n+\t-fasynchronous-unwind-tables and -funwind-tables.\n+\t* config.gcc (riscv*-*-linux*): Define\n+\tTARGET_DEFAULT_ASYNC_UNWIND_TABLES.\n+\n+2023-01-30  YunQiang Su  <yunqiang.su@cipunited.com>\n+\n+\t* Makefile.in (CROSS_SYSTEM_HEADER_DIR): set according the\n+\tvalue of includedir.\n+\n+2023-01-30  Richard Biener  <rguenther@suse.de>\n+\n+\tPR ipa/108511\n+\t* cgraph.cc (possibly_call_in_translation_unit_p): Relax\n+\tassert.\n+\n+2023-01-30  liuhongt  <hongtao.liu@intel.com>\n+\n+\t* config/i386/i386.opt: Change AVX512FP16 to AVX512-FP16.\n+\t* doc/invoke.texi: Ditto.\n+\n 2023-01-29  Jan Hubicka  <hubicka@ucw.cz>\n \n \t* ipa-utils.cc: Include calls.h, cfgloop.h and cfganal.h"}, {"sha": "aa6d8640ab91e4ed8737a946e0845e70d166baf5", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/897a0502056e6cc6613f26e0b22d1c1e06b1490f/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/897a0502056e6cc6613f26e0b22d1c1e06b1490f/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=897a0502056e6cc6613f26e0b22d1c1e06b1490f", "patch": "@@ -1 +1 @@\n-20230130\n+20230131"}, {"sha": "7d476cc6901be11a84a88a12428a7c634ef0a88c", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 426, "deletions": 0, "changes": 426, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/897a0502056e6cc6613f26e0b22d1c1e06b1490f/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/897a0502056e6cc6613f26e0b22d1c1e06b1490f/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=897a0502056e6cc6613f26e0b22d1c1e06b1490f", "patch": "@@ -1,3 +1,429 @@\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vloxei64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei64_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vloxei32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei32_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vloxei16-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei16_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vloxei8-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vloxei8_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vluxei64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei64_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vluxei32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei32_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vluxei16-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei16_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vluxei8-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vluxei8_tumu-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vsuxei16-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei16-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei16-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei8-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei8-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsuxei8-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vsuxei16_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei16_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei16_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei16_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei16_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei16_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei32_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei32_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei32_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei32_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei32_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei32_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei64_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei64_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei64_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei64_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei64_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei64_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei8_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei8_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei8_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei8_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei8_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsuxei8_v_m-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vsoxei16_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei16_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei16_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei16_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei16_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei16_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei32_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei32_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei32_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei32_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei32_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei32_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei64_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei64_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei64_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei64_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei64_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei64_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei8_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei8_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei8_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei8_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei8_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsoxei8_v_m-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vsoxei32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei64-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vsoxei16-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei16-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei16-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei8-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei8-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsoxei8-3.C: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vluxei64_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei64_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vluxei32_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei32_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vluxei16_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei16_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vluxei8_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vluxei8_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vloxei64_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei64_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vloxei32_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei32_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vloxei16_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei16_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vloxei8_v-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vloxei8_v_tumu-3.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vlxei-vsxei-constraint-1.c: New test.\n+\n+2023-01-30  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-72.c: New test.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-76.c: New test.\n+\t* gcc.target/riscv/rvv/vsetvl/avl_single-77.c: New test.\n+\n+2023-01-30  Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>\n+\n+\t* gm2/warnings/returntype/fail/warnings-returntype-fail.exp: Save,\n+\trestore TORTURE_OPTIONS.\n+\n+2023-01-30  Andrew Pinski  <apinski@marvell.com>\n+\n+\tPR tree-optimization/108582\n+\t* gcc.dg/pr108582-1.c: New test.\n+\n+2023-01-30  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/108574\n+\t* gcc.dg/torture/pr108574-1.c: New testcase.\n+\t* gcc.dg/torture/pr108574-2.c: Likewise.\n+\t* gcc.dg/torture/pr108574-3.c: Likewise.\n+\n 2023-01-29  Mikael Morin  <mikael@gcc.gnu.org>\n \n \tPR fortran/108450"}, {"sha": "c951ab0e26fee11a48d1cd4375ee62ffeeb9d407", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/897a0502056e6cc6613f26e0b22d1c1e06b1490f/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/897a0502056e6cc6613f26e0b22d1c1e06b1490f/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=897a0502056e6cc6613f26e0b22d1c1e06b1490f", "patch": "@@ -1,3 +1,9 @@\n+2023-01-30  Flavio Cruz  <flaviocruz@gmail.com>\n+\n+\t* config.host: Recognize x86_64-*-gnu* targets.\n+\t* config/i386/gnu-unwind.h: Update to handle __x86_64__ with a\n+\tTODO for now.\n+\n 2023-01-23  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>\n \n \t* config/arm/pr-support.c (__gnu_unwind_execute): Decode opcode"}, {"sha": "be4a47cec550cd7694c5eb1a308043f216ebdf4e", "filename": "libstdc++-v3/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/897a0502056e6cc6613f26e0b22d1c1e06b1490f/libstdc%2B%2B-v3%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/897a0502056e6cc6613f26e0b22d1c1e06b1490f/libstdc%2B%2B-v3%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libstdc%2B%2B-v3%2FChangeLog?ref=897a0502056e6cc6613f26e0b22d1c1e06b1490f", "patch": "@@ -1,3 +1,10 @@\n+2023-01-30  Gerald Pfeifer  <gerald@pfeifer.com>\n+\n+\t* doc/xml/manual/shared_ptr.xml: Move links from both\n+\thttp://open-std.org and http://www.open-std.org to\n+\thttps://www.open-std.org.\n+\t* doc/html/manual/memory.html: Regenerate.\n+\n 2023-01-28  Gerald Pfeifer  <gerald@pfeifer.com>\n \n \t* doc/xml/manual/appendix_contributing.xml: Adjust link to"}]}