#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Dec 20 16:41:35 2024
# Process ID         : 16856
# Current directory  : D:/GitHub/verilog/Verilog/APB_I2C
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10684 D:\GitHub\verilog\Verilog\APB_I2C\APB_I2C.xpr
# Log file           : D:/GitHub/verilog/Verilog/APB_I2C/vivado.log
# Journal file       : D:/GitHub/verilog/Verilog/APB_I2C\vivado.jou
# Running On         : DESKTOP-7CFQ9ND
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16847 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68386 MB
# Available Virtual  : 60215 MB
#-----------------------------------------------------------
start_gui
exit
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 16:42:18 2024...
