---
aliases:
  - "–≤–Ω–µ–æ—á–µ—Ä–µ–¥–Ω–æ–µ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ"
  - "Out-of-order execution"
  - "OOO"
tags:
  - "#–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞ #cpu #–∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ"
path:
  - "–∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã–µ/–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞/–∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ"
---

## üìå –ö—Ä–∞—Ç–∫–æ  
[[Out-of-order execution]] (OOO) ‚Äî —Ç–µ—Ö–Ω–∏–∫–∞ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π [[root/CPU/CPU]] –Ω–µ –≤ –ø–æ—Ä—è–¥–∫–µ –∏—Ö –ø–æ—Å—Ç—É–ø–ª–µ–Ω–∏—è, –∞ –≤ –ø–æ—Ä—è–¥–∫–µ –≥–æ—Ç–æ–≤–Ω–æ—Å—Ç–∏ –æ–ø–µ—Ä–∞–Ω–¥–æ–≤, —Å —Ü–µ–ª—å—é –º–∞–∫—Å–∏–º–∞–ª—å–Ω–æ–≥–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è —Ä–µ—Å—É—Ä—Å–æ–≤ –∏ —É—Å—Ç—Ä–∞–Ω–µ–Ω–∏—è –ø—Ä–æ—Å—Ç–æ–µ–≤ [[Pipeline]].

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç  
–í–º–µ—Å—Ç–æ —Å—Ç—Ä–æ–≥–æ–≥–æ —Å–ª–µ–¥–æ–≤–∞–Ω–∏—è –ø–æ—Ä—è–¥–∫—É –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π, [[root/CPU/CPU]] –∞–Ω–∞–ª–∏–∑–∏—Ä—É–µ—Ç –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –∏ –∏—Å–ø–æ–ª–Ω—è–µ—Ç –≥–æ—Ç–æ–≤—ã–µ –æ–ø–µ—Ä–∞—Ü–∏–∏ —Ä–∞–Ω—å—à–µ, –æ—Ç–∫–ª–∞–¥—ã–≤–∞—è —Ç–µ, —á—å–∏ –¥–∞–Ω–Ω—ã–µ –µ—â—ë –Ω–µ –ø–æ–ª—É—á–µ–Ω—ã.

### –ö–ª—é—á–µ–≤—ã–µ –º–µ—Ö–∞–Ω–∏–∑–º—ã:

| –ö–æ–º–ø–æ–Ω–µ–Ω—Ç             | –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ                                 |
|------------------------|--------------------------------------------|
| Instruction queue      | –ë—É—Ñ–µ—Ä –ø–æ—Å—Ç—É–ø–∞—é—â–∏—Ö –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π               |
| Reservation stations   | –•—Ä–∞–Ω—è—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, –æ–∂–∏–¥–∞—é—â–∏–µ –æ–ø–µ—Ä–∞–Ω–¥—ã     |
| Reorder buffer (ROB)   | –û–±–µ—Å–ø–µ—á–∏–≤–∞–µ—Ç **–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω—É—é** –∫–æ—Ä—Ä–µ–∫—Ç–Ω–æ—Å—Ç—å –ø–æ—Ä—è–¥–∫–∞ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è |
| Register renaming      | –ò–∑–±–µ–≥–∞–Ω–∏–µ –ª–æ–∂–Ω—ã—Ö –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π –ø–æ —Ä–µ–≥–∏—Å—Ç—Ä–∞–º (WAW, WAR) |
| Issue logic            | –í—ã–¥–∞—á–∞ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –Ω–∞ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ –ø–æ –≥–æ—Ç–æ–≤–Ω–æ—Å—Ç–∏ |

**–¢–µ—Ö–Ω–∏–∫–∞ —Ç—Ä–µ–±—É–µ—Ç –∂—ë—Å—Ç–∫–æ–≥–æ –∫–æ–Ω—Ç—Ä–æ–ª—è –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π:**  
- RAW (read-after-write)  
- WAW (write-after-write)  
- WAR (write-after-read)  

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

| –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞            | –ü—Ä–∏–º–µ–Ω–µ–Ω–∏–µ                                |
|------------------------|-------------------------------------------|
| [[Superscalar CPU]]    | –ù–µ—Å–∫–æ–ª—å–∫–æ ALU, —Ä–∞–±–æ—Ç–∞ –≤ –ø–∞—Ä–∞–ª–ª–µ–ª—å         |
| [[x86_64]]             | Intel Core, AMD Ryzen ‚Äî —Ä–µ–∞–ª–∏–∑—É—é—Ç OOO     |
| [[ARM Cortex-A]]       | –í –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞—Ö A7x –∏ –≤—ã—à–µ                 |
| [[Modern GPU]]         | –í –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–Ω–æ–º –≤–∏–¥–µ, –Ω–∞–ø—Ä–∏–º–µ—Ä, –¥–ª—è —Ç–µ–∫—Å—Ç—É—Ä |

## üíª –ü—Ä–∏–º–µ—Ä (–Ω–∞ –ø—Å–µ–≤–¥–æ–∫–æ–¥–µ)

```text
Instruction stream:
1. A = B + C    ; –≥–æ—Ç–æ–≤–æ —Å—Ä–∞–∑—É
2. D = E + F    ; –≥–æ—Ç–æ–≤–æ —Å—Ä–∞–∑—É
3. G = A + D    ; –∑–∞–≤–∏—Å–∏—Ç –æ—Ç 1 –∏ 2

‚Üí CPU –≤—ã–ø–æ–ª–Ω–∏—Ç 1 –∏ 2 –≤ –ª—é–±–æ–º –ø–æ—Ä—è–¥–∫–µ, –Ω–æ 3 ‚Äî —Ç–æ–ª—å–∫–æ –ø–æ—Å–ª–µ –Ω–∏—Ö
````

## üìê –°—Ö–µ–º–∞ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏—è

```
Instruction Fetch ‚Üí Decode ‚Üí Register Renaming ‚Üí Reservation Station
                     ‚Üì              ‚Üë
           Reorder Buffer ‚Üê  Execution Units
                     ‚Üì
               Writeback ‚Üí Commit (–ø–æ –ø–æ—Ä—è–¥–∫—É)
```

### ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –ü–æ–≤—ã—à–∞–µ—Ç —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è [[ALU]] –∏ [[FPU]]
    
- –£–º–µ–Ω—å—à–∞–µ—Ç –ø—Ä–æ—Å—Ç–æ–µ–≤ [[Pipeline]] –∏–∑-–∑–∞ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π
    
- –ö—Ä–∏—Ç–∏—á–Ω–æ –¥–ª—è –¥–æ—Å—Ç–∏–∂–µ–Ω–∏—è –≤—ã—Å–æ–∫–æ–π [[IPC]] (Instructions Per Cycle)
    

### ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –ó–Ω–∞—á–∏—Ç–µ–ª—å–Ω–æ —É—Å–ª–æ–∂–Ω—è–µ—Ç –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—É CPU
    
- –ü–æ–≤—ã—à–µ–Ω–Ω–æ–µ —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏–µ –∏ –∑–∞–¥–µ—Ä–∂–∫–∏ –∏–∑-–∑–∞ –∫–æ–Ω—Ç—Ä–æ–ª—è –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π
    
- –£—è–∑–≤–∏–º–æ—Å—Ç—å –∫ –∞—Ç–∞–∫–∞–º –Ω–∞ —Å–ø–µ–∫—É–ª—è—Ç–∏–≤–Ω–æ–µ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ ([[Spectre]], [[Meltdown]])