

================================================================
== Vivado HLS Report for 'log_28_15_s'
================================================================
* Date:           Sat Aug 19 15:58:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mabonSOC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.515|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_V)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:509]   --->   Operation 8 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.45ns)   --->   "%icmp_ln1497 = icmp eq i27 %x_V_read, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 9 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br i1 %icmp_ln1497, label %2, label %_ZN9ap_ufixedILi35ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_6 = call i35 @_ssdm_op_BitConcatenate.i35.i1.i27.i7(i1 false, i27 %x_V_read, i7 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727]   --->   Operation 11 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 26)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 12 'bitselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 25)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 13 'bitselect' 'tmp_43' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%and_ln730 = and i1 %tmp, %tmp_43" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 14 'and' 'and_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "%xor_ln730 = xor i1 %tmp, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 15 'xor' 'xor_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.60ns)   --->   "br i1 %and_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 16 'br' <Predicate = (!icmp_ln1497)> <Delay = 2.60>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i27.i8(i27 %x_V_read, i8 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 24)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 18 'bitselect' 'tmp_44' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_1 = and i1 %tmp_43, %xor_ln730" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 19 'and' 'and_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_2 = and i1 %and_ln730_1, %tmp_44" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 20 'and' 'and_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%xor_ln730_1 = xor i1 %tmp_43, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 21 'xor' 'xor_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_3 = and i1 %tmp, %xor_ln730_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 22 'and' 'and_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730 = or i1 %and_ln730_2, %and_ln730_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 23 'or' 'or_ln730' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.60ns)   --->   "br i1 %or_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 24 'br' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 2.60>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1299 = trunc i27 %x_V_read to i26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 25 'trunc' 'trunc_ln1299' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1299_1 = call i35 @_ssdm_op_BitConcatenate.i35.i26.i9(i26 %trunc_ln1299, i9 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 26 'bitconcatenate' 'shl_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 23)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 27 'bitselect' 'tmp_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_4 = and i1 %tmp_44, %xor_ln730_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 28 'and' 'and_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_5 = and i1 %and_ln730_4, %tmp_45" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 29 'and' 'and_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln730_2 = xor i1 %tmp_44, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 30 'xor' 'xor_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_6 = and i1 %tmp_43, %xor_ln730_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 31 'and' 'and_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_1 = or i1 %and_ln730_5, %and_ln730_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 32 'or' 'or_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.60ns)   --->   "br i1 %or_ln730_1, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 33 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 2.60>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1299_1 = trunc i27 %x_V_read to i25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 34 'trunc' 'trunc_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1299_2 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %trunc_ln1299_1, i10 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 35 'bitconcatenate' 'shl_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 22)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 36 'bitselect' 'tmp_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_7 = and i1 %tmp_45, %xor_ln730_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 37 'and' 'and_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_8 = and i1 %and_ln730_7, %tmp_46" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 38 'and' 'and_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln730_3 = xor i1 %tmp_45, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 39 'xor' 'xor_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_9 = and i1 %tmp_44, %xor_ln730_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 40 'and' 'and_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_2 = or i1 %and_ln730_8, %and_ln730_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 41 'or' 'or_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.60ns)   --->   "br i1 %or_ln730_2, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 42 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 2.60>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1299_2 = trunc i27 %x_V_read to i24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 43 'trunc' 'trunc_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1299_3 = call i35 @_ssdm_op_BitConcatenate.i35.i24.i11(i24 %trunc_ln1299_2, i11 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 44 'bitconcatenate' 'shl_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 21)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 45 'bitselect' 'tmp_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_10 = and i1 %tmp_46, %xor_ln730_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 46 'and' 'and_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_11 = and i1 %and_ln730_10, %tmp_47" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 47 'and' 'and_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%xor_ln730_4 = xor i1 %tmp_46, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 48 'xor' 'xor_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_12 = and i1 %tmp_45, %xor_ln730_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 49 'and' 'and_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_3 = or i1 %and_ln730_11, %and_ln730_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 50 'or' 'or_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.60ns)   --->   "br i1 %or_ln730_3, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 51 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 2.60>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1299_3 = trunc i27 %x_V_read to i23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 52 'trunc' 'trunc_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1299_4 = call i35 @_ssdm_op_BitConcatenate.i35.i23.i12(i23 %trunc_ln1299_3, i12 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 53 'bitconcatenate' 'shl_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 20)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 54 'bitselect' 'tmp_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_13 = and i1 %tmp_47, %xor_ln730_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 55 'and' 'and_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_14 = and i1 %and_ln730_13, %tmp_48" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 56 'and' 'and_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns)   --->   "%xor_ln730_5 = xor i1 %tmp_47, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 57 'xor' 'xor_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_15 = and i1 %tmp_46, %xor_ln730_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 58 'and' 'and_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_4 = or i1 %and_ln730_14, %and_ln730_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 59 'or' 'or_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.60ns)   --->   "br i1 %or_ln730_4, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 60 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 2.60>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1299_4 = trunc i27 %x_V_read to i22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 61 'trunc' 'trunc_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1299_5 = call i35 @_ssdm_op_BitConcatenate.i35.i22.i13(i22 %trunc_ln1299_4, i13 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 62 'bitconcatenate' 'shl_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 19)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 63 'bitselect' 'tmp_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_16 = and i1 %tmp_48, %xor_ln730_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 64 'and' 'and_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_17 = and i1 %and_ln730_16, %tmp_49" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 65 'and' 'and_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns)   --->   "%xor_ln730_6 = xor i1 %tmp_48, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 66 'xor' 'xor_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_18 = and i1 %tmp_47, %xor_ln730_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 67 'and' 'and_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_5 = or i1 %and_ln730_17, %and_ln730_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 68 'or' 'or_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.60ns)   --->   "br i1 %or_ln730_5, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 69 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 2.60>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1299_5 = trunc i27 %x_V_read to i21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 70 'trunc' 'trunc_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1299_6 = call i35 @_ssdm_op_BitConcatenate.i35.i21.i14(i21 %trunc_ln1299_5, i14 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 71 'bitconcatenate' 'shl_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 18)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 72 'bitselect' 'tmp_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_19 = and i1 %tmp_49, %xor_ln730_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 73 'and' 'and_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_20 = and i1 %and_ln730_19, %tmp_50" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 74 'and' 'and_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns)   --->   "%xor_ln730_7 = xor i1 %tmp_49, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 75 'xor' 'xor_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_21 = and i1 %tmp_48, %xor_ln730_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 76 'and' 'and_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_6 = or i1 %and_ln730_20, %and_ln730_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 77 'or' 'or_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (2.60ns)   --->   "br i1 %or_ln730_6, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 78 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 2.60>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1299_6 = trunc i27 %x_V_read to i20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 79 'trunc' 'trunc_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1299_7 = call i35 @_ssdm_op_BitConcatenate.i35.i20.i15(i20 %trunc_ln1299_6, i15 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 80 'bitconcatenate' 'shl_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 81 'bitselect' 'tmp_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_22 = and i1 %tmp_50, %xor_ln730_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 82 'and' 'and_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_23 = and i1 %and_ln730_22, %tmp_51" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 83 'and' 'and_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns)   --->   "%xor_ln730_8 = xor i1 %tmp_50, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 84 'xor' 'xor_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_24 = and i1 %tmp_49, %xor_ln730_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 85 'and' 'and_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_7 = or i1 %and_ln730_23, %and_ln730_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 86 'or' 'or_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (2.60ns)   --->   "br i1 %or_ln730_7, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 87 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 2.60>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1299_7 = trunc i27 %x_V_read to i19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 88 'trunc' 'trunc_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1299_8 = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %trunc_ln1299_7, i16 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 89 'bitconcatenate' 'shl_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 16)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 90 'bitselect' 'tmp_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_25 = and i1 %tmp_51, %xor_ln730_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 91 'and' 'and_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_26 = and i1 %and_ln730_25, %tmp_52" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 92 'and' 'and_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns)   --->   "%xor_ln730_9 = xor i1 %tmp_51, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 93 'xor' 'xor_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_27 = and i1 %tmp_50, %xor_ln730_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 94 'and' 'and_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_8 = or i1 %and_ln730_26, %and_ln730_27" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 95 'or' 'or_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (2.60ns)   --->   "br i1 %or_ln730_8, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 96 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 2.60>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1299_8 = trunc i27 %x_V_read to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 97 'trunc' 'trunc_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1299_9 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %trunc_ln1299_8, i17 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 98 'bitconcatenate' 'shl_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 15)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 99 'bitselect' 'tmp_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_28 = and i1 %tmp_52, %xor_ln730_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 100 'and' 'and_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_29 = and i1 %and_ln730_28, %tmp_53" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 101 'and' 'and_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln730_10 = xor i1 %tmp_52, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 102 'xor' 'xor_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_30 = and i1 %tmp_51, %xor_ln730_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 103 'and' 'and_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_9 = or i1 %and_ln730_29, %and_ln730_30" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 104 'or' 'or_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (2.60ns)   --->   "br i1 %or_ln730_9, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 105 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 2.60>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1299_9 = trunc i27 %x_V_read to i17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 106 'trunc' 'trunc_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1299_s = call i35 @_ssdm_op_BitConcatenate.i35.i17.i18(i17 %trunc_ln1299_9, i18 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 107 'bitconcatenate' 'shl_ln1299_s' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 14)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 108 'bitselect' 'tmp_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_31 = and i1 %tmp_53, %xor_ln730_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 109 'and' 'and_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_32 = and i1 %and_ln730_31, %tmp_54" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 110 'and' 'and_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.97ns)   --->   "%xor_ln730_11 = xor i1 %tmp_53, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 111 'xor' 'xor_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_33 = and i1 %tmp_52, %xor_ln730_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 112 'and' 'and_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_10 = or i1 %and_ln730_32, %and_ln730_33" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 113 'or' 'or_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (2.60ns)   --->   "br i1 %or_ln730_10, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 114 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 2.60>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1299_10 = trunc i27 %x_V_read to i16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 115 'trunc' 'trunc_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1299_10 = call i35 @_ssdm_op_BitConcatenate.i35.i16.i19(i16 %trunc_ln1299_10, i19 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 116 'bitconcatenate' 'shl_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 117 'bitselect' 'tmp_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_34 = and i1 %tmp_54, %xor_ln730_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 118 'and' 'and_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_35 = and i1 %and_ln730_34, %tmp_55" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 119 'and' 'and_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.97ns)   --->   "%xor_ln730_12 = xor i1 %tmp_54, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 120 'xor' 'xor_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_36 = and i1 %tmp_53, %xor_ln730_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 121 'and' 'and_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_11 = or i1 %and_ln730_35, %and_ln730_36" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 122 'or' 'or_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (2.60ns)   --->   "br i1 %or_ln730_11, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 123 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 2.60>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1299_11 = trunc i27 %x_V_read to i15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 124 'trunc' 'trunc_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1299_11 = call i35 @_ssdm_op_BitConcatenate.i35.i15.i20(i15 %trunc_ln1299_11, i20 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 125 'bitconcatenate' 'shl_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 12)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 126 'bitselect' 'tmp_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_37 = and i1 %tmp_55, %xor_ln730_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 127 'and' 'and_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_38 = and i1 %and_ln730_37, %tmp_56" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 128 'and' 'and_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.97ns)   --->   "%xor_ln730_13 = xor i1 %tmp_55, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 129 'xor' 'xor_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_39 = and i1 %tmp_54, %xor_ln730_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 130 'and' 'and_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_12 = or i1 %and_ln730_38, %and_ln730_39" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 131 'or' 'or_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (2.60ns)   --->   "br i1 %or_ln730_12, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 132 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 2.60>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1299_12 = trunc i27 %x_V_read to i14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 133 'trunc' 'trunc_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1299_12 = call i35 @_ssdm_op_BitConcatenate.i35.i14.i21(i14 %trunc_ln1299_12, i21 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 134 'bitconcatenate' 'shl_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 11)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 135 'bitselect' 'tmp_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_40 = and i1 %tmp_56, %xor_ln730_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 136 'and' 'and_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_41 = and i1 %and_ln730_40, %tmp_57" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 137 'and' 'and_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.97ns)   --->   "%xor_ln730_14 = xor i1 %tmp_56, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 138 'xor' 'xor_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_42 = and i1 %tmp_55, %xor_ln730_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 139 'and' 'and_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_13 = or i1 %and_ln730_41, %and_ln730_42" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 140 'or' 'or_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (2.60ns)   --->   "br i1 %or_ln730_13, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 141 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 2.60>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1299_13 = trunc i27 %x_V_read to i13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 142 'trunc' 'trunc_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1299_13 = call i35 @_ssdm_op_BitConcatenate.i35.i13.i22(i13 %trunc_ln1299_13, i22 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 143 'bitconcatenate' 'shl_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 10)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 144 'bitselect' 'tmp_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_43 = and i1 %tmp_57, %xor_ln730_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 145 'and' 'and_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_44 = and i1 %and_ln730_43, %tmp_63" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 146 'and' 'and_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.97ns)   --->   "%xor_ln730_15 = xor i1 %tmp_57, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 147 'xor' 'xor_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_45 = and i1 %tmp_56, %xor_ln730_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 148 'and' 'and_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_14 = or i1 %and_ln730_44, %and_ln730_45" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 149 'or' 'or_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.60ns)   --->   "br i1 %or_ln730_14, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 150 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 2.60>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1299_14 = trunc i27 %x_V_read to i12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 151 'trunc' 'trunc_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1299_14 = call i35 @_ssdm_op_BitConcatenate.i35.i12.i23(i12 %trunc_ln1299_14, i23 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 152 'bitconcatenate' 'shl_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 9)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 153 'bitselect' 'tmp_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_46 = and i1 %tmp_63, %xor_ln730_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 154 'and' 'and_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_47 = and i1 %and_ln730_46, %tmp_64" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 155 'and' 'and_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.97ns)   --->   "%xor_ln730_16 = xor i1 %tmp_63, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 156 'xor' 'xor_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_48 = and i1 %tmp_57, %xor_ln730_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 157 'and' 'and_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_15 = or i1 %and_ln730_47, %and_ln730_48" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 158 'or' 'or_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (2.60ns)   --->   "br i1 %or_ln730_15, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 159 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 2.60>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1299_15 = trunc i27 %x_V_read to i11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 160 'trunc' 'trunc_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln1299_15 = call i35 @_ssdm_op_BitConcatenate.i35.i11.i24(i11 %trunc_ln1299_15, i24 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 161 'bitconcatenate' 'shl_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 8)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 162 'bitselect' 'tmp_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_49 = and i1 %tmp_64, %xor_ln730_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 163 'and' 'and_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_50 = and i1 %and_ln730_49, %tmp_65" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 164 'and' 'and_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.97ns)   --->   "%xor_ln730_17 = xor i1 %tmp_64, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 165 'xor' 'xor_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_51 = and i1 %tmp_63, %xor_ln730_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 166 'and' 'and_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_16 = or i1 %and_ln730_50, %and_ln730_51" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 167 'or' 'or_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (2.60ns)   --->   "br i1 %or_ln730_16, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 168 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 2.60>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1299_16 = trunc i27 %x_V_read to i10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 169 'trunc' 'trunc_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1299_16 = call i35 @_ssdm_op_BitConcatenate.i35.i10.i25(i10 %trunc_ln1299_16, i25 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 170 'bitconcatenate' 'shl_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 171 'bitselect' 'tmp_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_52 = and i1 %tmp_65, %xor_ln730_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 172 'and' 'and_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_53 = and i1 %and_ln730_52, %tmp_66" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 173 'and' 'and_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.97ns)   --->   "%xor_ln730_18 = xor i1 %tmp_65, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 174 'xor' 'xor_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_54 = and i1 %tmp_64, %xor_ln730_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 175 'and' 'and_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_17 = or i1 %and_ln730_53, %and_ln730_54" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 176 'or' 'or_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (2.60ns)   --->   "br i1 %or_ln730_17, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 177 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 2.60>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln1299_17 = trunc i27 %x_V_read to i9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 178 'trunc' 'trunc_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1299_17 = call i35 @_ssdm_op_BitConcatenate.i35.i9.i26(i9 %trunc_ln1299_17, i26 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 179 'bitconcatenate' 'shl_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 6)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 180 'bitselect' 'tmp_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_55 = and i1 %tmp_66, %xor_ln730_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 181 'and' 'and_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_56 = and i1 %and_ln730_55, %tmp_67" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 182 'and' 'and_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.97ns)   --->   "%xor_ln730_19 = xor i1 %tmp_66, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 183 'xor' 'xor_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_57 = and i1 %tmp_65, %xor_ln730_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 184 'and' 'and_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_18 = or i1 %and_ln730_56, %and_ln730_57" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 185 'or' 'or_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (2.60ns)   --->   "br i1 %or_ln730_18, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 186 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 2.60>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1299_18 = trunc i27 %x_V_read to i8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 187 'trunc' 'trunc_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1299_18 = call i35 @_ssdm_op_BitConcatenate.i35.i8.i27(i8 %trunc_ln1299_18, i27 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 188 'bitconcatenate' 'shl_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 5)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 189 'bitselect' 'tmp_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_58 = and i1 %tmp_67, %xor_ln730_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 190 'and' 'and_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_59 = and i1 %and_ln730_58, %tmp_68" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 191 'and' 'and_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.97ns)   --->   "%xor_ln730_20 = xor i1 %tmp_67, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 192 'xor' 'xor_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_60 = and i1 %tmp_66, %xor_ln730_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 193 'and' 'and_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_19 = or i1 %and_ln730_59, %and_ln730_60" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 194 'or' 'or_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (2.60ns)   --->   "br i1 %or_ln730_19, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 195 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 2.60>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1299_19 = trunc i27 %x_V_read to i7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 196 'trunc' 'trunc_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1299_19 = call i35 @_ssdm_op_BitConcatenate.i35.i7.i28(i7 %trunc_ln1299_19, i28 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 197 'bitconcatenate' 'shl_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 4)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 198 'bitselect' 'tmp_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_61 = and i1 %tmp_68, %xor_ln730_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 199 'and' 'and_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_62 = and i1 %and_ln730_61, %tmp_69" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 200 'and' 'and_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.97ns)   --->   "%xor_ln730_21 = xor i1 %tmp_68, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 201 'xor' 'xor_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_63 = and i1 %tmp_67, %xor_ln730_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 202 'and' 'and_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_20 = or i1 %and_ln730_62, %and_ln730_63" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 203 'or' 'or_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (2.60ns)   --->   "br i1 %or_ln730_20, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 204 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 2.60>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln1299_20 = trunc i27 %x_V_read to i6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 205 'trunc' 'trunc_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1299_20 = call i35 @_ssdm_op_BitConcatenate.i35.i6.i29(i6 %trunc_ln1299_20, i29 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 206 'bitconcatenate' 'shl_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 3)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 207 'bitselect' 'tmp_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_64 = and i1 %tmp_69, %xor_ln730_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 208 'and' 'and_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_65 = and i1 %and_ln730_64, %tmp_70" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 209 'and' 'and_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.97ns)   --->   "%xor_ln730_22 = xor i1 %tmp_69, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 210 'xor' 'xor_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_66 = and i1 %tmp_68, %xor_ln730_22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 211 'and' 'and_ln730_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_21 = or i1 %and_ln730_65, %and_ln730_66" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 212 'or' 'or_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (2.60ns)   --->   "br i1 %or_ln730_21, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 213 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 2.60>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln1299_21 = trunc i27 %x_V_read to i5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 214 'trunc' 'trunc_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1299_21 = call i35 @_ssdm_op_BitConcatenate.i35.i5.i30(i5 %trunc_ln1299_21, i30 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 215 'bitconcatenate' 'shl_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 2)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 216 'bitselect' 'tmp_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_67 = and i1 %tmp_70, %xor_ln730_22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 217 'and' 'and_ln730_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_68 = and i1 %and_ln730_67, %tmp_71" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 218 'and' 'and_ln730_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.97ns)   --->   "%xor_ln730_23 = xor i1 %tmp_70, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 219 'xor' 'xor_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_69 = and i1 %tmp_69, %xor_ln730_23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 220 'and' 'and_ln730_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_22 = or i1 %and_ln730_68, %and_ln730_69" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 221 'or' 'or_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (2.60ns)   --->   "br i1 %or_ln730_22, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 222 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 2.60>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1299_22 = trunc i27 %x_V_read to i4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 223 'trunc' 'trunc_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1299_22 = call i35 @_ssdm_op_BitConcatenate.i35.i4.i31(i4 %trunc_ln1299_22, i31 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 224 'bitconcatenate' 'shl_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 1)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 225 'bitselect' 'tmp_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_70 = and i1 %tmp_71, %xor_ln730_23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 226 'and' 'and_ln730_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_71 = and i1 %and_ln730_70, %tmp_72" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 227 'and' 'and_ln730_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.97ns)   --->   "%xor_ln730_24 = xor i1 %tmp_71, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 228 'xor' 'xor_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_72 = and i1 %tmp_70, %xor_ln730_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 229 'and' 'and_ln730_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_23 = or i1 %and_ln730_71, %and_ln730_72" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 230 'or' 'or_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (2.60ns)   --->   "br i1 %or_ln730_23, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 231 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 2.60>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln1299_23 = trunc i27 %x_V_read to i3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 232 'trunc' 'trunc_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln1299_23 = call i35 @_ssdm_op_BitConcatenate.i35.i3.i32(i3 %trunc_ln1299_23, i32 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 233 'bitconcatenate' 'shl_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln730 = trunc i27 %x_V_read to i1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 234 'trunc' 'trunc_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_73 = and i1 %tmp_72, %xor_ln730_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 235 'and' 'and_ln730_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_74 = and i1 %and_ln730_73, %trunc_ln730" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 236 'and' 'and_ln730_74' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%xor_ln730_25 = xor i1 %tmp_72, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 237 'xor' 'xor_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_75 = and i1 %tmp_71, %xor_ln730_25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 238 'and' 'and_ln730_75' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_24 = or i1 %and_ln730_74, %and_ln730_75" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 239 'or' 'or_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (2.60ns)   --->   "br i1 %or_ln730_24, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 240 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 2.60>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln1299_24 = trunc i27 %x_V_read to i2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 241 'trunc' 'trunc_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1299_24 = call i35 @_ssdm_op_BitConcatenate.i35.i2.i33(i2 %trunc_ln1299_24, i33 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 242 'bitconcatenate' 'shl_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln730_76)   --->   "%xor_ln730_26 = xor i1 %trunc_ln730, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 243 'xor' 'xor_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln730_76 = and i1 %tmp_72, %xor_ln730_26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 244 'and' 'and_ln730_76' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (2.60ns)   --->   "br i1 %and_ln730_76, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 245 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 2.60>
ST_1 : Operation 246 [1/1] (1.21ns)   --->   "%select_ln730 = select i1 %trunc_ln730, i5 -13, i5 -14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 246 'select' 'select_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%st = call i35 @_ssdm_op_BitConcatenate.i35.i1.i34(i1 %trunc_ln730, i34 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 247 'bitconcatenate' 'st' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.02ns)   --->   "%select_ln730_1 = select i1 %trunc_ln730, i35 %st, i35 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 248 'select' 'select_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (2.60ns)   --->   "br label %.loopexit" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 249 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 2.60>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_53_lcssa = phi i35 [ %p_Result_6, %_ZN9ap_ufixedILi35ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %shl_ln, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ %shl_ln1299_1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ %shl_ln1299_2, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ %shl_ln1299_3, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ %shl_ln1299_4, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ %shl_ln1299_5, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ %shl_ln1299_6, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ %shl_ln1299_7, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ %shl_ln1299_8, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ %shl_ln1299_9, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ %shl_ln1299_s, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ %shl_ln1299_10, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ %shl_ln1299_11, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ %shl_ln1299_12, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ %shl_ln1299_13, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ %shl_ln1299_14, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ %shl_ln1299_15, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ %shl_ln1299_16, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ %shl_ln1299_17, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ %shl_ln1299_18, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ %shl_ln1299_19, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ %shl_ln1299_20, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ %shl_ln1299_21, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ %shl_ln1299_22, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ %shl_ln1299_23, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ %shl_ln1299_24, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ %select_ln730_1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ]"   --->   Operation 250 'phi' 'p_Val2_53_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %p_Val2_53_lcssa, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 251 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %0, label %1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 252 'br' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_3 = call i6 @_ssdm_op_PartSelect.i6.i35.i32.i32(i35 %p_Val2_53_lcssa, i32 27, i32 32)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 253 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.76ns)   --->   "br label %_ZN9ap_ufixedILi42ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 254 'br' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 1.76>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_PartSelect.i6.i35.i32.i32(i35 %p_Val2_53_lcssa, i32 28, i32 33)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 255 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.76ns)   --->   "br label %_ZN9ap_ufixedILi42ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 256 'br' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 1.76>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%index0_V = phi i6 [ %p_Result_2, %0 ], [ %p_Result_3, %1 ]" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 257 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %index0_V to i64" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 258 'zext' 'zext_ln544' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_4 = getelementptr [64 x i6]* @log_apfixed_reduce_3, i64 0, i64 %zext_ln544" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 259 'getelementptr' 'log_apfixed_reduce_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %log_apfixed_reduce_4, align 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 260 'load' 'b_frac_tilde_inverse' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_5 = getelementptr [64 x i22]* @log_apfixed_reduce_2, i64 0, i64 %zext_ln544" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 261 'getelementptr' 'log_apfixed_reduce_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 262 [2/2] (3.25ns)   --->   "%log_sum_V = load i22* %log_apfixed_reduce_5, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 262 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 263 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %log_apfixed_reduce_4, align 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 263 'load' 'b_frac_tilde_inverse' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_3 : Operation 264 [1/2] (3.25ns)   --->   "%log_sum_V = load i22* %log_apfixed_reduce_5, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 264 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 8.48>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%r_V = zext i35 %p_Val2_53_lcssa to i41" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 265 'zext' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %b_frac_tilde_inverse to i41" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 266 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (8.48ns)   --->   "%r_V_8 = mul i41 %r_V, %zext_ln1118" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 267 'mul' 'r_V_8' <Predicate = (!icmp_ln1497)> <Delay = 8.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%z1_V = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %r_V_8, i32 11, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:767]   --->   Operation 268 'partselect' 'z1_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i41.i32.i32(i41 %r_V_8, i32 31, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 269 'partselect' 'a_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_8, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 270 'bitselect' 'tmp_74' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_s = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %r_V_8, i32 12, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 271 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%sf = call i28 @_ssdm_op_BitConcatenate.i28.i5.i23(i5 -16, i23 %tmp_s)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 272 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_31 = call i29 @_ssdm_op_BitConcatenate.i29.i5.i24(i5 -16, i24 %z1_V)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 273 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln1333 = zext i28 %sf to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 274 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%eZ_V = select i1 %tmp_74, i29 %tmp_31, i29 %zext_ln1333" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 275 'select' 'eZ_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_32 = call i20 @_ssdm_op_PartSelect.i20.i41.i32.i32(i41 %r_V_8, i32 11, i32 30)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 276 'partselect' 'tmp_32' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %tmp_32, i8 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 277 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln703 = zext i28 %lhs_V to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 278 'zext' 'zext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (2.46ns) (out node of the LUT)   --->   "%add_ln703 = add i29 %zext_ln703, %eZ_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 279 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%r_V_3 = zext i4 %a_V to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 280 'zext' 'r_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i24 %z1_V to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 281 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_9 = mul i28 %zext_ln1118_1, %r_V_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 282 'mul' 'r_V_9' <Predicate = (!icmp_ln1497)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln703_1 = zext i28 %r_V_9 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 283 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = sub i29 %add_ln703, %zext_ln703_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 284 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i4 %a_V to i64" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 285 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_6 = getelementptr [16 x i18]* @log_apfixed_reduce_s, i64 0, i64 %zext_ln544_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 286 'getelementptr' 'log_apfixed_reduce_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 287 [2/2] (3.25ns)   --->   "%p_Val2_42 = load i18* %log_apfixed_reduce_6, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 287 'load' 'p_Val2_42' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_33 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %ret_V, i32 14, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 288 'partselect' 'tmp_33' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %ret_V, i32 20, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:774]   --->   Operation 289 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.69>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%t_V_lcssa = phi i5 [ 14, %_ZN9ap_ufixedILi35ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 13, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ 12, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ 11, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ 10, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ 9, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ 8, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ 7, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ 6, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ 5, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ 4, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ 3, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ 2, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ 1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ 0, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ -1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ -2, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ -3, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ -4, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ -5, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ -6, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ -7, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ -8, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ -9, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ -10, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ -11, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ -12, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ %select_ln730, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ]" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 290 'phi' 't_V_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i5 %t_V_lcssa to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 291 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (6.43ns)   --->   "%r_V_7 = mul i28 %sext_ln1118, 2907269" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 292 'mul' 'r_V_7' <Predicate = (!icmp_ln1497)> <Delay = 6.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/2] (3.25ns)   --->   "%p_Val2_42 = load i18* %log_apfixed_reduce_6, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 293 'load' 'p_Val2_42' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i18 %p_Val2_42 to i22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 294 'zext' 'zext_ln203' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i9 %trunc_ln708_s to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 295 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (4.35ns)   --->   "%r_V_10 = mul i18 %zext_ln1116, %zext_ln1116" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 296 'mul' 'r_V_10' <Predicate = (!icmp_ln1497)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%r_V_s = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %r_V_10, i32 1, i32 17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 297 'partselect' 'r_V_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %tmp_33, i10 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 298 'bitconcatenate' 'lhs_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i25 %lhs_V_1 to i26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 299 'zext' 'zext_ln728' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i17 %r_V_s to i26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 300 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (2.34ns)   --->   "%ret_V_1 = sub i26 %zext_ln728, %zext_ln703_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 301 'sub' 'ret_V_1' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_1, i32 10, i32 25)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 302 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_34 = call i22 @_ssdm_op_PartSelect.i22.i28.i32.i32(i28 %r_V_7, i32 6, i32 27)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 303 'partselect' 'tmp_34' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (2.25ns)   --->   "%add_ln703_22 = add i22 %log_sum_V, %zext_ln203" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 304 'add' 'add_ln703_22' <Predicate = (!icmp_ln1497)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500]   --->   Operation 305 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%sum_V = sext i16 %trunc_ln to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 306 'sext' 'sum_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %tmp_34, i6 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 307 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln1 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 308 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %add_ln703_22 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 309 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_23 = add i29 %sext_ln703, %sum_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 310 'add' 'add_ln703_23' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 311 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%log_base_V = add i29 %add_ln703_23, %sext_ln703_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 311 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 4.28> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %log_base_V, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:783]   --->   Operation 312 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln703_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %p_Result_7, i9 -256)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 313 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i10 %shl_ln703_1 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 314 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (2.46ns)   --->   "%log_base_V_1 = add i29 %sext_ln703_2, %log_base_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 315 'add' 'log_base_V_1' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i20 @_ssdm_op_PartSelect.i20.i29.i32.i32(i29 %log_base_V_1, i32 9, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 316 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%r_V_6 = sext i20 %trunc_ln708_35 to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 317 'sext' 'r_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 318 'br' <Predicate = (!icmp_ln1497)> <Delay = 1.76>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%agg_result_V_0 = phi i28 [ %r_V_6, %_ZN9ap_ufixedILi42ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ -134217728, %_ZN8ap_fixedILi28ELi15EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 319 'phi' 'agg_result_V_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "ret i28 %agg_result_V_0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:792]   --->   Operation 320 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.56ns
The critical path consists of the following:
	wire read on port 'x_V' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:509) [6]  (0 ns)
	'xor' operation ('xor_ln730', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) [14]  (0.978 ns)
	'and' operation ('and_ln730_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) [19]  (0 ns)
	'and' operation ('and_ln730_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) [20]  (0 ns)
	'or' operation ('or_ln730', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) [23]  (0.978 ns)
	multiplexor before 'phi' operation ('t_V_lcssa', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) with incoming values : ('select_ln730', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) [277]  (2.6 ns)

 <State 2>: 5.02ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727) ('shl_ln', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_4', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_5', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_6', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_7', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_8', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_9', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_s', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_10', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_11', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_12', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_13', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_14', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_15', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_16', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_17', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_18', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_19', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_20', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_21', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_22', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_23', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_24', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732) ('select_ln730_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730) [278]  (0 ns)
	multiplexor before 'phi' operation ('index0.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747) with incoming values : ('p_Result_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:748) ('p_Result_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747) [290]  (1.77 ns)
	'phi' operation ('index0.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747) with incoming values : ('p_Result_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:748) ('p_Result_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747) [290]  (0 ns)
	'getelementptr' operation ('log_apfixed_reduce_4', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755) [292]  (0 ns)
	'load' operation ('b_frac_tilde_inverse.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755) on array 'log_apfixed_reduce_3' [293]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755) on array 'log_apfixed_reduce_3' [293]  (3.25 ns)

 <State 4>: 8.49ns
The critical path consists of the following:
	'mul' operation ('r.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760) [298]  (8.49 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[315] ('r.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) [313]  (3.36 ns)
	'sub' operation of DSP[315] ('ret.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) [315]  (3.02 ns)

 <State 6>: 6.69ns
The critical path consists of the following:
	'mul' operation ('r.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775) [323]  (4.35 ns)
	'sub' operation ('ret.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775) [328]  (2.34 ns)

 <State 7>: 8.52ns
The critical path consists of the following:
	'add' operation ('add_ln703_23', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778) [336]  (0 ns)
	'add' operation ('log_base.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778) [337]  (4.28 ns)
	'add' operation ('log_base.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785) [341]  (2.46 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:787) [346]  (1.77 ns)
	'phi' operation ('r.V') with incoming values : ('r.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:787) [346]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
