<!-- Compiled by morty-0.9.0 / 2024-02-21 10:08:20.232601867 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_xbar</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.Cfg" class="impl"><code class="in-band"><a href="#parameter.Cfg">Cfg</a><span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock">
</div><h3 id="parameter.aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.aw_chan_t">aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.w_chan_t" class="impl"><code class="in-band"><a href="#parameter.w_chan_t">w_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.b_chan_t" class="impl"><code class="in-band"><a href="#parameter.b_chan_t">b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.ar_chan_t">ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.r_chan_t" class="impl"><code class="in-band"><a href="#parameter.r_chan_t">r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_req_t">axi_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_resp_t" class="impl"><code class="in-band"><a href="#parameter.axi_resp_t">axi_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band"><a href="#parameter.rule_t">rule_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.MstIdxWidth" class="impl"><code class="in-band"><a href="#parameter.MstIdxWidth">MstIdxWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ports_req_i" class="impl"><code class="in-band"><a href="#port.slv_ports_req_i">slv_ports_req_i</a><span class="type-annotation">: input  axi_req_t  [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ports_resp_o" class="impl"><code class="in-band"><a href="#port.slv_ports_resp_o">slv_ports_resp_o</a><span class="type-annotation">: output axi_resp_t [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mst_ports_req_o" class="impl"><code class="in-band"><a href="#port.mst_ports_req_o">mst_ports_req_o</a><span class="type-annotation">: output axi_req_t  [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.mst_ports_resp_i" class="impl"><code class="in-band"><a href="#port.mst_ports_resp_i">mst_ports_resp_i</a><span class="type-annotation">: input  axi_resp_t [Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band"><a href="#port.addr_map_i">addr_map_i</a><span class="type-annotation">: input  rule_t [Cfg.NoAddrRules-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.en_default_mst_port_i" class="impl"><code class="in-band"><a href="#port.en_default_mst_port_i">en_default_mst_port_i</a><span class="type-annotation">: input  logic  [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.default_mst_port_i" class="impl"><code class="in-band"><a href="#port.default_mst_port_i">default_mst_port_i</a><span class="type-annotation">: input  logic  [Cfg.NoSlvPorts-1:0][MstIdxWidth-1:0]</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_port_idx_t.html">mst_port_idx_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_aw_chan_t.html">full_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_w_chan_t.html">full_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_b_chan_t.html">full_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_ar_chan_t.html">full_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_r_chan_t.html">full_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_req_t.html">full_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.full_resp_t.html">full_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_aw_select" class="impl"><code class="in-band"><a href="#signal.slv_aw_select">slv_aw_select</a><span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock">
</div><h3 id="signal.slv_ar_select" class="impl"><code class="in-band"><a href="#signal.slv_ar_select">slv_ar_select</a><span class="type-annotation">: mst_port_idx_t</span></code></h3><div class="docblock">
</div><h3 id="signal.decerr_req" class="impl"><code class="in-band"><a href="#signal.decerr_req">decerr_req</a><span class="type-annotation">: full_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.decerr_resp" class="impl"><code class="in-band"><a href="#signal.decerr_resp">decerr_resp</a><span class="type-annotation">: full_resp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
