{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666362034368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666362034368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 11:20:34 2022 " "Processing started: Fri Oct 21 11:20:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666362034368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362034368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_intermediario -c Aula7e8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_intermediario -c Aula7e8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362034368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666362034768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_intermediario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_intermediario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_intermediario-arquitetura " "Found design unit 1: contador_intermediario-arquitetura" {  } { { "contador_intermediario.vhd" "" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041730 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_intermediario " "Found entity 1: contador_intermediario" {  } { { "contador_intermediario.vhd" "" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keydebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyDebounce-comportamento " "Found design unit 1: keyDebounce-comportamento" {  } { { "keyDebounce.vhd" "" { Text "C:/descomp/contador_intermediario/keyDebounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041730 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyDebounce " "Found entity 1: keyDebounce" {  } { { "keyDebounce.vhd" "" { Text "C:/descomp/contador_intermediario/keyDebounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexcomponent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexcomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexComponent-arch_name " "Found design unit 1: hexComponent-arch_name" {  } { { "hexComponent.vhd" "" { Text "C:/descomp/contador_intermediario/hexComponent.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexComponent " "Found entity 1: hexComponent" {  } { { "hexComponent.vhd" "" { Text "C:/descomp/contador_intermediario/hexComponent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/descomp/contador_intermediario/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/descomp/contador_intermediario/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/descomp/contador_intermediario/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/descomp/contador_intermediario/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopGenerico-comportamento " "Found design unit 1: flipFlopGenerico-comportamento" {  } { { "flipFlopGenerico.vhd" "" { Text "C:/descomp/contador_intermediario/flipFlopGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopGenerico " "Found entity 1: flipFlopGenerico" {  } { { "flipFlopGenerico.vhd" "" { Text "C:/descomp/contador_intermediario/flipFlopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergeneric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergeneric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGeneric-comportamento " "Found design unit 1: decoderGeneric-comportamento" {  } { { "decoderGeneric.vhd" "" { Text "C:/descomp/contador_intermediario/decoderGeneric.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGeneric " "Found entity 1: decoderGeneric" {  } { { "decoderGeneric.vhd" "" { Text "C:/descomp/contador_intermediario/decoderGeneric.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenericonx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenericonx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoNx1-comportamento " "Found design unit 1: muxGenericoNx1-comportamento" {  } { { "muxGenericoNx1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenericoNx1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoNx1 " "Found entity 1: muxGenericoNx1" {  } { { "muxGenericoNx1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenericoNx1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/descomp/contador_intermediario/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/descomp/contador_intermediario/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/descomp/contador_intermediario/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/descomp/contador_intermediario/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/descomp/contador_intermediario/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/descomp/contador_intermediario/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/contador_intermediario/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/contador_intermediario/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/descomp/contador_intermediario/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/descomp/contador_intermediario/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/descomp/contador_intermediario/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/descomp/contador_intermediario/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/contador_intermediario/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/contador_intermediario/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/contador_intermediario/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcomponent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledcomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledComponent-arch_name " "Found design unit 1: ledComponent-arch_name" {  } { { "ledComponent.vhd" "" { Text "C:/descomp/contador_intermediario/ledComponent.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledComponent " "Found entity 1: ledComponent" {  } { { "ledComponent.vhd" "" { Text "C:/descomp/contador_intermediario/ledComponent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/descomp/contador_intermediario/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/descomp/contador_intermediario/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1portas-comportamento " "Found design unit 1: buffer_3_state_1portas-comportamento" {  } { { "buffer_3_state_1portas.vhd" "" { Text "C:/descomp/contador_intermediario/buffer_3_state_1portas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1portas " "Found entity 1: buffer_3_state_1portas" {  } { { "buffer_3_state_1portas.vhd" "" { Text "C:/descomp/contador_intermediario/buffer_3_state_1portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicakeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicakeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaKeys-comportamento " "Found design unit 1: logicaKeys-comportamento" {  } { { "logicaKeys.vhd" "" { Text "C:/descomp/contador_intermediario/logicaKeys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041760 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaKeys " "Found entity 1: logicaKeys" {  } { { "logicaKeys.vhd" "" { Text "C:/descomp/contador_intermediario/logicaKeys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/descomp/contador_intermediario/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041760 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/descomp/contador_intermediario/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666362041760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362041760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_intermediario " "Elaborating entity \"contador_intermediario\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666362041800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "contador_intermediario.vhd" "CPU" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX_EntradaB_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX_EntradaB_ULA\"" {  } { { "CPU.vhd" "MUX_EntradaB_ULA" { Text "C:/descomp/contador_intermediario/CPU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGeneric CPU:CPU\|decoderGeneric:DEC_instrucao " "Elaborating entity \"decoderGeneric\" for hierarchy \"CPU:CPU\|decoderGeneric:DEC_instrucao\"" {  } { { "CPU.vhd" "DEC_instrucao" { Text "C:/descomp/contador_intermediario/CPU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopGenerico CPU:CPU\|flipFlopGenerico:REG_FLAG_ZERO " "Elaborating entity \"flipFlopGenerico\" for hierarchy \"CPU:CPU\|flipFlopGenerico:REG_FLAG_ZERO\"" {  } { { "CPU.vhd" "REG_FLAG_ZERO" { Text "C:/descomp/contador_intermediario/CPU.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/descomp/contador_intermediario/CPU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\"" {  } { { "CPU.vhd" "BANCO_REG" { Text "C:/descomp/contador_intermediario/CPU.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenericoNx1 CPU:CPU\|muxGenericoNx1:MUX_PC " "Elaborating entity \"muxGenericoNx1\" for hierarchy \"CPU:CPU\|muxGenericoNx1:MUX_PC\"" {  } { { "CPU.vhd" "MUX_PC" { Text "C:/descomp/contador_intermediario/CPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REG_RETORNO " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REG_RETORNO\"" {  } { { "CPU.vhd" "REG_RETORNO" { Text "C:/descomp/contador_intermediario/CPU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/descomp/contador_intermediario/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "contador_intermediario.vhd" "ROM" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "contador_intermediario.vhd" "RAM" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DEC_Blocos " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DEC_Blocos\"" {  } { { "contador_intermediario.vhd" "DEC_Blocos" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledComponent ledComponent:logica_LED " "Elaborating entity \"ledComponent\" for hierarchy \"ledComponent:logica_LED\"" {  } { { "contador_intermediario.vhd" "logica_LED" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico ledComponent:logica_LED\|registradorGenerico:LED0to7 " "Elaborating entity \"registradorGenerico\" for hierarchy \"ledComponent:logica_LED\|registradorGenerico:LED0to7\"" {  } { { "ledComponent.vhd" "LED0to7" { Text "C:/descomp/contador_intermediario/ledComponent.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexComponent hexComponent:comp_HEX0 " "Elaborating entity \"hexComponent\" for hierarchy \"hexComponent:comp_HEX0\"" {  } { { "contador_intermediario.vhd" "comp_HEX0" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico hexComponent:comp_HEX0\|registradorGenerico:REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"hexComponent:comp_HEX0\|registradorGenerico:REG\"" {  } { { "hexComponent.vhd" "REG" { Text "C:/descomp/contador_intermediario/hexComponent.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg hexComponent:comp_HEX0\|conversorHex7Seg:converSeg " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"hexComponent:comp_HEX0\|conversorHex7Seg:converSeg\"" {  } { { "hexComponent.vhd" "converSeg" { Text "C:/descomp/contador_intermediario/hexComponent.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:switch8entradas " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:switch8entradas\"" {  } { { "contador_intermediario.vhd" "switch8entradas" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1portas buffer_3_state_1portas:switch8 " "Elaborating entity \"buffer_3_state_1portas\" for hierarchy \"buffer_3_state_1portas:switch8\"" {  } { { "contador_intermediario.vhd" "switch8" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaKeys logicaKeys:logicaKeys " "Elaborating entity \"logicaKeys\" for hierarchy \"logicaKeys:logicaKeys\"" {  } { { "contador_intermediario.vhd" "logicaKeys" { Text "C:/descomp/contador_intermediario/contador_intermediario.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyDebounce logicaKeys:logicaKeys\|keyDebounce:KEY_0 " "Elaborating entity \"keyDebounce\" for hierarchy \"logicaKeys:logicaKeys\|keyDebounce:KEY_0\"" {  } { { "logicaKeys.vhd" "KEY_0" { Text "C:/descomp/contador_intermediario/logicaKeys.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector logicaKeys:logicaKeys\|keyDebounce:KEY_0\|edgeDetector:KEY A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"logicaKeys:logicaKeys\|keyDebounce:KEY_0\|edgeDetector:KEY\"" {  } { { "keyDebounce.vhd" "KEY" { Text "C:/descomp/contador_intermediario/keyDebounce.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362041860 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/descomp/contador_intermediario/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1666362042120 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/descomp/contador_intermediario/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1666362042120 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666362042120 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[7\]\" " "Converted tri-state node \"Data_IN\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[6\]\" " "Converted tri-state node \"Data_IN\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[5\]\" " "Converted tri-state node \"Data_IN\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[4\]\" " "Converted tri-state node \"Data_IN\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[3\]\" " "Converted tri-state node \"Data_IN\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[2\]\" " "Converted tri-state node \"Data_IN\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[1\]\" " "Converted tri-state node \"Data_IN\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[0\]\" " "Converted tri-state node \"Data_IN\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/descomp/contador_intermediario/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666362042130 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1666362042130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666362043070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666362043809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666362043809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1169 " "Implemented 1169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666362043889 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666362043889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1101 " "Implemented 1101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666362043889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666362043889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666362043909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 11:20:43 2022 " "Processing ended: Fri Oct 21 11:20:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666362043909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666362043909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666362043909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666362043909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666362045030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666362045040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 11:20:44 2022 " "Processing started: Fri Oct 21 11:20:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666362045040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666362045040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador_intermediario -c Aula7e8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador_intermediario -c Aula7e8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666362045040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666362045142 ""}
{ "Info" "0" "" "Project  = contador_intermediario" {  } {  } 0 0 "Project  = contador_intermediario" 0 0 "Fitter" 0 0 1666362045143 ""}
{ "Info" "0" "" "Revision = Aula7e8" {  } {  } 0 0 "Revision = Aula7e8" 0 0 "Fitter" 0 0 1666362045143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666362045271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Aula7e8 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Aula7e8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666362045283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666362045318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666362045318 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666362045542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666362045562 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1666362049643 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 600 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 600 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1666362049763 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1666362049763 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666362049763 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666362049773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666362049773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666362049773 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666362049783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666362049783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666362049783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula7e8.sdc " "Synopsys Design Constraints File file not found: 'Aula7e8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666362050374 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666362050374 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666362050394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666362050394 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666362050394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666362050454 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666362050454 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666362050454 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666362050524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666362052687 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1666362052977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666362104414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666362133672 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666362135437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666362135437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666362136610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/descomp/contador_intermediario/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666362139525 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666362139525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666362149318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666362149318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666362149318 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.32 " "Total time spent on timing analysis during the Fitter is 2.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666362151759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666362151779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666362152379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666362152379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666362152989 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666362157029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/descomp/contador_intermediario/output_files/Aula7e8.fit.smsg " "Generated suppressed messages file C:/descomp/contador_intermediario/output_files/Aula7e8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666362157320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6420 " "Peak virtual memory: 6420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666362157880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 11:22:37 2022 " "Processing ended: Fri Oct 21 11:22:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666362157880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666362157880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666362157880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666362157880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666362158931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666362158931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 11:22:38 2022 " "Processing started: Fri Oct 21 11:22:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666362158931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666362158931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador_intermediario -c Aula7e8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador_intermediario -c Aula7e8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666362158931 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666362162155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666362162365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 11:22:42 2022 " "Processing ended: Fri Oct 21 11:22:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666362162365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666362162365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666362162365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666362162365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666362163026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666362163546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666362163546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 11:22:43 2022 " "Processing started: Fri Oct 21 11:22:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666362163546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666362163546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador_intermediario -c Aula7e8 " "Command: quartus_sta contador_intermediario -c Aula7e8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666362163546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666362163636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666362164267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula7e8.sdc " "Synopsys Design Constraints File file not found: 'Aula7e8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666362164668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666362164678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666362164678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666362164678 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666362164678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666362164678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666362164678 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666362164678 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666362164688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666362164758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666362164758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.523 " "Worst-case setup slack is -9.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.523           -4027.363 CLOCK_50  " "   -9.523           -4027.363 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.541 " "Worst-case hold slack is 0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 CLOCK_50  " "    0.541               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.543 " "Worst-case recovery slack is -3.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543              -3.543 KEY\[0\]  " "   -3.543              -3.543 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508              -3.508 KEY\[1\]  " "   -3.508              -3.508 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.672 " "Worst-case removal slack is 0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 KEY\[1\]  " "    0.672               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 KEY\[0\]  " "    0.843               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.902 " "Worst-case minimum pulse width slack is -0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -1.607 KEY\[1\]  " "   -0.902              -1.607 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757              -1.295 KEY\[0\]  " "   -0.757              -1.295 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -539.978 CLOCK_50  " "   -0.538            -539.978 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362164778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362164778 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666362164788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666362164818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666362165898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666362165998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666362166018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666362166018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.534 " "Worst-case setup slack is -9.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.534           -3937.430 CLOCK_50  " "   -9.534           -3937.430 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362166018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.570 " "Worst-case hold slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 CLOCK_50  " "    0.570               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362166018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.902 " "Worst-case recovery slack is -3.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.902              -3.902 KEY\[0\]  " "   -3.902              -3.902 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.850              -3.850 KEY\[1\]  " "   -3.850              -3.850 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362166028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.842 " "Worst-case removal slack is 0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 KEY\[1\]  " "    0.842               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 KEY\[0\]  " "    1.052               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362166028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.966 " "Worst-case minimum pulse width slack is -0.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966              -1.829 KEY\[1\]  " "   -0.966              -1.829 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -1.466 KEY\[0\]  " "   -0.821              -1.466 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -479.107 CLOCK_50  " "   -0.538            -479.107 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362166028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362166028 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666362166038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666362166188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666362167148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666362167238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666362167248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666362167248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.332 " "Worst-case setup slack is -4.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.332           -1863.248 CLOCK_50  " "   -4.332           -1863.248 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLOCK_50  " "    0.201               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.592 " "Worst-case recovery slack is -1.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592              -1.592 KEY\[0\]  " "   -1.592              -1.592 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -1.525 KEY\[1\]  " "   -1.525              -1.525 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.367 " "Worst-case removal slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 KEY\[1\]  " "    0.367               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 KEY\[0\]  " "    0.486               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.947 " "Worst-case minimum pulse width slack is -0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -2.407 KEY\[1\]  " "   -0.947              -2.407 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -2.129 KEY\[0\]  " "   -0.868              -2.129 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -276.084 CLOCK_50  " "   -0.409            -276.084 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167268 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666362167278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666362167448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666362167448 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666362167448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.863 " "Worst-case setup slack is -3.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.863           -1604.326 CLOCK_50  " "   -3.863           -1604.326 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50  " "    0.192               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.468 " "Worst-case recovery slack is -1.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468              -1.468 KEY\[0\]  " "   -1.468              -1.468 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389              -1.389 KEY\[1\]  " "   -1.389              -1.389 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.373 " "Worst-case removal slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 KEY\[1\]  " "    0.373               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 KEY\[0\]  " "    0.509               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.941 " "Worst-case minimum pulse width slack is -0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941              -2.504 KEY\[1\]  " "   -0.941              -2.504 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -2.284 KEY\[0\]  " "   -0.877              -2.284 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -329.764 CLOCK_50  " "   -0.446            -329.764 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666362167468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666362167468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666362169109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666362169109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5112 " "Peak virtual memory: 5112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666362169169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 11:22:49 2022 " "Processing ended: Fri Oct 21 11:22:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666362169169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666362169169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666362169169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666362169169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666362169873 ""}
