

================================================================
== Vivado HLS Report for 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'
================================================================
* Date:           Mon Feb 20 14:22:41 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.614 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     51|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      19|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      19|     60|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1496_1_fu_48_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_2_fu_62_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_fu_34_p2    |   icmp   |      0|  0|  11|           6|           6|
    |select_ln86_1_fu_54_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln86_2_fu_66_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln86_fu_40_p3    |  select  |      0|  0|   6|           1|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  51|          21|          36|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_ce_reg             |  1|   0|    1|          0|
    |ap_return_int_reg     |  6|   0|    6|          0|
    |select_ln86_1_reg_78  |  6|   0|    6|          0|
    |select_ln86_reg_72    |  6|   0|    6|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 19|   0|   19|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|ap_return   | out |    6| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|x_0_V_read  |  in |    6|   ap_none  |                    x_0_V_read                    |    scalar    |
|x_1_V_read  |  in |    6|   ap_none  |                    x_1_V_read                    |    scalar    |
|x_2_V_read  |  in |    6|   ap_none  |                    x_2_V_read                    |    scalar    |
|x_3_V_read  |  in |    6|   ap_none  |                    x_3_V_read                    |    scalar    |
+------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %x_3_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 3 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %x_2_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 4 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %x_1_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %x_0_V_read)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%icmp_ln1496 = icmp ult i6 %x_0_V_read_1, %x_1_V_read_1" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 7 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.18ns)   --->   "%select_ln86 = select i1 %icmp_ln1496, i6 %x_1_V_read_1, i6 %x_0_V_read_1" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 8 'select' 'select_ln86' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%icmp_ln1496_1 = icmp ult i6 %x_2_V_read_1, %x_3_V_read_1" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 9 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.18ns)   --->   "%select_ln86_1 = select i1 %icmp_ln1496_1, i6 %x_3_V_read_1, i6 %x_2_V_read_1" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 10 'select' 'select_ln86_1' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln1496_2 = icmp ult i6 %select_ln86, %select_ln86_1" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 11 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.18ns)   --->   "%select_ln86_2 = select i1 %icmp_ln1496_2, i6 %select_ln86_1, i6 %select_ln86" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55]   --->   Operation 12 'select' 'select_ln86_2' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret i6 %select_ln86_2" [firmware/nnet_utils/nnet_common.h:55]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_3_V_read_1  (read  ) [ 000]
x_2_V_read_1  (read  ) [ 000]
x_1_V_read_1  (read  ) [ 000]
x_0_V_read_1  (read  ) [ 000]
icmp_ln1496   (icmp  ) [ 000]
select_ln86   (select) [ 011]
icmp_ln1496_1 (icmp  ) [ 000]
select_ln86_1 (select) [ 011]
icmp_ln1496_2 (icmp  ) [ 000]
select_ln86_2 (select) [ 000]
ret_ln55      (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="x_3_V_read_1_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="6" slack="0"/>
<pin id="12" dir="0" index="1" bw="6" slack="0"/>
<pin id="13" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="x_2_V_read_1_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="6" slack="0"/>
<pin id="18" dir="0" index="1" bw="6" slack="0"/>
<pin id="19" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="x_1_V_read_1_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="6" slack="0"/>
<pin id="24" dir="0" index="1" bw="6" slack="0"/>
<pin id="25" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="x_0_V_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="6" slack="0"/>
<pin id="30" dir="0" index="1" bw="6" slack="0"/>
<pin id="31" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="icmp_ln1496_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="6" slack="0"/>
<pin id="36" dir="0" index="1" bw="6" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="select_ln86_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="icmp_ln1496_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="select_ln86_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln1496_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="1"/>
<pin id="64" dir="0" index="1" bw="6" slack="1"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="select_ln86_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="1"/>
<pin id="69" dir="0" index="2" bw="6" slack="1"/>
<pin id="70" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="select_ln86_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="1"/>
<pin id="74" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="78" class="1005" name="select_ln86_1_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="1"/>
<pin id="80" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="8" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="6" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="28" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="22" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="52"><net_src comp="16" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="10" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="16" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="81"><net_src comp="54" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0_V_read | {}
	Port: x_1_V_read | {}
	Port: x_2_V_read | {}
	Port: x_3_V_read | {}
 - Input state : 
	Port: reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> : x_0_V_read | {1 }
	Port: reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> : x_1_V_read | {1 }
	Port: reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> : x_2_V_read | {1 }
	Port: reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> : x_3_V_read | {1 }
  - Chain level:
	State 1
		select_ln86 : 1
		select_ln86_1 : 1
	State 2
		select_ln86_2 : 1
		ret_ln55 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln1496_fu_34    |    0    |    11   |
|   icmp   |   icmp_ln1496_1_fu_48   |    0    |    11   |
|          |   icmp_ln1496_2_fu_62   |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |    select_ln86_fu_40    |    0    |    6    |
|  select  |   select_ln86_1_fu_54   |    0    |    6    |
|          |   select_ln86_2_fu_66   |    0    |    6    |
|----------|-------------------------|---------|---------|
|          | x_3_V_read_1_read_fu_10 |    0    |    0    |
|   read   | x_2_V_read_1_read_fu_16 |    0    |    0    |
|          | x_1_V_read_1_read_fu_22 |    0    |    0    |
|          | x_0_V_read_1_read_fu_28 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    51   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|select_ln86_1_reg_78|    6   |
| select_ln86_reg_72 |    6   |
+--------------------+--------+
|        Total       |   12   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   51   |
+-----------+--------+--------+
