#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 21 19:21:52 2019
# Process ID: 23411
# Current directory: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds
# Command line: vivado -log build/vivado.log -jou build/vivado.jou -mode batch -source place_design.tcl
# Log file: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/vivado.log
# Journal file: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/vivado.jou
#-----------------------------------------------------------
source place_design.tcl
# cd ./build
# read_checkpoint opt_design.dcp
Command: read_checkpoint opt_design.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7a35ticsg324-1L' does not match the current project part 'xc7k70tfbv676-1'.
# link_design
Command: link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xc7a35ticsg324-1L
Design is defaulting to dcp top: top_blink_leds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2108.789 ; gain = 0.000 ; free physical = 698 ; free virtual = 11173
Restored from archive | CPU: 0.190000 secs | Memory: 1.065933 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2108.789 ; gain = 0.000 ; free physical = 698 ; free virtual = 11173
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.789 ; gain = 0.000 ; free physical = 698 ; free virtual = 11173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2108.789 ; gain = 612.922 ; free physical = 698 ; free virtual = 11173
# place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.398 ; gain = 0.000 ; free physical = 711 ; free virtual = 11169
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c5abd8c9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2186.398 ; gain = 0.000 ; free physical = 711 ; free virtual = 11169
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.398 ; gain = 0.000 ; free physical = 708 ; free virtual = 11168

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 113f8b3bd

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2233.223 ; gain = 46.824 ; free physical = 707 ; free virtual = 11167

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3cc0df0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 706 ; free virtual = 11166

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3cc0df0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 706 ; free virtual = 11166
Phase 1 Placer Initialization | Checksum: 1c3cc0df0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 706 ; free virtual = 11166

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c3cc0df0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 705 ; free virtual = 11165

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 180ea3b9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 700 ; free virtual = 11160
Phase 2 Global Placement | Checksum: 180ea3b9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 700 ; free virtual = 11160

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180ea3b9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 700 ; free virtual = 11160

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 700 ; free virtual = 11160

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 700 ; free virtual = 11160

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 700 ; free virtual = 11160

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 698 ; free virtual = 11158

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 698 ; free virtual = 11158

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 698 ; free virtual = 11158
Phase 3 Detail Placement | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2265.238 ; gain = 78.840 ; free physical = 698 ; free virtual = 11158

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2266.242 ; gain = 79.844 ; free physical = 698 ; free virtual = 11158

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2266.242 ; gain = 79.844 ; free physical = 699 ; free virtual = 11159

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2266.242 ; gain = 79.844 ; free physical = 699 ; free virtual = 11159

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2266.242 ; gain = 0.000 ; free physical = 699 ; free virtual = 11159
Phase 4.4 Final Placement Cleanup | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2266.242 ; gain = 79.844 ; free physical = 699 ; free virtual = 11159
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176d28740

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2266.242 ; gain = 79.844 ; free physical = 699 ; free virtual = 11159
Ending Placer Task | Checksum: 15b9b707c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2266.242 ; gain = 79.844 ; free physical = 699 ; free virtual = 11159
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# write_checkpoint -force place_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2266.242 ; gain = 0.000 ; free physical = 704 ; free virtual = 11164
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2266.242 ; gain = 0.000 ; free physical = 703 ; free virtual = 11164
INFO: [Common 17-1381] The checkpoint '/home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/place_design.dcp' has been generated.
# report_timing_summary -file place_design_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 19:22:18 2019...
