

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Aug  5 15:23:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.426|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1021|  1021|  1021|  1021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1019|  1019|         7|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    616|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     475|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     739|   1747|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U12  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U13  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U14  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U15  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 264|  956|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nfYi_U16  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_340_p2       |     *    |      0|  0|  17|           5|           4|
    |add_ln10_fu_235_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_261_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln29_2_fu_390_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_3_fu_411_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln29_4_fu_443_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_fu_358_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln36_3_fu_477_p2     |     +    |      0|  0|  12|          11|          11|
    |c_fu_483_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_241_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_305_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_437_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln29_fu_384_p2       |     -    |      0|  0|  12|          12|          12|
    |sub_ln36_fu_471_p2       |     -    |      0|  0|  12|          11|          11|
    |and_ln29_2_fu_612_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_618_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_701_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_707_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_790_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_796_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_8_fu_299_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_528_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_229_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_247_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_293_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_10_fu_671_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_11_fu_683_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_12_fu_689_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_13_fu_754_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_14_fu_760_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_15_fu_772_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_16_fu_778_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_516_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_5_fu_576_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_6_fu_582_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_7_fu_594_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_8_fu_600_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_9_fu_665_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_fu_510_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln27_fu_401_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_2_fu_588_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_606_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_4_fu_677_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_695_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_766_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_7_fu_784_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_522_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_311_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_214_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_219_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_224_p1            |  select  |      0|  0|  32|           1|          32|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_267_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln29_4_fu_275_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_5_fu_253_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln36_1_fu_324_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_fu_316_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_288_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 616|         380|         309|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_200_p4  |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_166_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_188_p4  |   9|          2|    4|          8|
    |c_0_reg_196                   |   9|          2|    4|          8|
    |f_0_reg_162                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_151      |   9|          2|   10|         20|
    |indvar_flatten_reg_173        |   9|          2|    8|         16|
    |r_0_reg_184                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 111|         24|   43|         88|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln29_4_reg_866                 |  12|   0|   12|          0|
    |add_ln36_3_reg_871                 |  11|   0|   11|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |c_0_reg_196                        |   4|   0|    4|          0|
    |c_reg_876                          |   4|   0|    4|          0|
    |conv_1_out_0_load_1_reg_910        |  32|   0|   32|          0|
    |conv_1_out_0_load_reg_881          |  32|   0|   32|          0|
    |conv_1_out_1_load_1_reg_943        |  32|   0|   32|          0|
    |conv_1_out_1_load_reg_929          |  32|   0|   32|          0|
    |f_0_reg_162                        |   3|   0|    3|          0|
    |icmp_ln10_reg_823                  |   1|   0|    1|          0|
    |icmp_ln13_reg_832                  |   1|   0|    1|          0|
    |indvar_flatten13_reg_151           |  10|   0|   10|          0|
    |indvar_flatten_reg_173             |   8|   0|    8|          0|
    |r_0_reg_184                        |   4|   0|    4|          0|
    |select_ln29_1_reg_922              |  32|   0|   32|          0|
    |select_ln29_2_reg_936              |  32|   0|   32|          0|
    |select_ln29_5_reg_839              |   3|   0|    3|          0|
    |select_ln29_reg_903                |  32|   0|   32|          0|
    |select_ln36_1_reg_851              |   4|   0|    4|          0|
    |zext_ln29_5_reg_856                |  12|   0|   64|         52|
    |zext_ln29_5_reg_856_pp0_iter2_reg  |  12|   0|   64|         52|
    |zext_ln29_8_reg_888                |  12|   0|   64|         52|
    |zext_ln29_8_reg_888_pp0_iter3_reg  |  12|   0|   64|         52|
    |add_ln36_3_reg_871                 |  64|  32|   11|          0|
    |icmp_ln10_reg_823                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 475|  64|  567|        208|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_1_out_0_address0  | out |   11|  ap_memory | conv_1_out_0 |     array    |
|conv_1_out_0_ce0       | out |    1|  ap_memory | conv_1_out_0 |     array    |
|conv_1_out_0_q0        |  in |   32|  ap_memory | conv_1_out_0 |     array    |
|conv_1_out_0_address1  | out |   11|  ap_memory | conv_1_out_0 |     array    |
|conv_1_out_0_ce1       | out |    1|  ap_memory | conv_1_out_0 |     array    |
|conv_1_out_0_q1        |  in |   32|  ap_memory | conv_1_out_0 |     array    |
|conv_1_out_1_address0  | out |   11|  ap_memory | conv_1_out_1 |     array    |
|conv_1_out_1_ce0       | out |    1|  ap_memory | conv_1_out_1 |     array    |
|conv_1_out_1_q0        |  in |   32|  ap_memory | conv_1_out_1 |     array    |
|conv_1_out_1_address1  | out |   11|  ap_memory | conv_1_out_1 |     array    |
|conv_1_out_1_ce1       | out |    1|  ap_memory | conv_1_out_1 |     array    |
|conv_1_out_1_q1        |  in |   32|  ap_memory | conv_1_out_1 |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [cnn/max_pool_1.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_5, %Col_Loop ]" [cnn/max_pool_1.cpp:29]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13, %Col_Loop ]" [cnn/max_pool_1.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln36_1, %Col_Loop ]" [cnn/max_pool_1.cpp:36]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten13, -10" [cnn/max_pool_1.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten13, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 17 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [cnn/max_pool_1.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn/max_pool_1.cpp:10]   --->   Operation 19 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn/max_pool_1.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [cnn/max_pool_1.cpp:13]   --->   Operation 22 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 23 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.4>
ST_3 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:29]   --->   Operation 24 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %select_ln29_5 to i11" [cnn/max_pool_1.cpp:36]   --->   Operation 25 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i3 %select_ln29_5 to i12" [cnn/max_pool_1.cpp:36]   --->   Operation 26 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn/max_pool_1.cpp:29]   --->   Operation 27 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:16]   --->   Operation 28 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_8 = and i1 %icmp_ln16, %xor_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 29 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_4" [cnn/max_pool_1.cpp:13]   --->   Operation 30 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln29_8, %icmp_ln13" [cnn/max_pool_1.cpp:36]   --->   Operation 31 'or' 'or_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:36]   --->   Operation 32 'select' 'select_ln36' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.02ns)   --->   "%select_ln36_1 = select i1 %and_ln29_8, i4 %r, i4 %select_ln29_4" [cnn/max_pool_1.cpp:36]   --->   Operation 33 'select' 'select_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i4 %select_ln36_1 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 34 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %select_ln36_1 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 35 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i9 26, %zext_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 36 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (3.36ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 13, %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 37 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln36, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i5 %shl_ln to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 39 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln29 = add i9 %zext_ln29_3, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 40 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 41 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i10 %tmp to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 43 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i12 %p_shl4_cast, %zext_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 44 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_2 = add i12 %zext_ln36_4, %sub_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 45 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i12 %add_ln29_2 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 46 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [2028 x float]* @conv_1_out_0, i64 0, i64 %zext_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 47 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 48 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%or_ln27 = or i5 %shl_ln, 1" [cnn/max_pool_1.cpp:27]   --->   Operation 49 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%zext_ln29_6 = zext i5 %or_ln27 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 50 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln29_3 = add i9 %zext_ln29_6, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 51 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_3, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 52 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_3, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 53 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i10 %tmp_12 to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 54 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i12 %p_shl2_cast, %zext_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 55 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i12 %zext_ln36_4, %sub_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 56 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i4 %select_ln36 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 57 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36 = add i8 %zext_ln36_6, %mul_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 58 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [cnn/max_pool_1.cpp:36]   --->   Operation 59 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [cnn/max_pool_1.cpp:36]   --->   Operation 60 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i9 %tmp_13 to i11" [cnn/max_pool_1.cpp:36]   --->   Operation 61 'zext' 'zext_ln36_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl_cast, %zext_ln36_7" [cnn/max_pool_1.cpp:36]   --->   Operation 62 'sub' 'sub_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_3 = add i11 %zext_ln36, %sub_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 63 'add' 'add_ln36_3' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln36" [cnn/max_pool_1.cpp:16]   --->   Operation 64 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 65 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 66 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 66 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i12 %add_ln29_4 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [2028 x float]* @conv_1_out_0, i64 0, i64 %zext_ln29_8" [cnn/max_pool_1.cpp:29]   --->   Operation 68 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 69 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [2028 x float]* @conv_1_out_1, i64 0, i64 %zext_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 70 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_1_out_0_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 71 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 72 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 73 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_7, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 74 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (2.44ns)   --->   "%icmp_ln29_4 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 75 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_4, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 76 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 77 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_8" [cnn/max_pool_1.cpp:29]   --->   Operation 78 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_1_out_0_load, float 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 79 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 80 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 81 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp ogt float %conv_1_out_0_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 81 'fcmp' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 82 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [2028 x float]* @conv_1_out_1, i64 0, i64 %zext_ln29_8" [cnn/max_pool_1.cpp:29]   --->   Operation 83 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_1_out_0_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 84 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 85 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 86 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %select_ln29 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 87 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 88 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 89 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.55ns)   --->   "%icmp_ln29_5 = icmp ne i8 %tmp_9, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 90 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (2.44ns)   --->   "%icmp_ln29_6 = icmp eq i23 %trunc_ln29_2, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 91 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_6, %icmp_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 92 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln29_7 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 93 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln29_8 = icmp eq i23 %trunc_ln29_3, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 94 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_8, %icmp_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 95 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 96 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp ogt float %conv_1_out_0_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 97 'fcmp' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_1" [cnn/max_pool_1.cpp:29]   --->   Operation 98 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_1_out_0_load_1, float %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 99 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 100 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 101 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_1_load, %select_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 101 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 102 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %conv_1_out_1_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 103 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 104 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 105 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %select_ln29_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 106 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 107 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 108 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.55ns)   --->   "%icmp_ln29_9 = icmp ne i8 %tmp_2, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 109 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (2.44ns)   --->   "%icmp_ln29_10 = icmp eq i23 %trunc_ln29_4, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 110 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_10, %icmp_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 111 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.55ns)   --->   "%icmp_ln29_11 = icmp ne i8 %tmp_3, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 112 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (2.44ns)   --->   "%icmp_ln29_12 = icmp eq i23 %trunc_ln29_5, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 113 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_12, %icmp_ln29_11" [cnn/max_pool_1.cpp:29]   --->   Operation 114 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, %or_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 115 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_1_load, %select_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 116 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, %tmp_4" [cnn/max_pool_1.cpp:29]   --->   Operation 117 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_5, float %conv_1_out_1_load, float %select_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 118 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 119 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 120 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_1_out_1_load_1, %select_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 120 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 122 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str241) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str241)" [cnn/max_pool_1.cpp:17]   --->   Operation 125 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str342) nounwind" [cnn/max_pool_1.cpp:18]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %conv_1_out_1_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 127 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 128 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 129 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %select_ln29_2 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 130 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 131 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 132 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln29_13 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 133 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln29_14 = icmp eq i23 %trunc_ln29_6, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 134 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_14, %icmp_ln29_13" [cnn/max_pool_1.cpp:29]   --->   Operation 135 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.55ns)   --->   "%icmp_ln29_15 = icmp ne i8 %tmp_10, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 136 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (2.44ns)   --->   "%icmp_ln29_16 = icmp eq i23 %trunc_ln29_7, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_16, %icmp_ln29_15" [cnn/max_pool_1.cpp:29]   --->   Operation 138 'or' 'or_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, %or_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 139 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_1_out_1_load_1, %select_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 140 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, %tmp_11" [cnn/max_pool_1.cpp:29]   --->   Operation 141 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_7, float %conv_1_out_1_load_1, float %select_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 142 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i11 %add_ln36_3 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 143 'zext' 'zext_ln36_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 144 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 145 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str241, i32 %tmp_6)" [cnn/max_pool_1.cpp:37]   --->   Operation 146 'specregionend' 'empty_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 147 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 148 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111111110]
indvar_flatten13    (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
indvar_flatten      (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0011000000]
c_0                 (phi              ) [ 0011000000]
icmp_ln10           (icmp             ) [ 0011111110]
add_ln10            (add              ) [ 0111111110]
br_ln10             (br               ) [ 0000000000]
f                   (add              ) [ 0000000000]
icmp_ln13           (icmp             ) [ 0011000000]
select_ln29_5       (select           ) [ 0111111110]
add_ln13            (add              ) [ 0000000000]
select_ln13         (select           ) [ 0111111110]
select_ln29_4       (select           ) [ 0000000000]
zext_ln36           (zext             ) [ 0000000000]
zext_ln36_4         (zext             ) [ 0000000000]
xor_ln29            (xor              ) [ 0000000000]
icmp_ln16           (icmp             ) [ 0000000000]
and_ln29_8          (and              ) [ 0000000000]
r                   (add              ) [ 0000000000]
or_ln36             (or               ) [ 0000000000]
select_ln36         (select           ) [ 0000000000]
select_ln36_1       (select           ) [ 0110111110]
zext_ln36_5         (zext             ) [ 0000000000]
zext_ln29           (zext             ) [ 0000000000]
mul_ln29            (mul              ) [ 0000000000]
mul_ln36            (mul              ) [ 0000000000]
shl_ln              (bitconcatenate   ) [ 0000000000]
zext_ln29_3         (zext             ) [ 0000000000]
add_ln29            (add              ) [ 0000000000]
p_shl4_cast         (bitconcatenate   ) [ 0000000000]
tmp                 (bitconcatenate   ) [ 0000000000]
zext_ln29_4         (zext             ) [ 0000000000]
sub_ln29            (sub              ) [ 0000000000]
add_ln29_2          (add              ) [ 0000000000]
zext_ln29_5         (zext             ) [ 0010110000]
conv_1_out_0_addr   (getelementptr    ) [ 0010100000]
or_ln27             (or               ) [ 0000000000]
zext_ln29_6         (zext             ) [ 0000000000]
add_ln29_3          (add              ) [ 0000000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000000]
tmp_12              (bitconcatenate   ) [ 0000000000]
zext_ln29_7         (zext             ) [ 0000000000]
sub_ln29_1          (sub              ) [ 0000000000]
add_ln29_4          (add              ) [ 0010100000]
zext_ln36_6         (zext             ) [ 0000000000]
add_ln36            (add              ) [ 0000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000]
tmp_13              (bitconcatenate   ) [ 0000000000]
zext_ln36_7         (zext             ) [ 0000000000]
sub_ln36            (sub              ) [ 0000000000]
add_ln36_3          (add              ) [ 0010111110]
c                   (add              ) [ 0110111110]
conv_1_out_0_load   (load             ) [ 0010010000]
zext_ln29_8         (zext             ) [ 0010011000]
conv_1_out_0_addr_1 (getelementptr    ) [ 0010010000]
conv_1_out_1_addr   (getelementptr    ) [ 0010001000]
bitcast_ln29        (bitcast          ) [ 0000000000]
tmp_7               (partselect       ) [ 0000000000]
trunc_ln29          (trunc            ) [ 0000000000]
icmp_ln29           (icmp             ) [ 0000000000]
icmp_ln29_4         (icmp             ) [ 0000000000]
or_ln29             (or               ) [ 0000000000]
tmp_8               (fcmp             ) [ 0000000000]
and_ln29            (and              ) [ 0000000000]
select_ln29         (select           ) [ 0010001000]
conv_1_out_0_load_1 (load             ) [ 0010001000]
conv_1_out_1_addr_1 (getelementptr    ) [ 0010000100]
bitcast_ln29_2      (bitcast          ) [ 0000000000]
tmp_9               (partselect       ) [ 0000000000]
trunc_ln29_2        (trunc            ) [ 0000000000]
bitcast_ln29_3      (bitcast          ) [ 0000000000]
tmp_s               (partselect       ) [ 0000000000]
trunc_ln29_3        (trunc            ) [ 0000000000]
icmp_ln29_5         (icmp             ) [ 0000000000]
icmp_ln29_6         (icmp             ) [ 0000000000]
or_ln29_2           (or               ) [ 0000000000]
icmp_ln29_7         (icmp             ) [ 0000000000]
icmp_ln29_8         (icmp             ) [ 0000000000]
or_ln29_3           (or               ) [ 0000000000]
and_ln29_2          (and              ) [ 0000000000]
tmp_1               (fcmp             ) [ 0000000000]
and_ln29_3          (and              ) [ 0000000000]
select_ln29_1       (select           ) [ 0010000100]
conv_1_out_1_load   (load             ) [ 0010000100]
bitcast_ln29_4      (bitcast          ) [ 0000000000]
tmp_2               (partselect       ) [ 0000000000]
trunc_ln29_4        (trunc            ) [ 0000000000]
bitcast_ln29_5      (bitcast          ) [ 0000000000]
tmp_3               (partselect       ) [ 0000000000]
trunc_ln29_5        (trunc            ) [ 0000000000]
icmp_ln29_9         (icmp             ) [ 0000000000]
icmp_ln29_10        (icmp             ) [ 0000000000]
or_ln29_4           (or               ) [ 0000000000]
icmp_ln29_11        (icmp             ) [ 0000000000]
icmp_ln29_12        (icmp             ) [ 0000000000]
or_ln29_5           (or               ) [ 0000000000]
and_ln29_4          (and              ) [ 0000000000]
tmp_4               (fcmp             ) [ 0000000000]
and_ln29_5          (and              ) [ 0000000000]
select_ln29_2       (select           ) [ 0010000010]
conv_1_out_1_load_1 (load             ) [ 0010000010]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
specloopname_ln17   (specloopname     ) [ 0000000000]
tmp_6               (specregionbegin  ) [ 0000000000]
specpipeline_ln18   (specpipeline     ) [ 0000000000]
bitcast_ln29_6      (bitcast          ) [ 0000000000]
tmp_5               (partselect       ) [ 0000000000]
trunc_ln29_6        (trunc            ) [ 0000000000]
bitcast_ln29_7      (bitcast          ) [ 0000000000]
tmp_10              (partselect       ) [ 0000000000]
trunc_ln29_7        (trunc            ) [ 0000000000]
icmp_ln29_13        (icmp             ) [ 0000000000]
icmp_ln29_14        (icmp             ) [ 0000000000]
or_ln29_6           (or               ) [ 0000000000]
icmp_ln29_15        (icmp             ) [ 0000000000]
icmp_ln29_16        (icmp             ) [ 0000000000]
or_ln29_7           (or               ) [ 0000000000]
and_ln29_6          (and              ) [ 0000000000]
tmp_11              (fcmp             ) [ 0000000000]
and_ln29_7          (and              ) [ 0000000000]
select_ln29_3       (select           ) [ 0000000000]
zext_ln36_8         (zext             ) [ 0000000000]
max_pool_out_addr   (getelementptr    ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
empty_16            (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0111111110]
ret_ln40            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="conv_1_out_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/3 conv_1_out_0_load_1/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="conv_1_out_0_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_1_out_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="2"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
<pin id="136" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/5 conv_1_out_1_load_1/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_1_out_1_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="2"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="max_pool_out_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln36_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten13_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten13_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="f_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="f_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="indvar_flatten_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="r_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="r_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="4" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="c_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="c_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="4" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln10_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln10_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="f_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln13_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln29_5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln13_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln13_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln29_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="1"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln36_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln36_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln29_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln16_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln29_8_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_8/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="r_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln36_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="1"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln36_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="1"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln36_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln36_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln29_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_ln29_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shl_ln_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln29_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln29_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_shl4_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln29_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sub_ln29_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln29_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln29_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln27_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln29_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln29_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="9" slack="0"/>
<pin id="414" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl2_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_12_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln29_7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sub_ln29_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln29_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln36_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_13_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln36_7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_7/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln36_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="9" slack="0"/>
<pin id="474" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln36_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="c_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln29_8_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_8/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="bitcast_ln29_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln29_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln29_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln29_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="23" slack="0"/>
<pin id="518" dir="0" index="1" bw="23" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln29_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="and_ln29_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln29_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="bitcast_ln29_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln29_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="bitcast_ln29_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln29_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln29_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln29_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="23" slack="0"/>
<pin id="584" dir="0" index="1" bw="23" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln29_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln29_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln29_8_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="23" slack="0"/>
<pin id="602" dir="0" index="1" bw="23" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_8/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln29_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln29_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln29_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln29_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="0" index="2" bw="32" slack="1"/>
<pin id="628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="bitcast_ln29_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_4/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln29_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="bitcast_ln29_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_5/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln29_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln29_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_9/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln29_10_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="23" slack="0"/>
<pin id="673" dir="0" index="1" bw="23" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_10/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_ln29_4_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_4/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln29_11_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_11/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln29_12_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="23" slack="0"/>
<pin id="691" dir="0" index="1" bw="23" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_12/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln29_5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_5/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln29_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln29_5_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln29_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="1"/>
<pin id="716" dir="0" index="2" bw="32" slack="1"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="bitcast_ln29_6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_6/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="6" slack="0"/>
<pin id="727" dir="0" index="3" bw="6" slack="0"/>
<pin id="728" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln29_6_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bitcast_ln29_7_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_7/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_10_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="6" slack="0"/>
<pin id="744" dir="0" index="3" bw="6" slack="0"/>
<pin id="745" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln29_7_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_7/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln29_13_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_13/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln29_14_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="23" slack="0"/>
<pin id="762" dir="0" index="1" bw="23" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_14/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln29_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_6/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln29_15_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_15/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln29_16_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="23" slack="0"/>
<pin id="780" dir="0" index="1" bw="23" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_16/8 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln29_7_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_7/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln29_6_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_6/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln29_7_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln29_3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="1"/>
<pin id="805" dir="0" index="2" bw="32" slack="1"/>
<pin id="806" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln36_8_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="5"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_8/8 "/>
</bind>
</comp>

<comp id="813" class="1007" name="grp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="0"/>
<pin id="816" dir="0" index="2" bw="4" slack="0"/>
<pin id="817" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36/3 add_ln36/3 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln10_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln10_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="0"/>
<pin id="829" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="832" class="1005" name="icmp_ln13_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="839" class="1005" name="select_ln29_5_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="0"/>
<pin id="841" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="846" class="1005" name="select_ln13_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln36_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="1"/>
<pin id="853" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="zext_ln29_5_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="2"/>
<pin id="858" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29_5 "/>
</bind>
</comp>

<comp id="861" class="1005" name="conv_1_out_0_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="1"/>
<pin id="863" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="add_ln29_4_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="12" slack="1"/>
<pin id="868" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_4 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln36_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="5"/>
<pin id="873" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln36_3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="c_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="1"/>
<pin id="878" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="881" class="1005" name="conv_1_out_0_load_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln29_8_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="2"/>
<pin id="890" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29_8 "/>
</bind>
</comp>

<comp id="893" class="1005" name="conv_1_out_0_addr_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="11" slack="1"/>
<pin id="895" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="conv_1_out_1_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="1"/>
<pin id="900" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="select_ln29_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="910" class="1005" name="conv_1_out_0_load_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv_1_out_1_addr_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="1"/>
<pin id="919" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="select_ln29_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="conv_1_out_1_load_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln29_2_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="conv_1_out_1_load_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="95" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="95" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="120" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="120" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="155" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="155" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="166" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="177" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="241" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="166" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="177" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="247" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="261" pin="2"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="184" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="196" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="288" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="275" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="196" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="299" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="305" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="275" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="324" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="316" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="358" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="364" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="285" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="405"><net_src comp="346" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="340" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="8" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="411" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="417" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="285" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="316" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="453" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="282" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="28" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="316" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="493" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="496" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="58" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="506" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="60" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="510" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="208" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="50" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="551"><net_src comp="52" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="56" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="558"><net_src comp="542" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="56" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="575"><net_src comp="559" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="545" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="555" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="576" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="562" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="58" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="572" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="60" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="594" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="588" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="214" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="624" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="640"><net_src comp="52" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="56" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="647"><net_src comp="631" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="657"><net_src comp="52" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="648" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="56" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="648" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="634" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="58" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="644" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="60" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="665" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="651" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="58" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="661" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="60" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="683" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="677" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="219" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="713" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="729"><net_src comp="52" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="54" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="56" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="736"><net_src comp="720" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="54" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="753"><net_src comp="737" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="723" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="58" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="733" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="60" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="754" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="740" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="58" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="750" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="60" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="772" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="766" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="224" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="802" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="812"><net_src comp="809" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="818"><net_src comp="32" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="332" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="449" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="821"><net_src comp="813" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="822"><net_src comp="813" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="826"><net_src comp="229" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="235" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="835"><net_src comp="247" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="842"><net_src comp="253" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="849"><net_src comp="267" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="854"><net_src comp="324" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="859"><net_src comp="396" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="864"><net_src comp="88" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="869"><net_src comp="443" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="874"><net_src comp="477" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="879"><net_src comp="483" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="884"><net_src comp="95" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="891"><net_src comp="489" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="896"><net_src comp="101" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="901"><net_src comp="113" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="906"><net_src comp="534" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="913"><net_src comp="95" pin="7"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="920"><net_src comp="126" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="925"><net_src comp="624" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="932"><net_src comp="120" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="939"><net_src comp="713" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="946"><net_src comp="120" pin="7"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="802" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {8 }
	Port: conv_1_out_0 | {}
	Port: conv_1_out_1 | {}
 - Input state : 
	Port: max_pool_1 : max_pool_out | {}
	Port: max_pool_1 : conv_1_out_0 | {3 4 5 }
	Port: max_pool_1 : conv_1_out_1 | {5 6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_5 : 2
		add_ln13 : 1
		select_ln13 : 2
	State 3
		and_ln29_8 : 1
		r : 1
		or_ln36 : 1
		select_ln36 : 1
		select_ln36_1 : 1
		zext_ln36_5 : 2
		zext_ln29 : 2
		mul_ln29 : 3
		mul_ln36 : 3
		shl_ln : 2
		zext_ln29_3 : 3
		add_ln29 : 4
		p_shl4_cast : 5
		tmp : 5
		zext_ln29_4 : 6
		sub_ln29 : 7
		add_ln29_2 : 8
		zext_ln29_5 : 9
		conv_1_out_0_addr : 10
		conv_1_out_0_load : 11
		or_ln27 : 3
		zext_ln29_6 : 3
		add_ln29_3 : 4
		p_shl2_cast : 5
		tmp_12 : 5
		zext_ln29_7 : 6
		sub_ln29_1 : 7
		add_ln29_4 : 8
		zext_ln36_6 : 2
		add_ln36 : 4
		p_shl_cast : 5
		tmp_13 : 5
		zext_ln36_7 : 6
		sub_ln36 : 7
		add_ln36_3 : 8
		c : 2
	State 4
		tmp_8 : 1
		conv_1_out_0_addr_1 : 1
		conv_1_out_0_load_1 : 2
	State 5
		tmp_7 : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_4 : 2
		or_ln29 : 3
		and_ln29 : 3
		select_ln29 : 3
		tmp_1 : 4
		conv_1_out_1_load : 1
	State 6
		tmp_9 : 1
		trunc_ln29_2 : 1
		tmp_s : 1
		trunc_ln29_3 : 1
		icmp_ln29_5 : 2
		icmp_ln29_6 : 2
		or_ln29_2 : 3
		icmp_ln29_7 : 2
		icmp_ln29_8 : 2
		or_ln29_3 : 3
		and_ln29_2 : 3
		and_ln29_3 : 3
		select_ln29_1 : 3
		tmp_4 : 4
		conv_1_out_1_load_1 : 1
	State 7
		tmp_2 : 1
		trunc_ln29_4 : 1
		tmp_3 : 1
		trunc_ln29_5 : 1
		icmp_ln29_9 : 2
		icmp_ln29_10 : 2
		or_ln29_4 : 3
		icmp_ln29_11 : 2
		icmp_ln29_12 : 2
		or_ln29_5 : 3
		and_ln29_4 : 3
		and_ln29_5 : 3
		select_ln29_2 : 3
		tmp_11 : 4
	State 8
		tmp_5 : 1
		trunc_ln29_6 : 1
		tmp_10 : 1
		trunc_ln29_7 : 1
		icmp_ln29_13 : 2
		icmp_ln29_14 : 2
		or_ln29_6 : 3
		icmp_ln29_15 : 2
		icmp_ln29_16 : 2
		or_ln29_7 : 3
		and_ln29_6 : 3
		and_ln29_7 : 3
		select_ln29_3 : 3
		max_pool_out_addr : 1
		store_ln36 : 4
		empty_16 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_208      |    0    |    66   |   239   |
|   fcmp   |      grp_fu_214      |    0    |    66   |   239   |
|          |      grp_fu_219      |    0    |    66   |   239   |
|          |      grp_fu_224      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_229   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_247   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_293   |    0    |    0    |    9    |
|          |   icmp_ln29_fu_510   |    0    |    0    |    11   |
|          |  icmp_ln29_4_fu_516  |    0    |    0    |    18   |
|          |  icmp_ln29_5_fu_576  |    0    |    0    |    11   |
|          |  icmp_ln29_6_fu_582  |    0    |    0    |    18   |
|          |  icmp_ln29_7_fu_594  |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_8_fu_600  |    0    |    0    |    18   |
|          |  icmp_ln29_9_fu_665  |    0    |    0    |    11   |
|          |  icmp_ln29_10_fu_671 |    0    |    0    |    18   |
|          |  icmp_ln29_11_fu_683 |    0    |    0    |    11   |
|          |  icmp_ln29_12_fu_689 |    0    |    0    |    18   |
|          |  icmp_ln29_13_fu_754 |    0    |    0    |    11   |
|          |  icmp_ln29_14_fu_760 |    0    |    0    |    18   |
|          |  icmp_ln29_15_fu_772 |    0    |    0    |    11   |
|          |  icmp_ln29_16_fu_778 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_5_fu_253 |    0    |    0    |    3    |
|          |  select_ln13_fu_267  |    0    |    0    |    8    |
|          | select_ln29_4_fu_275 |    0    |    0    |    4    |
|          |  select_ln36_fu_316  |    0    |    0    |    4    |
|  select  | select_ln36_1_fu_324 |    0    |    0    |    4    |
|          |  select_ln29_fu_534  |    0    |    0    |    32   |
|          | select_ln29_1_fu_624 |    0    |    0    |    32   |
|          | select_ln29_2_fu_713 |    0    |    0    |    32   |
|          | select_ln29_3_fu_802 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_235   |    0    |    0    |    14   |
|          |       f_fu_241       |    0    |    0    |    12   |
|          |    add_ln13_fu_261   |    0    |    0    |    15   |
|          |       r_fu_305       |    0    |    0    |    13   |
|    add   |    add_ln29_fu_358   |    0    |    0    |    15   |
|          |   add_ln29_2_fu_390  |    0    |    0    |    12   |
|          |   add_ln29_3_fu_411  |    0    |    0    |    15   |
|          |   add_ln29_4_fu_443  |    0    |    0    |    12   |
|          |   add_ln36_3_fu_477  |    0    |    0    |    12   |
|          |       c_fu_483       |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln29_fu_384   |    0    |    0    |    12   |
|    sub   |   sub_ln29_1_fu_437  |    0    |    0    |    12   |
|          |    sub_ln36_fu_471   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_340   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln29_8_fu_299  |    0    |    0    |    2    |
|          |    and_ln29_fu_528   |    0    |    0    |    2    |
|          |   and_ln29_2_fu_612  |    0    |    0    |    2    |
|    and   |   and_ln29_3_fu_618  |    0    |    0    |    2    |
|          |   and_ln29_4_fu_701  |    0    |    0    |    2    |
|          |   and_ln29_5_fu_707  |    0    |    0    |    2    |
|          |   and_ln29_6_fu_790  |    0    |    0    |    2    |
|          |   and_ln29_7_fu_796  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln36_fu_311    |    0    |    0    |    2    |
|          |    or_ln27_fu_401    |    0    |    0    |    0    |
|          |    or_ln29_fu_522    |    0    |    0    |    2    |
|          |   or_ln29_2_fu_588   |    0    |    0    |    2    |
|    or    |   or_ln29_3_fu_606   |    0    |    0    |    2    |
|          |   or_ln29_4_fu_677   |    0    |    0    |    2    |
|          |   or_ln29_5_fu_695   |    0    |    0    |    2    |
|          |   or_ln29_6_fu_766   |    0    |    0    |    2    |
|          |   or_ln29_7_fu_784   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_288   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_813      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln36_fu_282   |    0    |    0    |    0    |
|          |  zext_ln36_4_fu_285  |    0    |    0    |    0    |
|          |  zext_ln36_5_fu_332  |    0    |    0    |    0    |
|          |   zext_ln29_fu_336   |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_354  |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_380  |    0    |    0    |    0    |
|   zext   |  zext_ln29_5_fu_396  |    0    |    0    |    0    |
|          |  zext_ln29_6_fu_407  |    0    |    0    |    0    |
|          |  zext_ln29_7_fu_433  |    0    |    0    |    0    |
|          |  zext_ln36_6_fu_449  |    0    |    0    |    0    |
|          |  zext_ln36_7_fu_467  |    0    |    0    |    0    |
|          |  zext_ln29_8_fu_489  |    0    |    0    |    0    |
|          |  zext_ln36_8_fu_809  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_346    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_364  |    0    |    0    |    0    |
|          |      tmp_fu_372      |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_417  |    0    |    0    |    0    |
|          |     tmp_12_fu_425    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_453  |    0    |    0    |    0    |
|          |     tmp_13_fu_460    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_7_fu_496     |    0    |    0    |    0    |
|          |     tmp_9_fu_545     |    0    |    0    |    0    |
|          |     tmp_s_fu_562     |    0    |    0    |    0    |
|partselect|     tmp_2_fu_634     |    0    |    0    |    0    |
|          |     tmp_3_fu_651     |    0    |    0    |    0    |
|          |     tmp_5_fu_723     |    0    |    0    |    0    |
|          |     tmp_10_fu_740    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_506  |    0    |    0    |    0    |
|          |  trunc_ln29_2_fu_555 |    0    |    0    |    0    |
|          |  trunc_ln29_3_fu_572 |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_4_fu_644 |    0    |    0    |    0    |
|          |  trunc_ln29_5_fu_661 |    0    |    0    |    0    |
|          |  trunc_ln29_6_fu_733 |    0    |    0    |    0    |
|          |  trunc_ln29_7_fu_750 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   264   |   1572  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln10_reg_827     |   10   |
|     add_ln29_4_reg_866    |   12   |
|     add_ln36_3_reg_871    |   11   |
|        c_0_reg_196        |    4   |
|         c_reg_876         |    4   |
|conv_1_out_0_addr_1_reg_893|   11   |
| conv_1_out_0_addr_reg_861 |   11   |
|conv_1_out_0_load_1_reg_910|   32   |
| conv_1_out_0_load_reg_881 |   32   |
|conv_1_out_1_addr_1_reg_917|   11   |
| conv_1_out_1_addr_reg_898 |   11   |
|conv_1_out_1_load_1_reg_943|   32   |
| conv_1_out_1_load_reg_929 |   32   |
|        f_0_reg_162        |    3   |
|     icmp_ln10_reg_823     |    1   |
|     icmp_ln13_reg_832     |    1   |
|  indvar_flatten13_reg_151 |   10   |
|   indvar_flatten_reg_173  |    8   |
|        r_0_reg_184        |    4   |
|    select_ln13_reg_846    |    8   |
|   select_ln29_1_reg_922   |   32   |
|   select_ln29_2_reg_936   |   32   |
|   select_ln29_5_reg_839   |    3   |
|    select_ln29_reg_903    |   32   |
|   select_ln36_1_reg_851   |    4   |
|    zext_ln29_5_reg_856    |   64   |
|    zext_ln29_8_reg_888    |   64   |
+---------------------------+--------+
|           Total           |   479  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
|    r_0_reg_184    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_196    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_208    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_214    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_214    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_219    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_219    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_224    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_224    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   508  ||  22.997 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   264  |  1572  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   117  |
|  Register |    -   |    -   |   479  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   22   |   743  |  1689  |
+-----------+--------+--------+--------+--------+
