Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: I2CV2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "I2CV2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "I2CV2"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : I2CV2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendStart.vhd" into library work
Parsing entity <I2C_sendStart>.
Parsing architecture <Behavioral> of entity <i2c_sendstart>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendRestart.vhd" into library work
Parsing entity <I2C_sendRestart>.
Parsing architecture <Behavioral> of entity <i2c_sendrestart>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_SendOneByte.vhd" into library work
Parsing entity <I2C_SendOneByte>.
Parsing architecture <Behavioral> of entity <i2c_sendonebyte>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendNotAckStop.vhd" into library work
Parsing entity <I2C_sendNotAckStop>.
Parsing architecture <Behavioral> of entity <i2c_sendnotackstop>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendAcknowledge.vhd" into library work
Parsing entity <I2C_sendAcknowledge>.
Parsing architecture <Behavioral> of entity <i2c_sendacknowledge>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_recieveAcknowledge.vhd" into library work
Parsing entity <I2C_recieveAcknowledge>.
Parsing architecture <Behavioral> of entity <i2c_recieveacknowledge>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C-recieveByte.vhd" into library work
Parsing entity <I2C_recieveByte>.
Parsing architecture <Behavioral> of entity <i2c_recievebyte>.
Parsing VHDL file "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" into library work
Parsing entity <I2CV2>.
Parsing architecture <Behavioral> of entity <i2cv2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <I2CV2> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_sendStart> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendStart.vhd" Line 66. Case statement is complete. others clause is never selected

Elaborating entity <I2C_sendRestart> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendRestart.vhd" Line 82. Case statement is complete. others clause is never selected

Elaborating entity <I2C_SendOneByte> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_SendOneByte.vhd" Line 88. Case statement is complete. others clause is never selected

Elaborating entity <I2C_recieveAcknowledge> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_recieveAcknowledge.vhd" Line 76. Case statement is complete. others clause is never selected

Elaborating entity <I2C_recieveByte> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C-recieveByte.vhd" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <I2C_sendAcknowledge> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_sendNotAckStop> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <I2CV2>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd".
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 225: Output port <clkCount_out> of the instance <sendByte0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 235: Output port <clkCount_out> of the instance <sendByte1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 246: Output port <clkCount_out> of the instance <sendByte2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 287: Output port <clkstep_out> of the instance <recieveByte0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 287: Output port <bitCounter_out> of the instance <recieveByte0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 316: Output port <clkstep_out> of the instance <recieveByte1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2CV2.vhd" line 316: Output port <bitCounter_out> of the instance <recieveByte1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <isTriggered>.
    Found 1-bit register for signal <triggerGoneFromHighToLow>.
    Found 1-bit register for signal <resetBuffer>.
    Found 1-bit register for signal <error_out>.
    Found 16-bit register for signal <dataOut>.
    Found 32-bit register for signal <slowDownClock>.
    Found 1-bit register for signal <bufClock>.
    Found 12-bit register for signal <statusCounter>.
    Found 32-bit adder for signal <slowDownClock[31]_GND_4_o_add_12_OUT> created at line 381.
    Found 1-bit tristate buffer for signal <SDA> created at line 420
    Found 32-bit comparator greater for signal <GND_4_o_slowDownClock[31]_LessThan_12_o> created at line 380
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <I2CV2> synthesized.

Synthesizing Unit <I2C_sendStart>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendStart.vhd".
    Found 1-bit register for signal <clkCount>.
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <I2C_sendStart> synthesized.

Synthesizing Unit <I2C_sendRestart>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendRestart.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <data_Out>.
    Found 3-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Found finite state machine <FSM_0> for signal <clkCount>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 32                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in (falling_edge)                          |
    | Reset              | _n0053 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_sendRestart> synthesized.

Synthesizing Unit <I2C_SendOneByte>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_SendOneByte.vhd".
    Found 1-bit register for signal <enableSDA>.
    Found 3-bit register for signal <bitCount>.
    Found 2-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <isStarted>.
    Found 1-bit register for signal <triggerBuf>.
    Found finite state machine <FSM_1> for signal <clkCount>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_in (falling_edge)                          |
    | Reset              | _n0086 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT<2:0>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <bitCount[2]_byte_in[7]_Mux_18_o> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_SendOneByte> synthesized.

Synthesizing Unit <I2C_recieveAcknowledge>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_recieveAcknowledge.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <error>.
    Found 2-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <isListening>.
    Found 1-bit register for signal <triggerBuffer>.
    Found finite state machine <FSM_2> for signal <clkCount>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | _n0062 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_recieveAcknowledge> synthesized.

Synthesizing Unit <I2C_recieveByte>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C-recieveByte.vhd".
    Found 1-bit register for signal <SCL>.
    Found 8-bit register for signal <dataBuffer>.
    Found 3-bit register for signal <bitCounter>.
    Found 1-bit register for signal <doneOutBuf>.
    Found 2-bit register for signal <clkStep>.
    Found 1-bit register for signal <triggerBuf>.
    Found finite state machine <FSM_3> for signal <clkStep>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | _n0088 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_17_o_GND_17_o_sub_2_OUT<2:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_recieveByte> synthesized.

Synthesizing Unit <I2C_sendAcknowledge>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendAcknowledge.vhd".
    Found 1-bit register for signal <clkBuf>.
    Found 1-bit register for signal <clkCount>.
    Found 1-bit register for signal <done_outBuffer>.
    Found 1-bit register for signal <triggerBuf>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <I2C_sendAcknowledge> synthesized.

Synthesizing Unit <I2C_sendNotAckStop>.
    Related source file is "C:\Users\bosto\Documents\DeltMedVm\Projekt\I2CV2\circuit\I2C_sendNotAckStop.vhd".
    Found 1-bit register for signal <SCL>.
    Found 1-bit register for signal <SDA>.
    Found 1-bit register for signal <doneOutBuffer>.
    Found 3-bit register for signal <stateCounter>.
    Found 1-bit register for signal <triggerBuf>.
    Found 3-bit adder for signal <stateCounter[2]_GND_20_o_add_3_OUT> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <I2C_sendNotAckStop> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 3-bit subtractor                                      : 5
 32-bit adder                                          : 1
# Registers                                            : 65
 1-bit register                                        : 54
 12-bit register                                       : 1
 16-bit register                                       : 1
 3-bit register                                        : 6
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 17
 1-bit 8-to-1 multiplexer                              : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 9
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <isListening> has a constant value of 0 in block <recieveAcknowledge0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <isListening> has a constant value of 0 in block <recieveAcknowledge1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <isListening> has a constant value of 0 in block <recieveAcknowledge2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <error_out> has a constant value of 1 in block <I2CV2>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <I2CV2>.
The following registers are absorbed into counter <slowDownClock>: 1 register on signal <slowDownClock>.
Unit <I2CV2> synthesized (advanced).

Synthesizing (advanced) Unit <I2C_SendOneByte>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <I2C_SendOneByte> synthesized (advanced).

Synthesizing (advanced) Unit <I2C_recieveByte>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <I2C_recieveByte> synthesized (advanced).

Synthesizing (advanced) Unit <I2C_sendNotAckStop>.
The following registers are absorbed into counter <stateCounter>: 1 register on signal <stateCounter>.
Unit <I2C_sendNotAckStop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 3-bit down counter                                    : 5
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 8-to-1 multiplexer                              : 3
# FSMs                                                 : 9
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <isListening> has a constant value of 0 in block <I2C_recieveAcknowledge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <error_out> has a constant value of 1 in block <I2CV2>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sendRestart0/FSM_0> on signal <clkCount[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sendByte0/FSM_1> on signal <clkCount[1:2]> with gray encoding.
Optimizing FSM <sendByte1/FSM_1> on signal <clkCount[1:2]> with gray encoding.
Optimizing FSM <sendByte2/FSM_1> on signal <clkCount[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <recieveAcknowledge0/FSM_2> on signal <clkCount[1:2]> with user encoding.
Optimizing FSM <recieveAcknowledge1/FSM_2> on signal <clkCount[1:2]> with user encoding.
Optimizing FSM <recieveAcknowledge2/FSM_2> on signal <clkCount[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <recieveByte0/FSM_3> on signal <clkStep[1:2]> with user encoding.
Optimizing FSM <recieveByte1/FSM_3> on signal <clkStep[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <I2CV2> ...

Optimizing unit <I2C_sendStart> ...

Optimizing unit <I2C_sendRestart> ...

Optimizing unit <I2C_SendOneByte> ...

Optimizing unit <I2C_recieveAcknowledge> ...

Optimizing unit <I2C_recieveByte> ...

Optimizing unit <I2C_sendAcknowledge> ...

Optimizing unit <I2C_sendNotAckStop> ...
WARNING:Xst:2677 - Node <sendByte1/enableSDA> of sequential type is unconnected in block <I2CV2>.
INFO:Xst:2261 - The FF/Latch <recieveAcknowledge0/clkCount_FSM_FFd1> in Unit <I2CV2> is equivalent to the following FF/Latch, which will be removed : <recieveAcknowledge0/done_outBuffer> 
INFO:Xst:2261 - The FF/Latch <recieveAcknowledge2/clkCount_FSM_FFd1> in Unit <I2CV2> is equivalent to the following FF/Latch, which will be removed : <recieveAcknowledge2/done_outBuffer> 
INFO:Xst:2261 - The FF/Latch <recieveAcknowledge1/clkCount_FSM_FFd1> in Unit <I2CV2> is equivalent to the following FF/Latch, which will be removed : <recieveAcknowledge1/done_outBuffer> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block I2CV2, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 159
 Flip-Flops                                            : 159

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : I2CV2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 325
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 31
#      LUT2                        : 21
#      LUT3                        : 58
#      LUT4                        : 36
#      LUT5                        : 48
#      LUT6                        : 54
#      MUXCY                       : 36
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 159
#      FD                          : 23
#      FD_1                        : 9
#      FDE                         : 16
#      FDR                         : 66
#      FDR_1                       : 19
#      FDRE                        : 19
#      FDS                         : 1
#      FDSE                        : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 38

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             159  out of  11440     1%  
 Number of Slice LUTs:                  254  out of   5720     4%  
    Number used as Logic:               254  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    255
   Number with an unused Flip Flop:      96  out of    255    37%  
   Number with an unused LUT:             1  out of    255     0%  
   Number of fully used LUT-FF pairs:   158  out of    255    61%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    102    40%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
bufClock                           | BUFG                   | 126   |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.770ns (Maximum Frequency: 102.354MHz)
   Minimum input arrival time before clock: 5.704ns
   Maximum output required time after clock: 8.130ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bufClock'
  Clock period: 9.770ns (frequency: 102.354MHz)
  Total number of paths / destination ports: 1742 / 246
-------------------------------------------------------------------------
Delay:               4.885ns (Levels of Logic = 3)
  Source:            sendByte1/done_outBuffer (FF)
  Destination:       resetBuffer (FF)
  Source Clock:      bufClock falling
  Destination Clock: bufClock rising

  Data Path: sendByte1/done_outBuffer to resetBuffer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            8   0.525   1.172  sendByte1/done_outBuffer (sendByte1/done_outBuffer)
     LUT6:I3->O           15   0.235   1.585  doneBuffer_isTriggered_AND_52_o4 (doneBuffer_isTriggered_AND_52_o5)
     LUT6:I1->O            1   0.254   0.790  resetBuffer_glue_set (resetBuffer_glue_set)
     LUT2:I0->O            1   0.250   0.000  resetBuffer_rstpot (resetBuffer_rstpot)
     FD:D                      0.074          resetBuffer
    ----------------------------------------
    Total                      4.885ns (1.338ns logic, 3.547ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.453ns (frequency: 183.384MHz)
  Total number of paths / destination ports: 2278 / 65
-------------------------------------------------------------------------
Delay:               5.453ns (Levels of Logic = 7)
  Source:            slowDownClock_4 (FF)
  Destination:       slowDownClock_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: slowDownClock_4 to slowDownClock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.196  slowDownClock_4 (slowDownClock_4)
     LUT5:I0->O            1   0.254   0.000  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_lut<0> (Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<0> (Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<1> (Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<2> (Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<3> (Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<3>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<4> (Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<4>)
     LUT5:I4->O           32   0.254   1.519  Mcompar_GND_4_o_slowDownClock[31]_LessThan_12_o_cy<5> (GND_4_o_slowDownClock[31]_LessThan_12_o_inv)
     FDR:R                     0.459          slowDownClock_0
    ----------------------------------------
    Total                      5.453ns (2.012ns logic, 3.441ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bufClock'
  Total number of paths / destination ports: 49 / 34
-------------------------------------------------------------------------
Offset:              5.704ns (Levels of Logic = 4)
  Source:            trigger (PAD)
  Destination:       statusCounter_1 (FF)
  Destination Clock: bufClock rising

  Data Path: trigger to statusCounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.328   1.453  trigger_IBUF (trigger_IBUF)
     LUT3:I2->O            3   0.254   1.196  SDASendBytes<4>11 (SDASendBytes<4>1)
     LUT6:I1->O            1   0.254   0.910  statusCounter_1_rstpot_SW1 (N46)
     LUT6:I3->O            1   0.235   0.000  statusCounter_1_rstpot (statusCounter_1_rstpot)
     FD:D                      0.074          statusCounter_1
    ----------------------------------------
    Total                      5.704ns (2.145ns logic, 3.559ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bufClock'
  Total number of paths / destination ports: 86 / 38
-------------------------------------------------------------------------
Offset:              8.130ns (Levels of Logic = 5)
  Source:            sendByte0/bitCount_0 (FF)
  Destination:       SDA (PAD)
  Source Clock:      bufClock falling

  Data Path: sendByte0/bitCount_0 to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.525   0.984  sendByte0/bitCount_0 (sendByte0/bitCount_0)
     LUT2:I0->O            1   0.250   0.000  sendByte0/Mmux_bitCount[2]_byte_in[7]_Mux_18_o_31 (sendByte0/Mmux_bitCount[2]_byte_in[7]_Mux_18_o_3)
     MUXF7:I1->O           1   0.175   1.137  sendByte0/Mmux_bitCount[2]_byte_in[7]_Mux_18_o_2_f7 (sendByte0/bitCount[2]_byte_in[7]_Mux_18_o)
     LUT6:I0->O            1   0.254   0.958  SDABuffer4_SW0 (N58)
     LUT6:I2->O            1   0.254   0.681  SDABuffer4 (SDABuffer)
     IOBUF:I->IO               2.912          SDA_IOBUF (SDA)
    ----------------------------------------
    Total                      8.130ns (4.370ns logic, 3.760ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bufClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bufClock       |    6.566|    4.885|    4.329|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.453|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 4502316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   10 (   0 filtered)

