// Seed: 2369812721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_33;
  assign id_22 = id_3;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_14 = 1;
  assign id_1  = id_11;
  wire id_17;
  tri0 id_18;
  supply0 id_19;
  assign id_16#(
      .id_7 (1),
      .id_18(id_4),
      .id_15(1 == 1 & id_19),
      .id_11(1),
      .id_12(id_4)
  ) = id_11;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_7,
      id_9,
      id_1,
      id_7,
      id_18,
      id_9,
      id_16,
      id_3,
      id_15,
      id_18,
      id_19,
      id_7,
      id_16,
      id_9,
      id_17,
      id_7,
      id_12,
      id_15,
      id_15,
      id_17,
      id_7,
      id_16,
      id_15,
      id_9,
      id_5,
      id_17,
      id_19,
      id_17,
      id_17,
      id_18
  );
  assign id_9  = id_5;
  assign id_7  = 1'd0;
  assign id_18 = id_11;
  always if (id_5) id_18 = 1'b0;
  wire id_20, id_21, id_22, id_23;
  wire id_24;
endmodule
