|coso
clk => clk.IN1
rst => ~NO_FANOUT~
segments[0] << seven_segments:seven.segments
segments[1] << seven_segments:seven.segments
segments[2] << seven_segments:seven.segments
segments[3] << seven_segments:seven.segments
segments[4] << seven_segments:seven.segments
segments[5] << seven_segments:seven.segments
segments[6] << seven_segments:seven.segments
clk_50Mhz => clk_50Mhz.IN1
R[0] << top:top1.R
R[1] << top:top1.R
R[2] << top:top1.R
R[3] << top:top1.R
R[4] << top:top1.R
R[5] << top:top1.R
R[6] << top:top1.R
R[7] << top:top1.R
G[0] << top:top1.G
G[1] << top:top1.G
G[2] << top:top1.G
G[3] << top:top1.G
G[4] << top:top1.G
G[5] << top:top1.G
G[6] << top:top1.G
G[7] << top:top1.G
B[0] << top:top1.B
B[1] << top:top1.B
B[2] << top:top1.B
B[3] << top:top1.B
B[4] << top:top1.B
B[5] << top:top1.B
B[6] << top:top1.B
B[7] << top:top1.B
SYNC_N << top:top1.SYNC_N
v_en << top:top1.v_en
V_SYNC << top:top1.V_SYNC
H_SYNC << top:top1.H_SYNC
vga_clk << top:top1.vga_clk
address_tail[0] << top:top1.Instr
address_tail[1] << top:top1.Instr
address_tail[2] << top:top1.Instr
address_tail[3] << top:top1.Instr
address_tail[4] << top:top1.Instr
address_tail[5] << top:top1.Instr
address_tail[6] << top:top1.Instr
address_tail[7] << top:top1.Instr
address_tail[8] << top:top1.Instr
address_tail[9] << top:top1.Instr


|coso|top:top1
clk => clk.IN3
clk_50Mhz => clk_50Mhz.IN1
reset => reset.IN1
WriteData[0] <= arm:arm.port8
WriteData[1] <= arm:arm.port8
WriteData[2] <= arm:arm.port8
WriteData[3] <= arm:arm.port8
WriteData[4] <= arm:arm.port8
WriteData[5] <= arm:arm.port8
WriteData[6] <= arm:arm.port8
WriteData[7] <= arm:arm.port8
WriteData[8] <= arm:arm.port8
WriteData[9] <= arm:arm.port8
WriteData[10] <= arm:arm.port8
WriteData[11] <= arm:arm.port8
WriteData[12] <= arm:arm.port8
WriteData[13] <= arm:arm.port8
WriteData[14] <= arm:arm.port8
WriteData[15] <= arm:arm.port8
WriteData[16] <= arm:arm.port8
WriteData[17] <= arm:arm.port8
WriteData[18] <= arm:arm.port8
WriteData[19] <= arm:arm.port8
WriteData[20] <= arm:arm.port8
WriteData[21] <= arm:arm.port8
WriteData[22] <= arm:arm.port8
WriteData[23] <= arm:arm.port8
WriteData[24] <= arm:arm.port8
WriteData[25] <= arm:arm.port8
WriteData[26] <= arm:arm.port8
WriteData[27] <= arm:arm.port8
WriteData[28] <= arm:arm.port8
WriteData[29] <= arm:arm.port8
WriteData[30] <= arm:arm.port8
WriteData[31] <= arm:arm.port8
DataAdr[0] <= arm:arm.port7
DataAdr[1] <= arm:arm.port7
DataAdr[2] <= arm:arm.port7
DataAdr[3] <= arm:arm.port7
DataAdr[4] <= arm:arm.port7
DataAdr[5] <= arm:arm.port7
DataAdr[6] <= arm:arm.port7
DataAdr[7] <= arm:arm.port7
DataAdr[8] <= arm:arm.port7
DataAdr[9] <= arm:arm.port7
DataAdr[10] <= arm:arm.port7
DataAdr[11] <= arm:arm.port7
DataAdr[12] <= arm:arm.port7
DataAdr[13] <= arm:arm.port7
DataAdr[14] <= arm:arm.port7
DataAdr[15] <= arm:arm.port7
DataAdr[16] <= arm:arm.port7
DataAdr[17] <= arm:arm.port7
DataAdr[18] <= arm:arm.port7
DataAdr[19] <= arm:arm.port7
DataAdr[20] <= arm:arm.port7
DataAdr[21] <= arm:arm.port7
DataAdr[22] <= arm:arm.port7
DataAdr[23] <= arm:arm.port7
DataAdr[24] <= arm:arm.port7
DataAdr[25] <= arm:arm.port7
DataAdr[26] <= arm:arm.port7
DataAdr[27] <= arm:arm.port7
DataAdr[28] <= arm:arm.port7
DataAdr[29] <= arm:arm.port7
DataAdr[30] <= arm:arm.port7
DataAdr[31] <= arm:arm.port7
Instr[0] <= Instr[0].DB_MAX_OUTPUT_PORT_TYPE
Instr[1] <= Instr[1].DB_MAX_OUTPUT_PORT_TYPE
Instr[2] <= Instr[2].DB_MAX_OUTPUT_PORT_TYPE
Instr[3] <= Instr[3].DB_MAX_OUTPUT_PORT_TYPE
Instr[4] <= Instr[4].DB_MAX_OUTPUT_PORT_TYPE
Instr[5] <= Instr[5].DB_MAX_OUTPUT_PORT_TYPE
Instr[6] <= Instr[6].DB_MAX_OUTPUT_PORT_TYPE
Instr[7] <= Instr[7].DB_MAX_OUTPUT_PORT_TYPE
Instr[8] <= Instr[8].DB_MAX_OUTPUT_PORT_TYPE
Instr[9] <= Instr[9].DB_MAX_OUTPUT_PORT_TYPE
Instr[10] <= Instr[10].DB_MAX_OUTPUT_PORT_TYPE
Instr[11] <= Instr[11].DB_MAX_OUTPUT_PORT_TYPE
Instr[12] <= Instr[12].DB_MAX_OUTPUT_PORT_TYPE
Instr[13] <= Instr[13].DB_MAX_OUTPUT_PORT_TYPE
Instr[14] <= Instr[14].DB_MAX_OUTPUT_PORT_TYPE
Instr[15] <= Instr[15].DB_MAX_OUTPUT_PORT_TYPE
Instr[16] <= Instr[16].DB_MAX_OUTPUT_PORT_TYPE
Instr[17] <= Instr[17].DB_MAX_OUTPUT_PORT_TYPE
Instr[18] <= Instr[18].DB_MAX_OUTPUT_PORT_TYPE
Instr[19] <= Instr[19].DB_MAX_OUTPUT_PORT_TYPE
Instr[20] <= Instr[20].DB_MAX_OUTPUT_PORT_TYPE
Instr[21] <= Instr[21].DB_MAX_OUTPUT_PORT_TYPE
Instr[22] <= Instr[22].DB_MAX_OUTPUT_PORT_TYPE
Instr[23] <= Instr[23].DB_MAX_OUTPUT_PORT_TYPE
Instr[24] <= Instr[24].DB_MAX_OUTPUT_PORT_TYPE
Instr[25] <= Instr[25].DB_MAX_OUTPUT_PORT_TYPE
Instr[26] <= Instr[26].DB_MAX_OUTPUT_PORT_TYPE
Instr[27] <= Instr[27].DB_MAX_OUTPUT_PORT_TYPE
Instr[28] <= Instr[28].DB_MAX_OUTPUT_PORT_TYPE
Instr[29] <= Instr[29].DB_MAX_OUTPUT_PORT_TYPE
Instr[30] <= Instr[30].DB_MAX_OUTPUT_PORT_TYPE
Instr[31] <= Instr[31].DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
PCNext[0] <= arm:arm.port6
PCNext[1] <= arm:arm.port6
PCNext[2] <= arm:arm.port6
PCNext[3] <= arm:arm.port6
PCNext[4] <= arm:arm.port6
PCNext[5] <= arm:arm.port6
PCNext[6] <= arm:arm.port6
PCNext[7] <= arm:arm.port6
PCNext[8] <= arm:arm.port6
PCNext[9] <= arm:arm.port6
PCNext[10] <= arm:arm.port6
PCNext[11] <= arm:arm.port6
PCNext[12] <= arm:arm.port6
PCNext[13] <= arm:arm.port6
PCNext[14] <= arm:arm.port6
PCNext[15] <= arm:arm.port6
PCNext[16] <= arm:arm.port6
PCNext[17] <= arm:arm.port6
PCNext[18] <= arm:arm.port6
PCNext[19] <= arm:arm.port6
PCNext[20] <= arm:arm.port6
PCNext[21] <= arm:arm.port6
PCNext[22] <= arm:arm.port6
PCNext[23] <= arm:arm.port6
PCNext[24] <= arm:arm.port6
PCNext[25] <= arm:arm.port6
PCNext[26] <= arm:arm.port6
PCNext[27] <= arm:arm.port6
PCNext[28] <= arm:arm.port6
PCNext[29] <= arm:arm.port6
PCNext[30] <= arm:arm.port6
PCNext[31] <= arm:arm.port6
MemWrite <= arm:arm.port4
R[0] <= VGA_MODULE:vga.R_o
R[1] <= VGA_MODULE:vga.R_o
R[2] <= VGA_MODULE:vga.R_o
R[3] <= VGA_MODULE:vga.R_o
R[4] <= VGA_MODULE:vga.R_o
R[5] <= VGA_MODULE:vga.R_o
R[6] <= VGA_MODULE:vga.R_o
R[7] <= VGA_MODULE:vga.R_o
G[0] <= VGA_MODULE:vga.G_o
G[1] <= VGA_MODULE:vga.G_o
G[2] <= VGA_MODULE:vga.G_o
G[3] <= VGA_MODULE:vga.G_o
G[4] <= VGA_MODULE:vga.G_o
G[5] <= VGA_MODULE:vga.G_o
G[6] <= VGA_MODULE:vga.G_o
G[7] <= VGA_MODULE:vga.G_o
B[0] <= VGA_MODULE:vga.B_o
B[1] <= VGA_MODULE:vga.B_o
B[2] <= VGA_MODULE:vga.B_o
B[3] <= VGA_MODULE:vga.B_o
B[4] <= VGA_MODULE:vga.B_o
B[5] <= VGA_MODULE:vga.B_o
B[6] <= VGA_MODULE:vga.B_o
B[7] <= VGA_MODULE:vga.B_o
SYNC_N <= VGA_MODULE:vga.SYNC_N_o
v_en <= VGA_MODULE:vga.v_en_o
V_SYNC <= VGA_MODULE:vga.V_SYNC_o
H_SYNC <= VGA_MODULE:vga.H_SYNC_o
vga_clk <= vga_clk.DB_MAX_OUTPUT_PORT_TYPE
rx => ~NO_FANOUT~
rx_led <= <GND>


|coso|top:top1|arm:arm
clk => clk.IN2
reset => reset.IN2
Instr[0] => Instr[0].IN1
Instr[1] => Instr[1].IN1
Instr[2] => Instr[2].IN1
Instr[3] => Instr[3].IN1
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN2
Instr[13] => Instr[13].IN2
Instr[14] => Instr[14].IN2
Instr[15] => Instr[15].IN2
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN2
Instr[21] => Instr[21].IN2
Instr[22] => Instr[22].IN2
Instr[23] => Instr[23].IN2
Instr[24] => Instr[24].IN2
Instr[25] => Instr[25].IN2
Instr[26] => Instr[26].IN2
Instr[27] => Instr[27].IN2
Instr[28] => Instr[28].IN2
Instr[29] => Instr[29].IN2
Instr[30] => Instr[30].IN2
Instr[31] => Instr[31].IN2
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1
MemWrite <= controller:c.port9
PC[0] <= datapath:dp.port10
PC[1] <= datapath:dp.port10
PC[2] <= datapath:dp.port10
PC[3] <= datapath:dp.port10
PC[4] <= datapath:dp.port10
PC[5] <= datapath:dp.port10
PC[6] <= datapath:dp.port10
PC[7] <= datapath:dp.port10
PC[8] <= datapath:dp.port10
PC[9] <= datapath:dp.port10
PC[10] <= datapath:dp.port10
PC[11] <= datapath:dp.port10
PC[12] <= datapath:dp.port10
PC[13] <= datapath:dp.port10
PC[14] <= datapath:dp.port10
PC[15] <= datapath:dp.port10
PC[16] <= datapath:dp.port10
PC[17] <= datapath:dp.port10
PC[18] <= datapath:dp.port10
PC[19] <= datapath:dp.port10
PC[20] <= datapath:dp.port10
PC[21] <= datapath:dp.port10
PC[22] <= datapath:dp.port10
PC[23] <= datapath:dp.port10
PC[24] <= datapath:dp.port10
PC[25] <= datapath:dp.port10
PC[26] <= datapath:dp.port10
PC[27] <= datapath:dp.port10
PC[28] <= datapath:dp.port10
PC[29] <= datapath:dp.port10
PC[30] <= datapath:dp.port10
PC[31] <= datapath:dp.port10
PCNext[0] <= datapath:dp.port11
PCNext[1] <= datapath:dp.port11
PCNext[2] <= datapath:dp.port11
PCNext[3] <= datapath:dp.port11
PCNext[4] <= datapath:dp.port11
PCNext[5] <= datapath:dp.port11
PCNext[6] <= datapath:dp.port11
PCNext[7] <= datapath:dp.port11
PCNext[8] <= datapath:dp.port11
PCNext[9] <= datapath:dp.port11
PCNext[10] <= datapath:dp.port11
PCNext[11] <= datapath:dp.port11
PCNext[12] <= datapath:dp.port11
PCNext[13] <= datapath:dp.port11
PCNext[14] <= datapath:dp.port11
PCNext[15] <= datapath:dp.port11
PCNext[16] <= datapath:dp.port11
PCNext[17] <= datapath:dp.port11
PCNext[18] <= datapath:dp.port11
PCNext[19] <= datapath:dp.port11
PCNext[20] <= datapath:dp.port11
PCNext[21] <= datapath:dp.port11
PCNext[22] <= datapath:dp.port11
PCNext[23] <= datapath:dp.port11
PCNext[24] <= datapath:dp.port11
PCNext[25] <= datapath:dp.port11
PCNext[26] <= datapath:dp.port11
PCNext[27] <= datapath:dp.port11
PCNext[28] <= datapath:dp.port11
PCNext[29] <= datapath:dp.port11
PCNext[30] <= datapath:dp.port11
PCNext[31] <= datapath:dp.port11
ALUResult[0] <= datapath:dp.port13
ALUResult[1] <= datapath:dp.port13
ALUResult[2] <= datapath:dp.port13
ALUResult[3] <= datapath:dp.port13
ALUResult[4] <= datapath:dp.port13
ALUResult[5] <= datapath:dp.port13
ALUResult[6] <= datapath:dp.port13
ALUResult[7] <= datapath:dp.port13
ALUResult[8] <= datapath:dp.port13
ALUResult[9] <= datapath:dp.port13
ALUResult[10] <= datapath:dp.port13
ALUResult[11] <= datapath:dp.port13
ALUResult[12] <= datapath:dp.port13
ALUResult[13] <= datapath:dp.port13
ALUResult[14] <= datapath:dp.port13
ALUResult[15] <= datapath:dp.port13
ALUResult[16] <= datapath:dp.port13
ALUResult[17] <= datapath:dp.port13
ALUResult[18] <= datapath:dp.port13
ALUResult[19] <= datapath:dp.port13
ALUResult[20] <= datapath:dp.port13
ALUResult[21] <= datapath:dp.port13
ALUResult[22] <= datapath:dp.port13
ALUResult[23] <= datapath:dp.port13
ALUResult[24] <= datapath:dp.port13
ALUResult[25] <= datapath:dp.port13
ALUResult[26] <= datapath:dp.port13
ALUResult[27] <= datapath:dp.port13
ALUResult[28] <= datapath:dp.port13
ALUResult[29] <= datapath:dp.port13
ALUResult[30] <= datapath:dp.port13
ALUResult[31] <= datapath:dp.port13
WriteData[0] <= datapath:dp.port14
WriteData[1] <= datapath:dp.port14
WriteData[2] <= datapath:dp.port14
WriteData[3] <= datapath:dp.port14
WriteData[4] <= datapath:dp.port14
WriteData[5] <= datapath:dp.port14
WriteData[6] <= datapath:dp.port14
WriteData[7] <= datapath:dp.port14
WriteData[8] <= datapath:dp.port14
WriteData[9] <= datapath:dp.port14
WriteData[10] <= datapath:dp.port14
WriteData[11] <= datapath:dp.port14
WriteData[12] <= datapath:dp.port14
WriteData[13] <= datapath:dp.port14
WriteData[14] <= datapath:dp.port14
WriteData[15] <= datapath:dp.port14
WriteData[16] <= datapath:dp.port14
WriteData[17] <= datapath:dp.port14
WriteData[18] <= datapath:dp.port14
WriteData[19] <= datapath:dp.port14
WriteData[20] <= datapath:dp.port14
WriteData[21] <= datapath:dp.port14
WriteData[22] <= datapath:dp.port14
WriteData[23] <= datapath:dp.port14
WriteData[24] <= datapath:dp.port14
WriteData[25] <= datapath:dp.port14
WriteData[26] <= datapath:dp.port14
WriteData[27] <= datapath:dp.port14
WriteData[28] <= datapath:dp.port14
WriteData[29] <= datapath:dp.port14
WriteData[30] <= datapath:dp.port14
WriteData[31] <= datapath:dp.port14


|coso|top:top1|arm:arm|controller:c
clk => clk.IN1
reset => reset.IN1
Instr[12] => Instr[12].IN1
Instr[13] => Instr[13].IN1
Instr[14] => Instr[14].IN1
Instr[15] => Instr[15].IN1
Instr[16] => ~NO_FANOUT~
Instr[17] => ~NO_FANOUT~
Instr[18] => ~NO_FANOUT~
Instr[19] => ~NO_FANOUT~
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrc[0] <= decoder:dec.port10
RegSrc[1] <= decoder:dec.port10
RegWrite <= condlogic:cl.port9
ImmSrc[0] <= decoder:dec.port9
ImmSrc[1] <= decoder:dec.port9
ALUSrc <= decoder:dec.port8
ALUControl[0] <= decoder:dec.port11
ALUControl[1] <= decoder:dec.port11
MemWrite <= condlogic:cl.port10
MemtoReg <= decoder:dec.port7
PCSrc <= condlogic:cl.port8


|coso|top:top1|arm:arm|controller:c|decoder:dec
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux0.IN4
Op[0] => Mux1.IN4
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => ImmSrc[0].DATAIN
Op[0] => MemtoReg.DATAIN
Op[1] => Mux0.IN3
Op[1] => Mux1.IN3
Op[1] => Mux2.IN4
Op[1] => RegSrc[0].DATAIN
Op[1] => ImmSrc[1].DATAIN
Op[1] => PCS.IN1
Funct[0] => FlagW.IN1
Funct[0] => FlagW.DATAB
Funct[0] => Mux1.IN5
Funct[0] => controls.DATAB
Funct[0] => controls.DATAB
Funct[1] => ~NO_FANOUT~
Funct[2] => Mux3.IN10
Funct[2] => Mux4.IN5
Funct[3] => Mux3.IN9
Funct[4] => Mux3.IN8
Funct[4] => Mux4.IN4
Funct[5] => Mux0.IN5
Rd[0] => Equal2.IN3
Rd[1] => Equal2.IN2
Rd[2] => Equal2.IN1
Rd[3] => Equal2.IN0
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegW <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemW <= controls.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|controller:c|condlogic:cl
clk => clk.IN2
reset => reset.IN2
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagW[0] => FlagWrite.IN1
FlagW[1] => FlagWrite.IN1
PCS => PCSrc.IN1
RegW => RegWrite.IN1
MemW => MemWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|controller:c|condlogic:cl|condcheck:cc
Cond[0] => Mux0.IN14
Cond[1] => Mux0.IN13
Cond[2] => Mux0.IN12
Cond[3] => Mux0.IN11
Flags[0] => ge.IN0
Flags[0] => Mux0.IN18
Flags[0] => Mux0.IN5
Flags[1] => CondEx.IN0
Flags[1] => Mux0.IN17
Flags[1] => Mux0.IN3
Flags[2] => Mux0.IN16
Flags[2] => CondEx.IN1
Flags[2] => CondEx.IN1
Flags[2] => Mux0.IN8
Flags[3] => ge.IN1
Flags[3] => Mux0.IN15
Flags[3] => Mux0.IN4
CondEx <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp
clk => clk.IN2
reset => reset.IN1
RegSrc[0] => RegSrc[0].IN1
RegSrc[1] => RegSrc[1].IN1
RegWrite => RegWrite.IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ALUSrc => ALUSrc.IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
MemtoReg => MemtoReg.IN1
PCSrc => PCSrc.IN1
ALUFlags[0] <= ALU:alu.port6
ALUFlags[1] <= ALU:alu.port3
ALUFlags[2] <= ALU:alu.port4
ALUFlags[3] <= ALU:alu.port5
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
PCNext[0] <= PCNext[0].DB_MAX_OUTPUT_PORT_TYPE
PCNext[1] <= PCNext[1].DB_MAX_OUTPUT_PORT_TYPE
PCNext[2] <= PCNext[2].DB_MAX_OUTPUT_PORT_TYPE
PCNext[3] <= PCNext[3].DB_MAX_OUTPUT_PORT_TYPE
PCNext[4] <= PCNext[4].DB_MAX_OUTPUT_PORT_TYPE
PCNext[5] <= PCNext[5].DB_MAX_OUTPUT_PORT_TYPE
PCNext[6] <= PCNext[6].DB_MAX_OUTPUT_PORT_TYPE
PCNext[7] <= PCNext[7].DB_MAX_OUTPUT_PORT_TYPE
PCNext[8] <= PCNext[8].DB_MAX_OUTPUT_PORT_TYPE
PCNext[9] <= PCNext[9].DB_MAX_OUTPUT_PORT_TYPE
PCNext[10] <= PCNext[10].DB_MAX_OUTPUT_PORT_TYPE
PCNext[11] <= PCNext[11].DB_MAX_OUTPUT_PORT_TYPE
PCNext[12] <= PCNext[12].DB_MAX_OUTPUT_PORT_TYPE
PCNext[13] <= PCNext[13].DB_MAX_OUTPUT_PORT_TYPE
PCNext[14] <= PCNext[14].DB_MAX_OUTPUT_PORT_TYPE
PCNext[15] <= PCNext[15].DB_MAX_OUTPUT_PORT_TYPE
PCNext[16] <= PCNext[16].DB_MAX_OUTPUT_PORT_TYPE
PCNext[17] <= PCNext[17].DB_MAX_OUTPUT_PORT_TYPE
PCNext[18] <= PCNext[18].DB_MAX_OUTPUT_PORT_TYPE
PCNext[19] <= PCNext[19].DB_MAX_OUTPUT_PORT_TYPE
PCNext[20] <= PCNext[20].DB_MAX_OUTPUT_PORT_TYPE
PCNext[21] <= PCNext[21].DB_MAX_OUTPUT_PORT_TYPE
PCNext[22] <= PCNext[22].DB_MAX_OUTPUT_PORT_TYPE
PCNext[23] <= PCNext[23].DB_MAX_OUTPUT_PORT_TYPE
PCNext[24] <= PCNext[24].DB_MAX_OUTPUT_PORT_TYPE
PCNext[25] <= PCNext[25].DB_MAX_OUTPUT_PORT_TYPE
PCNext[26] <= PCNext[26].DB_MAX_OUTPUT_PORT_TYPE
PCNext[27] <= PCNext[27].DB_MAX_OUTPUT_PORT_TYPE
PCNext[28] <= PCNext[28].DB_MAX_OUTPUT_PORT_TYPE
PCNext[29] <= PCNext[29].DB_MAX_OUTPUT_PORT_TYPE
PCNext[30] <= PCNext[30].DB_MAX_OUTPUT_PORT_TYPE
PCNext[31] <= PCNext[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN1
Instr[6] => Instr[6].IN1
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN3
Instr[13] => Instr[13].IN3
Instr[14] => Instr[14].IN3
Instr[15] => Instr[15].IN3
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => ~NO_FANOUT~
Instr[25] => ~NO_FANOUT~
Instr[26] => ~NO_FANOUT~
Instr[27] => ~NO_FANOUT~
Instr[28] => ~NO_FANOUT~
Instr[29] => ~NO_FANOUT~
Instr[30] => ~NO_FANOUT~
Instr[31] => ~NO_FANOUT~
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|coso|top:top1|arm:arm|datapath:dp|mux2_1:pcmux
a[0] => yOut.DATAA
a[1] => yOut.DATAA
a[2] => yOut.DATAA
a[3] => yOut.DATAA
a[4] => yOut.DATAA
a[5] => yOut.DATAA
a[6] => yOut.DATAA
a[7] => yOut.DATAA
a[8] => yOut.DATAA
a[9] => yOut.DATAA
a[10] => yOut.DATAA
a[11] => yOut.DATAA
a[12] => yOut.DATAA
a[13] => yOut.DATAA
a[14] => yOut.DATAA
a[15] => yOut.DATAA
a[16] => yOut.DATAA
a[17] => yOut.DATAA
a[18] => yOut.DATAA
a[19] => yOut.DATAA
a[20] => yOut.DATAA
a[21] => yOut.DATAA
a[22] => yOut.DATAA
a[23] => yOut.DATAA
a[24] => yOut.DATAA
a[25] => yOut.DATAA
a[26] => yOut.DATAA
a[27] => yOut.DATAA
a[28] => yOut.DATAA
a[29] => yOut.DATAA
a[30] => yOut.DATAA
a[31] => yOut.DATAA
b[0] => yOut.DATAB
b[1] => yOut.DATAB
b[2] => yOut.DATAB
b[3] => yOut.DATAB
b[4] => yOut.DATAB
b[5] => yOut.DATAB
b[6] => yOut.DATAB
b[7] => yOut.DATAB
b[8] => yOut.DATAB
b[9] => yOut.DATAB
b[10] => yOut.DATAB
b[11] => yOut.DATAB
b[12] => yOut.DATAB
b[13] => yOut.DATAB
b[14] => yOut.DATAB
b[15] => yOut.DATAB
b[16] => yOut.DATAB
b[17] => yOut.DATAB
b[18] => yOut.DATAB
b[19] => yOut.DATAB
b[20] => yOut.DATAB
b[21] => yOut.DATAB
b[22] => yOut.DATAB
b[23] => yOut.DATAB
b[24] => yOut.DATAB
b[25] => yOut.DATAB
b[26] => yOut.DATAB
b[27] => yOut.DATAB
b[28] => yOut.DATAB
b[29] => yOut.DATAB
b[30] => yOut.DATAB
b[31] => yOut.DATAB
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
yOut[0] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[7] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[8] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[9] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[10] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[11] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[12] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[13] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[14] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[15] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[16] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[17] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[18] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[19] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[20] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[21] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[22] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[23] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[24] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[25] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[26] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[27] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[28] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[29] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[30] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[31] <= yOut.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|flopr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
s[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|adder:pcadd2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
s[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|mux2_1:ra1mux
a[0] => yOut.DATAA
a[1] => yOut.DATAA
a[2] => yOut.DATAA
a[3] => yOut.DATAA
b[0] => yOut.DATAB
b[1] => yOut.DATAB
b[2] => yOut.DATAB
b[3] => yOut.DATAB
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
yOut[0] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|mux2_1:ra2mux
a[0] => yOut.DATAA
a[1] => yOut.DATAA
a[2] => yOut.DATAA
a[3] => yOut.DATAA
b[0] => yOut.DATAB
b[1] => yOut.DATAB
b[2] => yOut.DATAB
b[3] => yOut.DATAB
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
yOut[0] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|regfile:rf
clk => rf.we_a.CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
ra1[0] => Equal0.IN3
ra1[0] => rf.RADDR
ra1[1] => Equal0.IN2
ra1[1] => rf.RADDR1
ra1[2] => Equal0.IN1
ra1[2] => rf.RADDR2
ra1[3] => Equal0.IN0
ra1[3] => rf.RADDR3
ra2[0] => Equal1.IN3
ra2[0] => rf.PORTBRADDR
ra2[1] => Equal1.IN2
ra2[1] => rf.PORTBRADDR1
ra2[2] => Equal1.IN1
ra2[2] => rf.PORTBRADDR2
ra2[3] => Equal1.IN0
ra2[3] => rf.PORTBRADDR3
wa3[0] => rf.waddr_a[0].DATAIN
wa3[0] => rf.WADDR
wa3[1] => rf.waddr_a[1].DATAIN
wa3[1] => rf.WADDR1
wa3[2] => rf.waddr_a[2].DATAIN
wa3[2] => rf.WADDR2
wa3[3] => rf.waddr_a[3].DATAIN
wa3[3] => rf.WADDR3
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
r15[0] => rd1.DATAB
r15[0] => rd2.DATAB
r15[1] => rd1.DATAB
r15[1] => rd2.DATAB
r15[2] => rd1.DATAB
r15[2] => rd2.DATAB
r15[3] => rd1.DATAB
r15[3] => rd2.DATAB
r15[4] => rd1.DATAB
r15[4] => rd2.DATAB
r15[5] => rd1.DATAB
r15[5] => rd2.DATAB
r15[6] => rd1.DATAB
r15[6] => rd2.DATAB
r15[7] => rd1.DATAB
r15[7] => rd2.DATAB
r15[8] => rd1.DATAB
r15[8] => rd2.DATAB
r15[9] => rd1.DATAB
r15[9] => rd2.DATAB
r15[10] => rd1.DATAB
r15[10] => rd2.DATAB
r15[11] => rd1.DATAB
r15[11] => rd2.DATAB
r15[12] => rd1.DATAB
r15[12] => rd2.DATAB
r15[13] => rd1.DATAB
r15[13] => rd2.DATAB
r15[14] => rd1.DATAB
r15[14] => rd2.DATAB
r15[15] => rd1.DATAB
r15[15] => rd2.DATAB
r15[16] => rd1.DATAB
r15[16] => rd2.DATAB
r15[17] => rd1.DATAB
r15[17] => rd2.DATAB
r15[18] => rd1.DATAB
r15[18] => rd2.DATAB
r15[19] => rd1.DATAB
r15[19] => rd2.DATAB
r15[20] => rd1.DATAB
r15[20] => rd2.DATAB
r15[21] => rd1.DATAB
r15[21] => rd2.DATAB
r15[22] => rd1.DATAB
r15[22] => rd2.DATAB
r15[23] => rd1.DATAB
r15[23] => rd2.DATAB
r15[24] => rd1.DATAB
r15[24] => rd2.DATAB
r15[25] => rd1.DATAB
r15[25] => rd2.DATAB
r15[26] => rd1.DATAB
r15[26] => rd2.DATAB
r15[27] => rd1.DATAB
r15[27] => rd2.DATAB
r15[28] => rd1.DATAB
r15[28] => rd2.DATAB
r15[29] => rd1.DATAB
r15[29] => rd2.DATAB
r15[30] => rd1.DATAB
r15[30] => rd2.DATAB
r15[31] => rd1.DATAB
r15[31] => rd2.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|mux2_1:resmux
a[0] => yOut.DATAA
a[1] => yOut.DATAA
a[2] => yOut.DATAA
a[3] => yOut.DATAA
a[4] => yOut.DATAA
a[5] => yOut.DATAA
a[6] => yOut.DATAA
a[7] => yOut.DATAA
a[8] => yOut.DATAA
a[9] => yOut.DATAA
a[10] => yOut.DATAA
a[11] => yOut.DATAA
a[12] => yOut.DATAA
a[13] => yOut.DATAA
a[14] => yOut.DATAA
a[15] => yOut.DATAA
a[16] => yOut.DATAA
a[17] => yOut.DATAA
a[18] => yOut.DATAA
a[19] => yOut.DATAA
a[20] => yOut.DATAA
a[21] => yOut.DATAA
a[22] => yOut.DATAA
a[23] => yOut.DATAA
a[24] => yOut.DATAA
a[25] => yOut.DATAA
a[26] => yOut.DATAA
a[27] => yOut.DATAA
a[28] => yOut.DATAA
a[29] => yOut.DATAA
a[30] => yOut.DATAA
a[31] => yOut.DATAA
b[0] => yOut.DATAB
b[1] => yOut.DATAB
b[2] => yOut.DATAB
b[3] => yOut.DATAB
b[4] => yOut.DATAB
b[5] => yOut.DATAB
b[6] => yOut.DATAB
b[7] => yOut.DATAB
b[8] => yOut.DATAB
b[9] => yOut.DATAB
b[10] => yOut.DATAB
b[11] => yOut.DATAB
b[12] => yOut.DATAB
b[13] => yOut.DATAB
b[14] => yOut.DATAB
b[15] => yOut.DATAB
b[16] => yOut.DATAB
b[17] => yOut.DATAB
b[18] => yOut.DATAB
b[19] => yOut.DATAB
b[20] => yOut.DATAB
b[21] => yOut.DATAB
b[22] => yOut.DATAB
b[23] => yOut.DATAB
b[24] => yOut.DATAB
b[25] => yOut.DATAB
b[26] => yOut.DATAB
b[27] => yOut.DATAB
b[28] => yOut.DATAB
b[29] => yOut.DATAB
b[30] => yOut.DATAB
b[31] => yOut.DATAB
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
yOut[0] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[7] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[8] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[9] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[10] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[11] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[12] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[13] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[14] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[15] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[16] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[17] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[18] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[19] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[20] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[21] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[22] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[23] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[24] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[25] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[26] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[27] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[28] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[29] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[30] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[31] <= yOut.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|mux2_1:srcbmux
a[0] => yOut.DATAA
a[1] => yOut.DATAA
a[2] => yOut.DATAA
a[3] => yOut.DATAA
a[4] => yOut.DATAA
a[5] => yOut.DATAA
a[6] => yOut.DATAA
a[7] => yOut.DATAA
a[8] => yOut.DATAA
a[9] => yOut.DATAA
a[10] => yOut.DATAA
a[11] => yOut.DATAA
a[12] => yOut.DATAA
a[13] => yOut.DATAA
a[14] => yOut.DATAA
a[15] => yOut.DATAA
a[16] => yOut.DATAA
a[17] => yOut.DATAA
a[18] => yOut.DATAA
a[19] => yOut.DATAA
a[20] => yOut.DATAA
a[21] => yOut.DATAA
a[22] => yOut.DATAA
a[23] => yOut.DATAA
a[24] => yOut.DATAA
a[25] => yOut.DATAA
a[26] => yOut.DATAA
a[27] => yOut.DATAA
a[28] => yOut.DATAA
a[29] => yOut.DATAA
a[30] => yOut.DATAA
a[31] => yOut.DATAA
b[0] => yOut.DATAB
b[1] => yOut.DATAB
b[2] => yOut.DATAB
b[3] => yOut.DATAB
b[4] => yOut.DATAB
b[5] => yOut.DATAB
b[6] => yOut.DATAB
b[7] => yOut.DATAB
b[8] => yOut.DATAB
b[9] => yOut.DATAB
b[10] => yOut.DATAB
b[11] => yOut.DATAB
b[12] => yOut.DATAB
b[13] => yOut.DATAB
b[14] => yOut.DATAB
b[15] => yOut.DATAB
b[16] => yOut.DATAB
b[17] => yOut.DATAB
b[18] => yOut.DATAB
b[19] => yOut.DATAB
b[20] => yOut.DATAB
b[21] => yOut.DATAB
b[22] => yOut.DATAB
b[23] => yOut.DATAB
b[24] => yOut.DATAB
b[25] => yOut.DATAB
b[26] => yOut.DATAB
b[27] => yOut.DATAB
b[28] => yOut.DATAB
b[29] => yOut.DATAB
b[30] => yOut.DATAB
b[31] => yOut.DATAB
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
sel => yOut.OUTPUTSELECT
yOut[0] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[7] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[8] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[9] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[10] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[11] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[12] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[13] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[14] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[15] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[16] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[17] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[18] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[19] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[20] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[21] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[22] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[23] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[24] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[25] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[26] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[27] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[28] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[29] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[30] <= yOut.DB_MAX_OUTPUT_PORT_TYPE
yOut[31] <= yOut.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|arm:arm|datapath:dp|ALU:alu
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => tempRes.IN0
A[0] => tempRes.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => tempRes.IN0
A[1] => tempRes.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => tempRes.IN0
A[2] => tempRes.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => tempRes.IN0
A[3] => tempRes.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => tempRes.IN0
A[4] => tempRes.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => tempRes.IN0
A[5] => tempRes.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => tempRes.IN0
A[6] => tempRes.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => tempRes.IN0
A[7] => tempRes.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => tempRes.IN0
A[8] => tempRes.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => tempRes.IN0
A[9] => tempRes.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => tempRes.IN0
A[10] => tempRes.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => tempRes.IN0
A[11] => tempRes.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => tempRes.IN0
A[12] => tempRes.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => tempRes.IN0
A[13] => tempRes.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => tempRes.IN0
A[14] => tempRes.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => tempRes.IN0
A[15] => tempRes.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => tempRes.IN0
A[16] => tempRes.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => tempRes.IN0
A[17] => tempRes.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => tempRes.IN0
A[18] => tempRes.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => tempRes.IN0
A[19] => tempRes.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => tempRes.IN0
A[20] => tempRes.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => tempRes.IN0
A[21] => tempRes.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => tempRes.IN0
A[22] => tempRes.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => tempRes.IN0
A[23] => tempRes.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => tempRes.IN0
A[24] => tempRes.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => tempRes.IN0
A[25] => tempRes.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => tempRes.IN0
A[26] => tempRes.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => tempRes.IN0
A[27] => tempRes.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => tempRes.IN0
A[28] => tempRes.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => tempRes.IN0
A[29] => tempRes.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => tempRes.IN0
A[30] => tempRes.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => tempRes.IN0
A[31] => tempRes.IN0
A[31] => always1.IN0
A[31] => always1.IN1
B[0] => Add0.IN64
B[0] => tempRes.IN1
B[0] => tempRes.IN1
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => tempRes.IN1
B[1] => tempRes.IN1
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => tempRes.IN1
B[2] => tempRes.IN1
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => tempRes.IN1
B[3] => tempRes.IN1
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => tempRes.IN1
B[4] => tempRes.IN1
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => tempRes.IN1
B[5] => tempRes.IN1
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => tempRes.IN1
B[6] => tempRes.IN1
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => tempRes.IN1
B[7] => tempRes.IN1
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => tempRes.IN1
B[8] => tempRes.IN1
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => tempRes.IN1
B[9] => tempRes.IN1
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => tempRes.IN1
B[10] => tempRes.IN1
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => tempRes.IN1
B[11] => tempRes.IN1
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => tempRes.IN1
B[12] => tempRes.IN1
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => tempRes.IN1
B[13] => tempRes.IN1
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => tempRes.IN1
B[14] => tempRes.IN1
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => tempRes.IN1
B[15] => tempRes.IN1
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => tempRes.IN1
B[16] => tempRes.IN1
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => tempRes.IN1
B[17] => tempRes.IN1
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => tempRes.IN1
B[18] => tempRes.IN1
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => tempRes.IN1
B[19] => tempRes.IN1
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => tempRes.IN1
B[20] => tempRes.IN1
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => tempRes.IN1
B[21] => tempRes.IN1
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => tempRes.IN1
B[22] => tempRes.IN1
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => tempRes.IN1
B[23] => tempRes.IN1
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => tempRes.IN1
B[24] => tempRes.IN1
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => tempRes.IN1
B[25] => tempRes.IN1
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => tempRes.IN1
B[26] => tempRes.IN1
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => tempRes.IN1
B[27] => tempRes.IN1
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => tempRes.IN1
B[28] => tempRes.IN1
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => tempRes.IN1
B[29] => tempRes.IN1
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => tempRes.IN1
B[30] => tempRes.IN1
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => tempRes.IN1
B[31] => tempRes.IN1
B[31] => always1.IN1
B[31] => Add1.IN1
Func[0] => Mux0.IN5
Func[0] => Mux1.IN5
Func[0] => Mux2.IN5
Func[0] => Mux3.IN5
Func[0] => Mux4.IN5
Func[0] => Mux5.IN5
Func[0] => Mux6.IN5
Func[0] => Mux7.IN5
Func[0] => Mux8.IN5
Func[0] => Mux9.IN5
Func[0] => Mux10.IN5
Func[0] => Mux11.IN5
Func[0] => Mux12.IN5
Func[0] => Mux13.IN5
Func[0] => Mux14.IN5
Func[0] => Mux15.IN5
Func[0] => Mux16.IN5
Func[0] => Mux17.IN5
Func[0] => Mux18.IN5
Func[0] => Mux19.IN5
Func[0] => Mux20.IN5
Func[0] => Mux21.IN5
Func[0] => Mux22.IN5
Func[0] => Mux23.IN5
Func[0] => Mux24.IN5
Func[0] => Mux25.IN5
Func[0] => Mux26.IN5
Func[0] => Mux27.IN5
Func[0] => Mux28.IN5
Func[0] => Mux29.IN5
Func[0] => Mux30.IN5
Func[0] => Mux31.IN5
Func[0] => Mux32.IN5
Func[0] => always1.IN1
Func[1] => Mux0.IN4
Func[1] => Mux1.IN4
Func[1] => Mux2.IN4
Func[1] => Mux3.IN4
Func[1] => Mux4.IN4
Func[1] => Mux5.IN4
Func[1] => Mux6.IN4
Func[1] => Mux7.IN4
Func[1] => Mux8.IN4
Func[1] => Mux9.IN4
Func[1] => Mux10.IN4
Func[1] => Mux11.IN4
Func[1] => Mux12.IN4
Func[1] => Mux13.IN4
Func[1] => Mux14.IN4
Func[1] => Mux15.IN4
Func[1] => Mux16.IN4
Func[1] => Mux17.IN4
Func[1] => Mux18.IN4
Func[1] => Mux19.IN4
Func[1] => Mux20.IN4
Func[1] => Mux21.IN4
Func[1] => Mux22.IN4
Func[1] => Mux23.IN4
Func[1] => Mux24.IN4
Func[1] => Mux25.IN4
Func[1] => Mux26.IN4
Func[1] => Mux27.IN4
Func[1] => Mux28.IN4
Func[1] => Mux29.IN4
Func[1] => Mux30.IN4
Func[1] => Mux31.IN4
Func[1] => Mux32.IN4
Func[1] => always1.IN1
Func[1] => always1.IN1
C <= always1.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
N <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
V <= always1.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|imemtb:imem
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.RADDR
a[3] => RAM.RADDR1
a[4] => RAM.RADDR2
a[5] => RAM.RADDR3
a[6] => RAM.RADDR4
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|coso|top:top1|dmem:dmem_1
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.waddr_a[0].DATAIN
a[2] => RAM.WADDR
a[2] => RAM.RADDR
a[3] => RAM.waddr_a[1].DATAIN
a[3] => RAM.WADDR1
a[3] => RAM.RADDR1
a[4] => RAM.waddr_a[2].DATAIN
a[4] => RAM.WADDR2
a[4] => RAM.RADDR2
a[5] => RAM.waddr_a[3].DATAIN
a[5] => RAM.WADDR3
a[5] => RAM.RADDR3
a[6] => RAM.waddr_a[4].DATAIN
a[6] => RAM.WADDR4
a[6] => RAM.RADDR4
a[7] => RAM.waddr_a[5].DATAIN
a[7] => RAM.WADDR5
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|coso|top:top1|MemoryManager:memoryManager
MR_i => mem_MR_o.DATAB
MR_i => uart_MR_o.DATAB
MW_i => mem_MW_o.DATAB
MW_i => sm_MW_o.DATAB
data_i[0] => mem_data_o.DATAB
data_i[0] => sm_data_o.DATAB
data_i[1] => mem_data_o.DATAB
data_i[1] => sm_data_o.DATAB
data_i[2] => mem_data_o.DATAB
data_i[2] => sm_data_o.DATAB
data_i[3] => mem_data_o.DATAB
data_i[3] => sm_data_o.DATAB
data_i[4] => mem_data_o.DATAB
data_i[4] => sm_data_o.DATAB
data_i[5] => mem_data_o.DATAB
data_i[5] => sm_data_o.DATAB
data_i[6] => mem_data_o.DATAB
data_i[6] => sm_data_o.DATAB
data_i[7] => mem_data_o.DATAB
data_i[7] => sm_data_o.DATAB
data_i[8] => mem_data_o.DATAB
data_i[8] => sm_data_o.DATAB
data_i[9] => mem_data_o.DATAB
data_i[9] => sm_data_o.DATAB
data_i[10] => mem_data_o.DATAB
data_i[10] => sm_data_o.DATAB
data_i[11] => mem_data_o.DATAB
data_i[11] => sm_data_o.DATAB
data_i[12] => mem_data_o.DATAB
data_i[12] => sm_data_o.DATAB
data_i[13] => mem_data_o.DATAB
data_i[13] => sm_data_o.DATAB
data_i[14] => mem_data_o.DATAB
data_i[14] => sm_data_o.DATAB
data_i[15] => mem_data_o.DATAB
data_i[15] => sm_data_o.DATAB
data_i[16] => mem_data_o.DATAB
data_i[16] => sm_data_o.DATAB
data_i[17] => mem_data_o.DATAB
data_i[17] => sm_data_o.DATAB
data_i[18] => mem_data_o.DATAB
data_i[18] => sm_data_o.DATAB
data_i[19] => mem_data_o.DATAB
data_i[19] => sm_data_o.DATAB
data_i[20] => mem_data_o.DATAB
data_i[20] => sm_data_o.DATAB
data_i[21] => mem_data_o.DATAB
data_i[21] => sm_data_o.DATAB
data_i[22] => mem_data_o.DATAB
data_i[22] => sm_data_o.DATAB
data_i[23] => mem_data_o.DATAB
data_i[23] => sm_data_o.DATAB
data_i[24] => mem_data_o.DATAB
data_i[24] => sm_data_o.DATAB
data_i[25] => mem_data_o.DATAB
data_i[25] => sm_data_o.DATAB
data_i[26] => mem_data_o.DATAB
data_i[26] => sm_data_o.DATAB
data_i[27] => mem_data_o.DATAB
data_i[27] => sm_data_o.DATAB
data_i[28] => mem_data_o.DATAB
data_i[28] => sm_data_o.DATAB
data_i[29] => mem_data_o.DATAB
data_i[29] => sm_data_o.DATAB
data_i[30] => mem_data_o.DATAB
data_i[30] => sm_data_o.DATAB
data_i[31] => mem_data_o.DATAB
data_i[31] => sm_data_o.DATAB
address_i[0] => mem_address_o.DATAB
address_i[0] => sm_address_o.DATAB
address_i[0] => uart_address_o.DATAB
address_i[1] => mem_address_o.DATAB
address_i[1] => sm_address_o.DATAB
address_i[1] => uart_address_o.DATAB
address_i[2] => mem_address_o.DATAB
address_i[2] => sm_address_o.DATAB
address_i[2] => uart_address_o.DATAB
address_i[3] => mem_address_o.DATAB
address_i[3] => sm_address_o.DATAB
address_i[3] => uart_address_o.DATAB
address_i[4] => mem_address_o.DATAB
address_i[4] => sm_address_o.DATAB
address_i[4] => uart_address_o.DATAB
address_i[5] => mem_address_o.DATAB
address_i[5] => sm_address_o.DATAB
address_i[5] => uart_address_o.DATAB
address_i[6] => mem_address_o.DATAB
address_i[6] => sm_address_o.DATAB
address_i[6] => uart_address_o.DATAB
address_i[7] => mem_address_o.DATAB
address_i[7] => sm_address_o.DATAB
address_i[7] => uart_address_o.DATAB
address_i[8] => mem_address_o.DATAB
address_i[8] => sm_address_o.DATAB
address_i[8] => uart_address_o.DATAB
address_i[9] => mem_address_o.DATAB
address_i[9] => sm_address_o.DATAB
address_i[9] => uart_address_o.DATAB
address_i[10] => Equal0.IN1
address_i[10] => Equal1.IN1
address_i[10] => Equal2.IN1
address_i[11] => Equal0.IN0
address_i[11] => Equal1.IN0
address_i[11] => Equal2.IN0
address_i[12] => ~NO_FANOUT~
address_i[13] => ~NO_FANOUT~
address_i[14] => ~NO_FANOUT~
address_i[15] => ~NO_FANOUT~
address_i[16] => ~NO_FANOUT~
address_i[17] => ~NO_FANOUT~
address_i[18] => ~NO_FANOUT~
address_i[19] => ~NO_FANOUT~
address_i[20] => ~NO_FANOUT~
address_i[21] => ~NO_FANOUT~
address_i[22] => ~NO_FANOUT~
address_i[23] => ~NO_FANOUT~
address_i[24] => ~NO_FANOUT~
address_i[25] => ~NO_FANOUT~
address_i[26] => ~NO_FANOUT~
address_i[27] => ~NO_FANOUT~
address_i[28] => ~NO_FANOUT~
address_i[29] => ~NO_FANOUT~
address_i[30] => ~NO_FANOUT~
address_i[31] => ~NO_FANOUT~
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[0] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[1] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[2] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[3] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[4] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[5] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[6] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[7] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[8] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[9] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_i[0] => data_o.DATAB
mem_data_i[1] => data_o.DATAB
mem_data_i[2] => data_o.DATAB
mem_data_i[3] => data_o.DATAB
mem_data_i[4] => data_o.DATAB
mem_data_i[5] => data_o.DATAB
mem_data_i[6] => data_o.DATAB
mem_data_i[7] => data_o.DATAB
mem_data_i[8] => data_o.DATAB
mem_data_i[9] => data_o.DATAB
mem_data_i[10] => data_o.DATAB
mem_data_i[11] => data_o.DATAB
mem_data_i[12] => data_o.DATAB
mem_data_i[13] => data_o.DATAB
mem_data_i[14] => data_o.DATAB
mem_data_i[15] => data_o.DATAB
mem_data_i[16] => data_o.DATAB
mem_data_i[17] => data_o.DATAB
mem_data_i[18] => data_o.DATAB
mem_data_i[19] => data_o.DATAB
mem_data_i[20] => data_o.DATAB
mem_data_i[21] => data_o.DATAB
mem_data_i[22] => data_o.DATAB
mem_data_i[23] => data_o.DATAB
mem_data_i[24] => data_o.DATAB
mem_data_i[25] => data_o.DATAB
mem_data_i[26] => data_o.DATAB
mem_data_i[27] => data_o.DATAB
mem_data_i[28] => data_o.DATAB
mem_data_i[29] => data_o.DATAB
mem_data_i[30] => data_o.DATAB
mem_data_i[31] => data_o.DATAB
mem_data_o[0] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[1] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[2] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[3] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[4] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[5] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[6] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[7] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[8] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[9] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[10] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[11] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[12] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[13] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[14] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[15] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[16] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[17] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[18] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[19] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[20] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[21] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[22] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[23] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[24] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[25] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[26] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[27] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[28] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[29] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[30] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[31] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_MR_o <= mem_MR_o.DB_MAX_OUTPUT_PORT_TYPE
mem_MW_o <= mem_MW_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[0] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[1] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[2] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[3] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[4] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[5] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[6] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[7] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[8] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_address_o[9] <= sm_address_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[0] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[1] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[2] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[3] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[4] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[5] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[6] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[7] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[8] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[9] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[10] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[11] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[12] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[13] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[14] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[15] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[16] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[17] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[18] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[19] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[20] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[21] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[22] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[23] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[24] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[25] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[26] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[27] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[28] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[29] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[30] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_data_o[31] <= sm_data_o.DB_MAX_OUTPUT_PORT_TYPE
sm_MW_o <= sm_MW_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[0] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[1] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[2] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[3] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[4] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[5] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[6] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[7] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[8] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_address_o[9] <= uart_address_o.DB_MAX_OUTPUT_PORT_TYPE
uart_data_i[0] => data_o.DATAA
uart_data_i[1] => data_o.DATAA
uart_data_i[2] => data_o.DATAA
uart_data_i[3] => data_o.DATAA
uart_data_i[4] => data_o.DATAA
uart_data_i[5] => data_o.DATAA
uart_data_i[6] => data_o.DATAA
uart_data_i[7] => data_o.DATAA
uart_data_i[8] => data_o.DATAA
uart_data_i[9] => data_o.DATAA
uart_data_i[10] => data_o.DATAA
uart_data_i[11] => data_o.DATAA
uart_data_i[12] => data_o.DATAA
uart_data_i[13] => data_o.DATAA
uart_data_i[14] => data_o.DATAA
uart_data_i[15] => data_o.DATAA
uart_data_i[16] => data_o.DATAA
uart_data_i[17] => data_o.DATAA
uart_data_i[18] => data_o.DATAA
uart_data_i[19] => data_o.DATAA
uart_data_i[20] => data_o.DATAA
uart_data_i[21] => data_o.DATAA
uart_data_i[22] => data_o.DATAA
uart_data_i[23] => data_o.DATAA
uart_data_i[24] => data_o.DATAA
uart_data_i[25] => data_o.DATAA
uart_data_i[26] => data_o.DATAA
uart_data_i[27] => data_o.DATAA
uart_data_i[28] => data_o.DATAA
uart_data_i[29] => data_o.DATAA
uart_data_i[30] => data_o.DATAA
uart_data_i[31] => data_o.DATAA
uart_MR_o <= uart_MR_o.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|VGA_MODULE:vga
clk => clk.IN1
vga_clock <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE
v_en_o <= SIGNAL_SYNC:sync.V_EN
RGB_i[0] => R_o[0].DATAIN
RGB_i[1] => R_o[1].DATAIN
RGB_i[2] => R_o[2].DATAIN
RGB_i[3] => R_o[3].DATAIN
RGB_i[4] => R_o[4].DATAIN
RGB_i[5] => R_o[5].DATAIN
RGB_i[6] => R_o[6].DATAIN
RGB_i[7] => R_o[7].DATAIN
RGB_i[8] => G_o[0].DATAIN
RGB_i[9] => G_o[1].DATAIN
RGB_i[10] => G_o[2].DATAIN
RGB_i[11] => G_o[3].DATAIN
RGB_i[12] => G_o[4].DATAIN
RGB_i[13] => G_o[5].DATAIN
RGB_i[14] => G_o[6].DATAIN
RGB_i[15] => G_o[7].DATAIN
RGB_i[16] => B_o[0].DATAIN
RGB_i[17] => B_o[1].DATAIN
RGB_i[18] => B_o[2].DATAIN
RGB_i[19] => B_o[3].DATAIN
RGB_i[20] => B_o[4].DATAIN
RGB_i[21] => B_o[5].DATAIN
RGB_i[22] => B_o[6].DATAIN
RGB_i[23] => B_o[7].DATAIN
R_o[0] <= RGB_i[0].DB_MAX_OUTPUT_PORT_TYPE
R_o[1] <= RGB_i[1].DB_MAX_OUTPUT_PORT_TYPE
R_o[2] <= RGB_i[2].DB_MAX_OUTPUT_PORT_TYPE
R_o[3] <= RGB_i[3].DB_MAX_OUTPUT_PORT_TYPE
R_o[4] <= RGB_i[4].DB_MAX_OUTPUT_PORT_TYPE
R_o[5] <= RGB_i[5].DB_MAX_OUTPUT_PORT_TYPE
R_o[6] <= RGB_i[6].DB_MAX_OUTPUT_PORT_TYPE
R_o[7] <= RGB_i[7].DB_MAX_OUTPUT_PORT_TYPE
G_o[0] <= RGB_i[8].DB_MAX_OUTPUT_PORT_TYPE
G_o[1] <= RGB_i[9].DB_MAX_OUTPUT_PORT_TYPE
G_o[2] <= RGB_i[10].DB_MAX_OUTPUT_PORT_TYPE
G_o[3] <= RGB_i[11].DB_MAX_OUTPUT_PORT_TYPE
G_o[4] <= RGB_i[12].DB_MAX_OUTPUT_PORT_TYPE
G_o[5] <= RGB_i[13].DB_MAX_OUTPUT_PORT_TYPE
G_o[6] <= RGB_i[14].DB_MAX_OUTPUT_PORT_TYPE
G_o[7] <= RGB_i[15].DB_MAX_OUTPUT_PORT_TYPE
B_o[0] <= RGB_i[16].DB_MAX_OUTPUT_PORT_TYPE
B_o[1] <= RGB_i[17].DB_MAX_OUTPUT_PORT_TYPE
B_o[2] <= RGB_i[18].DB_MAX_OUTPUT_PORT_TYPE
B_o[3] <= RGB_i[19].DB_MAX_OUTPUT_PORT_TYPE
B_o[4] <= RGB_i[20].DB_MAX_OUTPUT_PORT_TYPE
B_o[5] <= RGB_i[21].DB_MAX_OUTPUT_PORT_TYPE
B_o[6] <= RGB_i[22].DB_MAX_OUTPUT_PORT_TYPE
B_o[7] <= RGB_i[23].DB_MAX_OUTPUT_PORT_TYPE
SYNC_N_o <= <GND>
V_SYNC_o <= SIGNAL_SYNC:sync.V_SYNC
H_SYNC_o <= SIGNAL_SYNC:sync.H_SYNC
x_pos_o[0] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[1] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[2] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[3] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[4] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[5] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[6] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[7] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[8] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[9] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[10] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[11] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[12] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[13] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[14] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[15] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[16] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[17] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[18] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[19] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[20] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[21] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[22] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[23] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[24] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[25] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[26] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[27] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[28] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[29] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[30] <= SIGNAL_SYNC:sync.H_COUNTER
x_pos_o[31] <= SIGNAL_SYNC:sync.H_COUNTER
y_pos_o[0] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[1] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[2] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[3] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[4] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[5] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[6] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[7] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[8] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[9] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[10] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[11] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[12] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[13] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[14] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[15] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[16] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[17] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[18] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[19] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[20] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[21] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[22] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[23] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[24] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[25] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[26] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[27] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[28] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[29] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[30] <= SIGNAL_SYNC:sync.V_COUNTER
y_pos_o[31] <= SIGNAL_SYNC:sync.V_COUNTER


|coso|top:top1|VGA_MODULE:vga|CLK_DIVIDER:testclk
in_clk => out_clk~reg0.CLK
in_clk => q.CLK
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|VGA_MODULE:vga|SIGNAL_SYNC:sync
CLOCK => H_COUNTER:h_signal.CLOCK
CLOCK => V_COUNTER:v_signal.CLOCK
V_EN <= V_EN.DB_MAX_OUTPUT_PORT_TYPE
H_COUNTER[0] <= H_COUNTER:h_signal.CURRENT_PIXEL[0]
H_COUNTER[1] <= H_COUNTER:h_signal.CURRENT_PIXEL[1]
H_COUNTER[2] <= H_COUNTER:h_signal.CURRENT_PIXEL[2]
H_COUNTER[3] <= H_COUNTER:h_signal.CURRENT_PIXEL[3]
H_COUNTER[4] <= H_COUNTER:h_signal.CURRENT_PIXEL[4]
H_COUNTER[5] <= H_COUNTER:h_signal.CURRENT_PIXEL[5]
H_COUNTER[6] <= H_COUNTER:h_signal.CURRENT_PIXEL[6]
H_COUNTER[7] <= H_COUNTER:h_signal.CURRENT_PIXEL[7]
H_COUNTER[8] <= H_COUNTER:h_signal.CURRENT_PIXEL[8]
H_COUNTER[9] <= H_COUNTER:h_signal.CURRENT_PIXEL[9]
H_COUNTER[10] <= H_COUNTER:h_signal.CURRENT_PIXEL[10]
H_COUNTER[11] <= H_COUNTER:h_signal.CURRENT_PIXEL[11]
H_COUNTER[12] <= H_COUNTER:h_signal.CURRENT_PIXEL[12]
H_COUNTER[13] <= H_COUNTER:h_signal.CURRENT_PIXEL[13]
H_COUNTER[14] <= H_COUNTER:h_signal.CURRENT_PIXEL[14]
H_COUNTER[15] <= H_COUNTER:h_signal.CURRENT_PIXEL[15]
H_COUNTER[16] <= H_COUNTER:h_signal.CURRENT_PIXEL[16]
H_COUNTER[17] <= H_COUNTER:h_signal.CURRENT_PIXEL[17]
H_COUNTER[18] <= H_COUNTER:h_signal.CURRENT_PIXEL[18]
H_COUNTER[19] <= H_COUNTER:h_signal.CURRENT_PIXEL[19]
H_COUNTER[20] <= H_COUNTER:h_signal.CURRENT_PIXEL[20]
H_COUNTER[21] <= H_COUNTER:h_signal.CURRENT_PIXEL[21]
H_COUNTER[22] <= H_COUNTER:h_signal.CURRENT_PIXEL[22]
H_COUNTER[23] <= H_COUNTER:h_signal.CURRENT_PIXEL[23]
H_COUNTER[24] <= H_COUNTER:h_signal.CURRENT_PIXEL[24]
H_COUNTER[25] <= H_COUNTER:h_signal.CURRENT_PIXEL[25]
H_COUNTER[26] <= H_COUNTER:h_signal.CURRENT_PIXEL[26]
H_COUNTER[27] <= H_COUNTER:h_signal.CURRENT_PIXEL[27]
H_COUNTER[28] <= H_COUNTER:h_signal.CURRENT_PIXEL[28]
H_COUNTER[29] <= H_COUNTER:h_signal.CURRENT_PIXEL[29]
H_COUNTER[30] <= H_COUNTER:h_signal.CURRENT_PIXEL[30]
H_COUNTER[31] <= H_COUNTER:h_signal.CURRENT_PIXEL[31]
V_COUNTER[0] <= V_COUNTER:v_signal.CURRENT_PIXEL[0]
V_COUNTER[1] <= V_COUNTER:v_signal.CURRENT_PIXEL[1]
V_COUNTER[2] <= V_COUNTER:v_signal.CURRENT_PIXEL[2]
V_COUNTER[3] <= V_COUNTER:v_signal.CURRENT_PIXEL[3]
V_COUNTER[4] <= V_COUNTER:v_signal.CURRENT_PIXEL[4]
V_COUNTER[5] <= V_COUNTER:v_signal.CURRENT_PIXEL[5]
V_COUNTER[6] <= V_COUNTER:v_signal.CURRENT_PIXEL[6]
V_COUNTER[7] <= V_COUNTER:v_signal.CURRENT_PIXEL[7]
V_COUNTER[8] <= V_COUNTER:v_signal.CURRENT_PIXEL[8]
V_COUNTER[9] <= V_COUNTER:v_signal.CURRENT_PIXEL[9]
V_COUNTER[10] <= V_COUNTER:v_signal.CURRENT_PIXEL[10]
V_COUNTER[11] <= V_COUNTER:v_signal.CURRENT_PIXEL[11]
V_COUNTER[12] <= V_COUNTER:v_signal.CURRENT_PIXEL[12]
V_COUNTER[13] <= V_COUNTER:v_signal.CURRENT_PIXEL[13]
V_COUNTER[14] <= V_COUNTER:v_signal.CURRENT_PIXEL[14]
V_COUNTER[15] <= V_COUNTER:v_signal.CURRENT_PIXEL[15]
V_COUNTER[16] <= V_COUNTER:v_signal.CURRENT_PIXEL[16]
V_COUNTER[17] <= V_COUNTER:v_signal.CURRENT_PIXEL[17]
V_COUNTER[18] <= V_COUNTER:v_signal.CURRENT_PIXEL[18]
V_COUNTER[19] <= V_COUNTER:v_signal.CURRENT_PIXEL[19]
V_COUNTER[20] <= V_COUNTER:v_signal.CURRENT_PIXEL[20]
V_COUNTER[21] <= V_COUNTER:v_signal.CURRENT_PIXEL[21]
V_COUNTER[22] <= V_COUNTER:v_signal.CURRENT_PIXEL[22]
V_COUNTER[23] <= V_COUNTER:v_signal.CURRENT_PIXEL[23]
V_COUNTER[24] <= V_COUNTER:v_signal.CURRENT_PIXEL[24]
V_COUNTER[25] <= V_COUNTER:v_signal.CURRENT_PIXEL[25]
V_COUNTER[26] <= V_COUNTER:v_signal.CURRENT_PIXEL[26]
V_COUNTER[27] <= V_COUNTER:v_signal.CURRENT_PIXEL[27]
V_COUNTER[28] <= V_COUNTER:v_signal.CURRENT_PIXEL[28]
V_COUNTER[29] <= V_COUNTER:v_signal.CURRENT_PIXEL[29]
V_COUNTER[30] <= V_COUNTER:v_signal.CURRENT_PIXEL[30]
V_COUNTER[31] <= V_COUNTER:v_signal.CURRENT_PIXEL[31]
V_SYNC <= V_COUNTER:v_signal.V_SYNC
H_SYNC <= H_COUNTER:h_signal.H_SYNC


|coso|top:top1|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal
CLOCK => END_LINE~reg0.CLK
CLOCK => CURRENT_PIXEL[0]~reg0.CLK
CLOCK => CURRENT_PIXEL[1]~reg0.CLK
CLOCK => CURRENT_PIXEL[2]~reg0.CLK
CLOCK => CURRENT_PIXEL[3]~reg0.CLK
CLOCK => CURRENT_PIXEL[4]~reg0.CLK
CLOCK => CURRENT_PIXEL[5]~reg0.CLK
CLOCK => CURRENT_PIXEL[6]~reg0.CLK
CLOCK => CURRENT_PIXEL[7]~reg0.CLK
CLOCK => CURRENT_PIXEL[8]~reg0.CLK
CLOCK => CURRENT_PIXEL[9]~reg0.CLK
CLOCK => CURRENT_PIXEL[10]~reg0.CLK
CLOCK => CURRENT_PIXEL[11]~reg0.CLK
CLOCK => CURRENT_PIXEL[12]~reg0.CLK
CLOCK => CURRENT_PIXEL[13]~reg0.CLK
CLOCK => CURRENT_PIXEL[14]~reg0.CLK
CLOCK => CURRENT_PIXEL[15]~reg0.CLK
CLOCK => CURRENT_PIXEL[16]~reg0.CLK
CLOCK => CURRENT_PIXEL[17]~reg0.CLK
CLOCK => CURRENT_PIXEL[18]~reg0.CLK
CLOCK => CURRENT_PIXEL[19]~reg0.CLK
CLOCK => CURRENT_PIXEL[20]~reg0.CLK
CLOCK => CURRENT_PIXEL[21]~reg0.CLK
CLOCK => CURRENT_PIXEL[22]~reg0.CLK
CLOCK => CURRENT_PIXEL[23]~reg0.CLK
CLOCK => CURRENT_PIXEL[24]~reg0.CLK
CLOCK => CURRENT_PIXEL[25]~reg0.CLK
CLOCK => CURRENT_PIXEL[26]~reg0.CLK
CLOCK => CURRENT_PIXEL[27]~reg0.CLK
CLOCK => CURRENT_PIXEL[28]~reg0.CLK
CLOCK => CURRENT_PIXEL[29]~reg0.CLK
CLOCK => CURRENT_PIXEL[30]~reg0.CLK
CLOCK => CURRENT_PIXEL[31]~reg0.CLK
H_SYNC <= H_SYNC.DB_MAX_OUTPUT_PORT_TYPE
END_LINE <= END_LINE~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[0] <= CURRENT_PIXEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[1] <= CURRENT_PIXEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[2] <= CURRENT_PIXEL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[3] <= CURRENT_PIXEL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[4] <= CURRENT_PIXEL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[5] <= CURRENT_PIXEL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[6] <= CURRENT_PIXEL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[7] <= CURRENT_PIXEL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[8] <= CURRENT_PIXEL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[9] <= CURRENT_PIXEL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[10] <= CURRENT_PIXEL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[11] <= CURRENT_PIXEL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[12] <= CURRENT_PIXEL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[13] <= CURRENT_PIXEL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[14] <= CURRENT_PIXEL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[15] <= CURRENT_PIXEL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[16] <= CURRENT_PIXEL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[17] <= CURRENT_PIXEL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[18] <= CURRENT_PIXEL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[19] <= CURRENT_PIXEL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[20] <= CURRENT_PIXEL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[21] <= CURRENT_PIXEL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[22] <= CURRENT_PIXEL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[23] <= CURRENT_PIXEL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[24] <= CURRENT_PIXEL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[25] <= CURRENT_PIXEL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[26] <= CURRENT_PIXEL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[27] <= CURRENT_PIXEL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[28] <= CURRENT_PIXEL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[29] <= CURRENT_PIXEL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[30] <= CURRENT_PIXEL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[31] <= CURRENT_PIXEL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|VGA_MODULE:vga|SIGNAL_SYNC:sync|V_COUNTER:v_signal
CLOCK => CURRENT_PIXEL[0]~reg0.CLK
CLOCK => CURRENT_PIXEL[1]~reg0.CLK
CLOCK => CURRENT_PIXEL[2]~reg0.CLK
CLOCK => CURRENT_PIXEL[3]~reg0.CLK
CLOCK => CURRENT_PIXEL[4]~reg0.CLK
CLOCK => CURRENT_PIXEL[5]~reg0.CLK
CLOCK => CURRENT_PIXEL[6]~reg0.CLK
CLOCK => CURRENT_PIXEL[7]~reg0.CLK
CLOCK => CURRENT_PIXEL[8]~reg0.CLK
CLOCK => CURRENT_PIXEL[9]~reg0.CLK
CLOCK => CURRENT_PIXEL[10]~reg0.CLK
CLOCK => CURRENT_PIXEL[11]~reg0.CLK
CLOCK => CURRENT_PIXEL[12]~reg0.CLK
CLOCK => CURRENT_PIXEL[13]~reg0.CLK
CLOCK => CURRENT_PIXEL[14]~reg0.CLK
CLOCK => CURRENT_PIXEL[15]~reg0.CLK
CLOCK => CURRENT_PIXEL[16]~reg0.CLK
CLOCK => CURRENT_PIXEL[17]~reg0.CLK
CLOCK => CURRENT_PIXEL[18]~reg0.CLK
CLOCK => CURRENT_PIXEL[19]~reg0.CLK
CLOCK => CURRENT_PIXEL[20]~reg0.CLK
CLOCK => CURRENT_PIXEL[21]~reg0.CLK
CLOCK => CURRENT_PIXEL[22]~reg0.CLK
CLOCK => CURRENT_PIXEL[23]~reg0.CLK
CLOCK => CURRENT_PIXEL[24]~reg0.CLK
CLOCK => CURRENT_PIXEL[25]~reg0.CLK
CLOCK => CURRENT_PIXEL[26]~reg0.CLK
CLOCK => CURRENT_PIXEL[27]~reg0.CLK
CLOCK => CURRENT_PIXEL[28]~reg0.CLK
CLOCK => CURRENT_PIXEL[29]~reg0.CLK
CLOCK => CURRENT_PIXEL[30]~reg0.CLK
CLOCK => CURRENT_PIXEL[31]~reg0.CLK
H_FLAG => CURRENT_PIXEL[7]~reg0.ENA
H_FLAG => CURRENT_PIXEL[6]~reg0.ENA
H_FLAG => CURRENT_PIXEL[5]~reg0.ENA
H_FLAG => CURRENT_PIXEL[4]~reg0.ENA
H_FLAG => CURRENT_PIXEL[3]~reg0.ENA
H_FLAG => CURRENT_PIXEL[2]~reg0.ENA
H_FLAG => CURRENT_PIXEL[1]~reg0.ENA
H_FLAG => CURRENT_PIXEL[0]~reg0.ENA
H_FLAG => CURRENT_PIXEL[8]~reg0.ENA
H_FLAG => CURRENT_PIXEL[9]~reg0.ENA
H_FLAG => CURRENT_PIXEL[10]~reg0.ENA
H_FLAG => CURRENT_PIXEL[11]~reg0.ENA
H_FLAG => CURRENT_PIXEL[12]~reg0.ENA
H_FLAG => CURRENT_PIXEL[13]~reg0.ENA
H_FLAG => CURRENT_PIXEL[14]~reg0.ENA
H_FLAG => CURRENT_PIXEL[15]~reg0.ENA
H_FLAG => CURRENT_PIXEL[16]~reg0.ENA
H_FLAG => CURRENT_PIXEL[17]~reg0.ENA
H_FLAG => CURRENT_PIXEL[18]~reg0.ENA
H_FLAG => CURRENT_PIXEL[19]~reg0.ENA
H_FLAG => CURRENT_PIXEL[20]~reg0.ENA
H_FLAG => CURRENT_PIXEL[21]~reg0.ENA
H_FLAG => CURRENT_PIXEL[22]~reg0.ENA
H_FLAG => CURRENT_PIXEL[23]~reg0.ENA
H_FLAG => CURRENT_PIXEL[24]~reg0.ENA
H_FLAG => CURRENT_PIXEL[25]~reg0.ENA
H_FLAG => CURRENT_PIXEL[26]~reg0.ENA
H_FLAG => CURRENT_PIXEL[27]~reg0.ENA
H_FLAG => CURRENT_PIXEL[28]~reg0.ENA
H_FLAG => CURRENT_PIXEL[29]~reg0.ENA
H_FLAG => CURRENT_PIXEL[30]~reg0.ENA
H_FLAG => CURRENT_PIXEL[31]~reg0.ENA
V_SYNC <= V_SYNC.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[0] <= CURRENT_PIXEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[1] <= CURRENT_PIXEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[2] <= CURRENT_PIXEL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[3] <= CURRENT_PIXEL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[4] <= CURRENT_PIXEL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[5] <= CURRENT_PIXEL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[6] <= CURRENT_PIXEL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[7] <= CURRENT_PIXEL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[8] <= CURRENT_PIXEL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[9] <= CURRENT_PIXEL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[10] <= CURRENT_PIXEL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[11] <= CURRENT_PIXEL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[12] <= CURRENT_PIXEL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[13] <= CURRENT_PIXEL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[14] <= CURRENT_PIXEL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[15] <= CURRENT_PIXEL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[16] <= CURRENT_PIXEL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[17] <= CURRENT_PIXEL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[18] <= CURRENT_PIXEL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[19] <= CURRENT_PIXEL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[20] <= CURRENT_PIXEL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[21] <= CURRENT_PIXEL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[22] <= CURRENT_PIXEL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[23] <= CURRENT_PIXEL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[24] <= CURRENT_PIXEL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[25] <= CURRENT_PIXEL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[26] <= CURRENT_PIXEL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[27] <= CURRENT_PIXEL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[28] <= CURRENT_PIXEL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[29] <= CURRENT_PIXEL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[30] <= CURRENT_PIXEL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_PIXEL[31] <= CURRENT_PIXEL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|SpriteController:spriteController
processor_clk_i => processor_clk_i.IN3
MW_i => MW_tank1.DATAB
MW_i => MW_tank2.DATAB
MW_i => MW_score.DATAB
address_i[0] => address_i[0].IN3
address_i[1] => address_i[1].IN3
address_i[2] => ~NO_FANOUT~
address_i[3] => ~NO_FANOUT~
address_i[4] => ~NO_FANOUT~
address_i[5] => ~NO_FANOUT~
address_i[6] => ~NO_FANOUT~
address_i[7] => Equal0.IN2
address_i[7] => Equal1.IN0
address_i[7] => Equal2.IN2
address_i[8] => Equal0.IN1
address_i[8] => Equal1.IN2
address_i[8] => Equal2.IN1
address_i[9] => Equal0.IN0
address_i[9] => Equal1.IN1
address_i[9] => Equal2.IN0
data_i[0] => data_i[0].IN3
data_i[1] => data_i[1].IN3
data_i[2] => data_i[2].IN3
data_i[3] => data_i[3].IN3
data_i[4] => data_i[4].IN3
data_i[5] => data_i[5].IN3
data_i[6] => data_i[6].IN3
data_i[7] => data_i[7].IN3
data_i[8] => data_i[8].IN3
data_i[9] => data_i[9].IN3
data_i[10] => data_i[10].IN3
data_i[11] => data_i[11].IN3
data_i[12] => data_i[12].IN3
data_i[13] => data_i[13].IN3
data_i[14] => data_i[14].IN3
data_i[15] => data_i[15].IN3
data_i[16] => data_i[16].IN3
data_i[17] => data_i[17].IN3
data_i[18] => data_i[18].IN3
data_i[19] => data_i[19].IN3
data_i[20] => data_i[20].IN3
data_i[21] => data_i[21].IN3
data_i[22] => data_i[22].IN3
data_i[23] => data_i[23].IN3
data_i[24] => data_i[24].IN3
data_i[25] => data_i[25].IN3
data_i[26] => data_i[26].IN3
data_i[27] => data_i[27].IN3
data_i[28] => data_i[28].IN3
data_i[29] => data_i[29].IN3
data_i[30] => data_i[30].IN3
data_i[31] => data_i[31].IN3
RGB_o[0] <= ImageComposer:imageComposer.RGB_o[0]
RGB_o[1] <= ImageComposer:imageComposer.RGB_o[1]
RGB_o[2] <= ImageComposer:imageComposer.RGB_o[2]
RGB_o[3] <= ImageComposer:imageComposer.RGB_o[3]
RGB_o[4] <= ImageComposer:imageComposer.RGB_o[4]
RGB_o[5] <= ImageComposer:imageComposer.RGB_o[5]
RGB_o[6] <= ImageComposer:imageComposer.RGB_o[6]
RGB_o[7] <= ImageComposer:imageComposer.RGB_o[7]
RGB_o[8] <= ImageComposer:imageComposer.RGB_o[8]
RGB_o[9] <= ImageComposer:imageComposer.RGB_o[9]
RGB_o[10] <= ImageComposer:imageComposer.RGB_o[10]
RGB_o[11] <= ImageComposer:imageComposer.RGB_o[11]
RGB_o[12] <= ImageComposer:imageComposer.RGB_o[12]
RGB_o[13] <= ImageComposer:imageComposer.RGB_o[13]
RGB_o[14] <= ImageComposer:imageComposer.RGB_o[14]
RGB_o[15] <= ImageComposer:imageComposer.RGB_o[15]
RGB_o[16] <= ImageComposer:imageComposer.RGB_o[16]
RGB_o[17] <= ImageComposer:imageComposer.RGB_o[17]
RGB_o[18] <= ImageComposer:imageComposer.RGB_o[18]
RGB_o[19] <= ImageComposer:imageComposer.RGB_o[19]
RGB_o[20] <= ImageComposer:imageComposer.RGB_o[20]
RGB_o[21] <= ImageComposer:imageComposer.RGB_o[21]
RGB_o[22] <= ImageComposer:imageComposer.RGB_o[22]
RGB_o[23] <= ImageComposer:imageComposer.RGB_o[23]
vga_clk_i => vga_clk_i.IN4
vga_x_pos_i[0] => vga_x_pos_i[0].IN5
vga_x_pos_i[1] => vga_x_pos_i[1].IN5
vga_x_pos_i[2] => vga_x_pos_i[2].IN5
vga_x_pos_i[3] => vga_x_pos_i[3].IN5
vga_x_pos_i[4] => vga_x_pos_i[4].IN5
vga_x_pos_i[5] => vga_x_pos_i[5].IN5
vga_x_pos_i[6] => vga_x_pos_i[6].IN5
vga_x_pos_i[7] => vga_x_pos_i[7].IN5
vga_x_pos_i[8] => vga_x_pos_i[8].IN5
vga_x_pos_i[9] => vga_x_pos_i[9].IN5
vga_x_pos_i[10] => vga_x_pos_i[10].IN5
vga_x_pos_i[11] => vga_x_pos_i[11].IN5
vga_x_pos_i[12] => vga_x_pos_i[12].IN5
vga_x_pos_i[13] => vga_x_pos_i[13].IN5
vga_x_pos_i[14] => vga_x_pos_i[14].IN5
vga_x_pos_i[15] => vga_x_pos_i[15].IN5
vga_x_pos_i[16] => vga_x_pos_i[16].IN5
vga_x_pos_i[17] => vga_x_pos_i[17].IN5
vga_x_pos_i[18] => vga_x_pos_i[18].IN5
vga_x_pos_i[19] => vga_x_pos_i[19].IN5
vga_x_pos_i[20] => vga_x_pos_i[20].IN5
vga_x_pos_i[21] => vga_x_pos_i[21].IN5
vga_x_pos_i[22] => vga_x_pos_i[22].IN5
vga_x_pos_i[23] => vga_x_pos_i[23].IN5
vga_x_pos_i[24] => vga_x_pos_i[24].IN5
vga_x_pos_i[25] => vga_x_pos_i[25].IN5
vga_x_pos_i[26] => vga_x_pos_i[26].IN5
vga_x_pos_i[27] => vga_x_pos_i[27].IN5
vga_x_pos_i[28] => vga_x_pos_i[28].IN5
vga_x_pos_i[29] => vga_x_pos_i[29].IN5
vga_x_pos_i[30] => vga_x_pos_i[30].IN5
vga_x_pos_i[31] => vga_x_pos_i[31].IN5
vga_y_pos_i[0] => vga_y_pos_i[0].IN5
vga_y_pos_i[1] => vga_y_pos_i[1].IN5
vga_y_pos_i[2] => vga_y_pos_i[2].IN5
vga_y_pos_i[3] => vga_y_pos_i[3].IN5
vga_y_pos_i[4] => vga_y_pos_i[4].IN5
vga_y_pos_i[5] => vga_y_pos_i[5].IN5
vga_y_pos_i[6] => vga_y_pos_i[6].IN5
vga_y_pos_i[7] => vga_y_pos_i[7].IN5
vga_y_pos_i[8] => vga_y_pos_i[8].IN5
vga_y_pos_i[9] => vga_y_pos_i[9].IN5
vga_y_pos_i[10] => vga_y_pos_i[10].IN5
vga_y_pos_i[11] => vga_y_pos_i[11].IN5
vga_y_pos_i[12] => vga_y_pos_i[12].IN5
vga_y_pos_i[13] => vga_y_pos_i[13].IN5
vga_y_pos_i[14] => vga_y_pos_i[14].IN5
vga_y_pos_i[15] => vga_y_pos_i[15].IN5
vga_y_pos_i[16] => vga_y_pos_i[16].IN5
vga_y_pos_i[17] => vga_y_pos_i[17].IN5
vga_y_pos_i[18] => vga_y_pos_i[18].IN5
vga_y_pos_i[19] => vga_y_pos_i[19].IN5
vga_y_pos_i[20] => vga_y_pos_i[20].IN5
vga_y_pos_i[21] => vga_y_pos_i[21].IN5
vga_y_pos_i[22] => vga_y_pos_i[22].IN5
vga_y_pos_i[23] => vga_y_pos_i[23].IN5
vga_y_pos_i[24] => vga_y_pos_i[24].IN5
vga_y_pos_i[25] => vga_y_pos_i[25].IN5
vga_y_pos_i[26] => vga_y_pos_i[26].IN5
vga_y_pos_i[27] => vga_y_pos_i[27].IN5
vga_y_pos_i[28] => vga_y_pos_i[28].IN5
vga_y_pos_i[29] => vga_y_pos_i[29].IN5
vga_y_pos_i[30] => vga_y_pos_i[30].IN5
vga_y_pos_i[31] => vga_y_pos_i[31].IN5


|coso|top:top1|SpriteController:spriteController|FloorController:floorController
x_pos_i[0] => mem_address_o[0].DATAIN
x_pos_i[1] => mem_address_o[1].DATAIN
x_pos_i[2] => mem_address_o[2].DATAIN
x_pos_i[3] => mem_address_o[3].DATAIN
x_pos_i[4] => mem_address_o[4].DATAIN
x_pos_i[5] => mem_address_o[5].DATAIN
x_pos_i[6] => mem_address_o[6].DATAIN
x_pos_i[7] => mem_address_o[7].DATAIN
x_pos_i[8] => ~NO_FANOUT~
x_pos_i[9] => ~NO_FANOUT~
x_pos_i[10] => ~NO_FANOUT~
x_pos_i[11] => ~NO_FANOUT~
x_pos_i[12] => ~NO_FANOUT~
x_pos_i[13] => ~NO_FANOUT~
x_pos_i[14] => ~NO_FANOUT~
x_pos_i[15] => ~NO_FANOUT~
x_pos_i[16] => ~NO_FANOUT~
x_pos_i[17] => ~NO_FANOUT~
x_pos_i[18] => ~NO_FANOUT~
x_pos_i[19] => ~NO_FANOUT~
x_pos_i[20] => ~NO_FANOUT~
x_pos_i[21] => ~NO_FANOUT~
x_pos_i[22] => ~NO_FANOUT~
x_pos_i[23] => ~NO_FANOUT~
x_pos_i[24] => ~NO_FANOUT~
x_pos_i[25] => ~NO_FANOUT~
x_pos_i[26] => ~NO_FANOUT~
x_pos_i[27] => ~NO_FANOUT~
x_pos_i[28] => ~NO_FANOUT~
x_pos_i[29] => ~NO_FANOUT~
x_pos_i[30] => ~NO_FANOUT~
x_pos_i[31] => ~NO_FANOUT~
y_pos_i[0] => mem_address_o[8].DATAIN
y_pos_i[1] => mem_address_o[9].DATAIN
y_pos_i[2] => mem_address_o[10].DATAIN
y_pos_i[3] => mem_address_o[11].DATAIN
y_pos_i[4] => mem_address_o[12].DATAIN
y_pos_i[5] => mem_address_o[13].DATAIN
y_pos_i[6] => mem_address_o[14].DATAIN
y_pos_i[7] => mem_address_o[15].DATAIN
y_pos_i[8] => ~NO_FANOUT~
y_pos_i[9] => ~NO_FANOUT~
y_pos_i[10] => ~NO_FANOUT~
y_pos_i[11] => ~NO_FANOUT~
y_pos_i[12] => ~NO_FANOUT~
y_pos_i[13] => ~NO_FANOUT~
y_pos_i[14] => ~NO_FANOUT~
y_pos_i[15] => ~NO_FANOUT~
y_pos_i[16] => ~NO_FANOUT~
y_pos_i[17] => ~NO_FANOUT~
y_pos_i[18] => ~NO_FANOUT~
y_pos_i[19] => ~NO_FANOUT~
y_pos_i[20] => ~NO_FANOUT~
y_pos_i[21] => ~NO_FANOUT~
y_pos_i[22] => ~NO_FANOUT~
y_pos_i[23] => ~NO_FANOUT~
y_pos_i[24] => ~NO_FANOUT~
y_pos_i[25] => ~NO_FANOUT~
y_pos_i[26] => ~NO_FANOUT~
y_pos_i[27] => ~NO_FANOUT~
y_pos_i[28] => ~NO_FANOUT~
y_pos_i[29] => ~NO_FANOUT~
y_pos_i[30] => ~NO_FANOUT~
y_pos_i[31] => ~NO_FANOUT~
RGB_o[0] <= mem_data_i[0].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= mem_data_i[1].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= mem_data_i[2].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= mem_data_i[3].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= mem_data_i[4].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= mem_data_i[5].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= mem_data_i[6].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= mem_data_i[7].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= mem_data_i[8].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= mem_data_i[9].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= mem_data_i[10].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= mem_data_i[11].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= mem_data_i[12].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= mem_data_i[13].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= mem_data_i[14].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= mem_data_i[15].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= mem_data_i[16].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= mem_data_i[17].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= mem_data_i[18].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= mem_data_i[19].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= mem_data_i[20].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= mem_data_i[21].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= mem_data_i[22].DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= mem_data_i[23].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[0] <= x_pos_i[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[1] <= x_pos_i[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[2] <= x_pos_i[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[3] <= x_pos_i[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[4] <= x_pos_i[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[5] <= x_pos_i[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[6] <= x_pos_i[6].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[7] <= x_pos_i[7].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[8] <= y_pos_i[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[9] <= y_pos_i[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[10] <= y_pos_i[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[11] <= y_pos_i[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[12] <= y_pos_i[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[13] <= y_pos_i[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[14] <= y_pos_i[6].DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[15] <= y_pos_i[7].DB_MAX_OUTPUT_PORT_TYPE
mem_data_i[0] => RGB_o[0].DATAIN
mem_data_i[1] => RGB_o[1].DATAIN
mem_data_i[2] => RGB_o[2].DATAIN
mem_data_i[3] => RGB_o[3].DATAIN
mem_data_i[4] => RGB_o[4].DATAIN
mem_data_i[5] => RGB_o[5].DATAIN
mem_data_i[6] => RGB_o[6].DATAIN
mem_data_i[7] => RGB_o[7].DATAIN
mem_data_i[8] => RGB_o[8].DATAIN
mem_data_i[9] => RGB_o[9].DATAIN
mem_data_i[10] => RGB_o[10].DATAIN
mem_data_i[11] => RGB_o[11].DATAIN
mem_data_i[12] => RGB_o[12].DATAIN
mem_data_i[13] => RGB_o[13].DATAIN
mem_data_i[14] => RGB_o[14].DATAIN
mem_data_i[15] => RGB_o[15].DATAIN
mem_data_i[16] => RGB_o[16].DATAIN
mem_data_i[17] => RGB_o[17].DATAIN
mem_data_i[18] => RGB_o[18].DATAIN
mem_data_i[19] => RGB_o[19].DATAIN
mem_data_i[20] => RGB_o[20].DATAIN
mem_data_i[21] => RGB_o[21].DATAIN
mem_data_i[22] => RGB_o[22].DATAIN
mem_data_i[23] => RGB_o[23].DATAIN


|coso|top:top1|SpriteController:spriteController|mem_floor:floor_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|coso|top:top1|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rhf1:auto_generated.address_a[0]
address_a[1] => altsyncram_rhf1:auto_generated.address_a[1]
address_a[2] => altsyncram_rhf1:auto_generated.address_a[2]
address_a[3] => altsyncram_rhf1:auto_generated.address_a[3]
address_a[4] => altsyncram_rhf1:auto_generated.address_a[4]
address_a[5] => altsyncram_rhf1:auto_generated.address_a[5]
address_a[6] => altsyncram_rhf1:auto_generated.address_a[6]
address_a[7] => altsyncram_rhf1:auto_generated.address_a[7]
address_a[8] => altsyncram_rhf1:auto_generated.address_a[8]
address_a[9] => altsyncram_rhf1:auto_generated.address_a[9]
address_a[10] => altsyncram_rhf1:auto_generated.address_a[10]
address_a[11] => altsyncram_rhf1:auto_generated.address_a[11]
address_a[12] => altsyncram_rhf1:auto_generated.address_a[12]
address_a[13] => altsyncram_rhf1:auto_generated.address_a[13]
address_a[14] => altsyncram_rhf1:auto_generated.address_a[14]
address_a[15] => altsyncram_rhf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rhf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rhf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rhf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rhf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rhf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rhf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rhf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rhf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rhf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rhf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rhf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rhf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rhf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rhf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rhf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rhf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rhf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rhf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rhf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rhf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rhf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rhf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rhf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rhf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rhf1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coso|top:top1|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_bhb:mux2.result[0]
q_a[1] <= mux_bhb:mux2.result[1]
q_a[2] <= mux_bhb:mux2.result[2]
q_a[3] <= mux_bhb:mux2.result[3]
q_a[4] <= mux_bhb:mux2.result[4]
q_a[5] <= mux_bhb:mux2.result[5]
q_a[6] <= mux_bhb:mux2.result[6]
q_a[7] <= mux_bhb:mux2.result[7]
q_a[8] <= mux_bhb:mux2.result[8]
q_a[9] <= mux_bhb:mux2.result[9]
q_a[10] <= mux_bhb:mux2.result[10]
q_a[11] <= mux_bhb:mux2.result[11]
q_a[12] <= mux_bhb:mux2.result[12]
q_a[13] <= mux_bhb:mux2.result[13]
q_a[14] <= mux_bhb:mux2.result[14]
q_a[15] <= mux_bhb:mux2.result[15]
q_a[16] <= mux_bhb:mux2.result[16]
q_a[17] <= mux_bhb:mux2.result[17]
q_a[18] <= mux_bhb:mux2.result[18]
q_a[19] <= mux_bhb:mux2.result[19]
q_a[20] <= mux_bhb:mux2.result[20]
q_a[21] <= mux_bhb:mux2.result[21]
q_a[22] <= mux_bhb:mux2.result[22]
q_a[23] <= mux_bhb:mux2.result[23]


|coso|top:top1|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|decode_61a:rden_decode
data[0] => w_anode790w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode819w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode841w[1].IN0
data[0] => w_anode852w[1].IN1
data[0] => w_anode863w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode790w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode852w[2].IN0
data[1] => w_anode863w[2].IN1
data[1] => w_anode874w[2].IN1
data[2] => w_anode790w[3].IN0
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode841w[3].IN1
data[2] => w_anode852w[3].IN1
data[2] => w_anode863w[3].IN1
data[2] => w_anode874w[3].IN1
eq[0] <= w_anode790w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode841w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode863w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode874w[3].DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|mux_bhb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w0_n0_mux_dataout.IN1
data[25] => l1_w1_n0_mux_dataout.IN1
data[26] => l1_w2_n0_mux_dataout.IN1
data[27] => l1_w3_n0_mux_dataout.IN1
data[28] => l1_w4_n0_mux_dataout.IN1
data[29] => l1_w5_n0_mux_dataout.IN1
data[30] => l1_w6_n0_mux_dataout.IN1
data[31] => l1_w7_n0_mux_dataout.IN1
data[32] => l1_w8_n0_mux_dataout.IN1
data[33] => l1_w9_n0_mux_dataout.IN1
data[34] => l1_w10_n0_mux_dataout.IN1
data[35] => l1_w11_n0_mux_dataout.IN1
data[36] => l1_w12_n0_mux_dataout.IN1
data[37] => l1_w13_n0_mux_dataout.IN1
data[38] => l1_w14_n0_mux_dataout.IN1
data[39] => l1_w15_n0_mux_dataout.IN1
data[40] => l1_w16_n0_mux_dataout.IN1
data[41] => l1_w17_n0_mux_dataout.IN1
data[42] => l1_w18_n0_mux_dataout.IN1
data[43] => l1_w19_n0_mux_dataout.IN1
data[44] => l1_w20_n0_mux_dataout.IN1
data[45] => l1_w21_n0_mux_dataout.IN1
data[46] => l1_w22_n0_mux_dataout.IN1
data[47] => l1_w23_n0_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w16_n1_mux_dataout.IN1
data[65] => l1_w17_n1_mux_dataout.IN1
data[66] => l1_w18_n1_mux_dataout.IN1
data[67] => l1_w19_n1_mux_dataout.IN1
data[68] => l1_w20_n1_mux_dataout.IN1
data[69] => l1_w21_n1_mux_dataout.IN1
data[70] => l1_w22_n1_mux_dataout.IN1
data[71] => l1_w23_n1_mux_dataout.IN1
data[72] => l1_w0_n1_mux_dataout.IN1
data[73] => l1_w1_n1_mux_dataout.IN1
data[74] => l1_w2_n1_mux_dataout.IN1
data[75] => l1_w3_n1_mux_dataout.IN1
data[76] => l1_w4_n1_mux_dataout.IN1
data[77] => l1_w5_n1_mux_dataout.IN1
data[78] => l1_w6_n1_mux_dataout.IN1
data[79] => l1_w7_n1_mux_dataout.IN1
data[80] => l1_w8_n1_mux_dataout.IN1
data[81] => l1_w9_n1_mux_dataout.IN1
data[82] => l1_w10_n1_mux_dataout.IN1
data[83] => l1_w11_n1_mux_dataout.IN1
data[84] => l1_w12_n1_mux_dataout.IN1
data[85] => l1_w13_n1_mux_dataout.IN1
data[86] => l1_w14_n1_mux_dataout.IN1
data[87] => l1_w15_n1_mux_dataout.IN1
data[88] => l1_w16_n1_mux_dataout.IN1
data[89] => l1_w17_n1_mux_dataout.IN1
data[90] => l1_w18_n1_mux_dataout.IN1
data[91] => l1_w19_n1_mux_dataout.IN1
data[92] => l1_w20_n1_mux_dataout.IN1
data[93] => l1_w21_n1_mux_dataout.IN1
data[94] => l1_w22_n1_mux_dataout.IN1
data[95] => l1_w23_n1_mux_dataout.IN1
data[96] => l1_w0_n2_mux_dataout.IN1
data[97] => l1_w1_n2_mux_dataout.IN1
data[98] => l1_w2_n2_mux_dataout.IN1
data[99] => l1_w3_n2_mux_dataout.IN1
data[100] => l1_w4_n2_mux_dataout.IN1
data[101] => l1_w5_n2_mux_dataout.IN1
data[102] => l1_w6_n2_mux_dataout.IN1
data[103] => l1_w7_n2_mux_dataout.IN1
data[104] => l1_w8_n2_mux_dataout.IN1
data[105] => l1_w9_n2_mux_dataout.IN1
data[106] => l1_w10_n2_mux_dataout.IN1
data[107] => l1_w11_n2_mux_dataout.IN1
data[108] => l1_w12_n2_mux_dataout.IN1
data[109] => l1_w13_n2_mux_dataout.IN1
data[110] => l1_w14_n2_mux_dataout.IN1
data[111] => l1_w15_n2_mux_dataout.IN1
data[112] => l1_w16_n2_mux_dataout.IN1
data[113] => l1_w17_n2_mux_dataout.IN1
data[114] => l1_w18_n2_mux_dataout.IN1
data[115] => l1_w19_n2_mux_dataout.IN1
data[116] => l1_w20_n2_mux_dataout.IN1
data[117] => l1_w21_n2_mux_dataout.IN1
data[118] => l1_w22_n2_mux_dataout.IN1
data[119] => l1_w23_n2_mux_dataout.IN1
data[120] => l1_w0_n2_mux_dataout.IN1
data[121] => l1_w1_n2_mux_dataout.IN1
data[122] => l1_w2_n2_mux_dataout.IN1
data[123] => l1_w3_n2_mux_dataout.IN1
data[124] => l1_w4_n2_mux_dataout.IN1
data[125] => l1_w5_n2_mux_dataout.IN1
data[126] => l1_w6_n2_mux_dataout.IN1
data[127] => l1_w7_n2_mux_dataout.IN1
data[128] => l1_w8_n2_mux_dataout.IN1
data[129] => l1_w9_n2_mux_dataout.IN1
data[130] => l1_w10_n2_mux_dataout.IN1
data[131] => l1_w11_n2_mux_dataout.IN1
data[132] => l1_w12_n2_mux_dataout.IN1
data[133] => l1_w13_n2_mux_dataout.IN1
data[134] => l1_w14_n2_mux_dataout.IN1
data[135] => l1_w15_n2_mux_dataout.IN1
data[136] => l1_w16_n2_mux_dataout.IN1
data[137] => l1_w17_n2_mux_dataout.IN1
data[138] => l1_w18_n2_mux_dataout.IN1
data[139] => l1_w19_n2_mux_dataout.IN1
data[140] => l1_w20_n2_mux_dataout.IN1
data[141] => l1_w21_n2_mux_dataout.IN1
data[142] => l1_w22_n2_mux_dataout.IN1
data[143] => l1_w23_n2_mux_dataout.IN1
data[144] => l1_w0_n3_mux_dataout.IN1
data[145] => l1_w1_n3_mux_dataout.IN1
data[146] => l1_w2_n3_mux_dataout.IN1
data[147] => l1_w3_n3_mux_dataout.IN1
data[148] => l1_w4_n3_mux_dataout.IN1
data[149] => l1_w5_n3_mux_dataout.IN1
data[150] => l1_w6_n3_mux_dataout.IN1
data[151] => l1_w7_n3_mux_dataout.IN1
data[152] => l1_w8_n3_mux_dataout.IN1
data[153] => l1_w9_n3_mux_dataout.IN1
data[154] => l1_w10_n3_mux_dataout.IN1
data[155] => l1_w11_n3_mux_dataout.IN1
data[156] => l1_w12_n3_mux_dataout.IN1
data[157] => l1_w13_n3_mux_dataout.IN1
data[158] => l1_w14_n3_mux_dataout.IN1
data[159] => l1_w15_n3_mux_dataout.IN1
data[160] => l1_w16_n3_mux_dataout.IN1
data[161] => l1_w17_n3_mux_dataout.IN1
data[162] => l1_w18_n3_mux_dataout.IN1
data[163] => l1_w19_n3_mux_dataout.IN1
data[164] => l1_w20_n3_mux_dataout.IN1
data[165] => l1_w21_n3_mux_dataout.IN1
data[166] => l1_w22_n3_mux_dataout.IN1
data[167] => l1_w23_n3_mux_dataout.IN1
data[168] => l1_w0_n3_mux_dataout.IN1
data[169] => l1_w1_n3_mux_dataout.IN1
data[170] => l1_w2_n3_mux_dataout.IN1
data[171] => l1_w3_n3_mux_dataout.IN1
data[172] => l1_w4_n3_mux_dataout.IN1
data[173] => l1_w5_n3_mux_dataout.IN1
data[174] => l1_w6_n3_mux_dataout.IN1
data[175] => l1_w7_n3_mux_dataout.IN1
data[176] => l1_w8_n3_mux_dataout.IN1
data[177] => l1_w9_n3_mux_dataout.IN1
data[178] => l1_w10_n3_mux_dataout.IN1
data[179] => l1_w11_n3_mux_dataout.IN1
data[180] => l1_w12_n3_mux_dataout.IN1
data[181] => l1_w13_n3_mux_dataout.IN1
data[182] => l1_w14_n3_mux_dataout.IN1
data[183] => l1_w15_n3_mux_dataout.IN1
data[184] => l1_w16_n3_mux_dataout.IN1
data[185] => l1_w17_n3_mux_dataout.IN1
data[186] => l1_w18_n3_mux_dataout.IN1
data[187] => l1_w19_n3_mux_dataout.IN1
data[188] => l1_w20_n3_mux_dataout.IN1
data[189] => l1_w21_n3_mux_dataout.IN1
data[190] => l1_w22_n3_mux_dataout.IN1
data[191] => l1_w23_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l3_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l3_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l3_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l3_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l3_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l3_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l3_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l3_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w16_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w17_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w18_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w19_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w20_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w21_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w22_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w23_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|coso|top:top1|SpriteController:spriteController|WallsController:wallsController
clk => ~NO_FANOUT~
MW_i => ~NO_FANOUT~
data_i[0] => ~NO_FANOUT~
data_i[1] => ~NO_FANOUT~
data_i[2] => ~NO_FANOUT~
data_i[3] => ~NO_FANOUT~
data_i[4] => ~NO_FANOUT~
data_i[5] => ~NO_FANOUT~
data_i[6] => ~NO_FANOUT~
data_i[7] => ~NO_FANOUT~
data_i[8] => ~NO_FANOUT~
data_i[9] => ~NO_FANOUT~
data_i[10] => ~NO_FANOUT~
data_i[11] => ~NO_FANOUT~
data_i[12] => ~NO_FANOUT~
data_i[13] => ~NO_FANOUT~
data_i[14] => ~NO_FANOUT~
data_i[15] => ~NO_FANOUT~
data_i[16] => ~NO_FANOUT~
data_i[17] => ~NO_FANOUT~
data_i[18] => ~NO_FANOUT~
data_i[19] => ~NO_FANOUT~
data_i[20] => ~NO_FANOUT~
data_i[21] => ~NO_FANOUT~
data_i[22] => ~NO_FANOUT~
data_i[23] => ~NO_FANOUT~
data_i[24] => ~NO_FANOUT~
data_i[25] => ~NO_FANOUT~
data_i[26] => ~NO_FANOUT~
data_i[27] => ~NO_FANOUT~
data_i[28] => ~NO_FANOUT~
data_i[29] => ~NO_FANOUT~
data_i[30] => ~NO_FANOUT~
data_i[31] => ~NO_FANOUT~
address_i[0] => ~NO_FANOUT~
address_i[1] => ~NO_FANOUT~
x_pos_i[0] => LessThan0.IN64
x_pos_i[0] => LessThan1.IN64
x_pos_i[1] => LessThan0.IN63
x_pos_i[1] => LessThan1.IN63
x_pos_i[2] => LessThan0.IN62
x_pos_i[2] => LessThan1.IN62
x_pos_i[3] => LessThan0.IN61
x_pos_i[3] => LessThan1.IN61
x_pos_i[4] => LessThan0.IN60
x_pos_i[4] => LessThan1.IN60
x_pos_i[5] => LessThan0.IN59
x_pos_i[5] => LessThan1.IN59
x_pos_i[6] => LessThan0.IN58
x_pos_i[6] => LessThan1.IN58
x_pos_i[7] => LessThan0.IN57
x_pos_i[7] => LessThan1.IN57
x_pos_i[8] => LessThan0.IN56
x_pos_i[8] => LessThan1.IN56
x_pos_i[9] => LessThan0.IN55
x_pos_i[9] => LessThan1.IN55
x_pos_i[10] => LessThan0.IN54
x_pos_i[10] => LessThan1.IN54
x_pos_i[11] => LessThan0.IN53
x_pos_i[11] => LessThan1.IN53
x_pos_i[12] => LessThan0.IN52
x_pos_i[12] => LessThan1.IN52
x_pos_i[13] => LessThan0.IN51
x_pos_i[13] => LessThan1.IN51
x_pos_i[14] => LessThan0.IN50
x_pos_i[14] => LessThan1.IN50
x_pos_i[15] => LessThan0.IN49
x_pos_i[15] => LessThan1.IN49
x_pos_i[16] => LessThan0.IN48
x_pos_i[16] => LessThan1.IN48
x_pos_i[17] => LessThan0.IN47
x_pos_i[17] => LessThan1.IN47
x_pos_i[18] => LessThan0.IN46
x_pos_i[18] => LessThan1.IN46
x_pos_i[19] => LessThan0.IN45
x_pos_i[19] => LessThan1.IN45
x_pos_i[20] => LessThan0.IN44
x_pos_i[20] => LessThan1.IN44
x_pos_i[21] => LessThan0.IN43
x_pos_i[21] => LessThan1.IN43
x_pos_i[22] => LessThan0.IN42
x_pos_i[22] => LessThan1.IN42
x_pos_i[23] => LessThan0.IN41
x_pos_i[23] => LessThan1.IN41
x_pos_i[24] => LessThan0.IN40
x_pos_i[24] => LessThan1.IN40
x_pos_i[25] => LessThan0.IN39
x_pos_i[25] => LessThan1.IN39
x_pos_i[26] => LessThan0.IN38
x_pos_i[26] => LessThan1.IN38
x_pos_i[27] => LessThan0.IN37
x_pos_i[27] => LessThan1.IN37
x_pos_i[28] => LessThan0.IN36
x_pos_i[28] => LessThan1.IN36
x_pos_i[29] => LessThan0.IN35
x_pos_i[29] => LessThan1.IN35
x_pos_i[30] => LessThan0.IN34
x_pos_i[30] => LessThan1.IN34
x_pos_i[31] => LessThan0.IN33
x_pos_i[31] => LessThan1.IN33
y_pos_i[0] => LessThan2.IN64
y_pos_i[0] => LessThan3.IN64
y_pos_i[1] => LessThan2.IN63
y_pos_i[1] => LessThan3.IN63
y_pos_i[2] => LessThan2.IN62
y_pos_i[2] => LessThan3.IN62
y_pos_i[3] => LessThan2.IN61
y_pos_i[3] => LessThan3.IN61
y_pos_i[4] => LessThan2.IN60
y_pos_i[4] => LessThan3.IN60
y_pos_i[5] => LessThan2.IN59
y_pos_i[5] => LessThan3.IN59
y_pos_i[6] => LessThan2.IN58
y_pos_i[6] => LessThan3.IN58
y_pos_i[7] => LessThan2.IN57
y_pos_i[7] => LessThan3.IN57
y_pos_i[8] => LessThan2.IN56
y_pos_i[8] => LessThan3.IN56
y_pos_i[9] => LessThan2.IN55
y_pos_i[9] => LessThan3.IN55
y_pos_i[10] => LessThan2.IN54
y_pos_i[10] => LessThan3.IN54
y_pos_i[11] => LessThan2.IN53
y_pos_i[11] => LessThan3.IN53
y_pos_i[12] => LessThan2.IN52
y_pos_i[12] => LessThan3.IN52
y_pos_i[13] => LessThan2.IN51
y_pos_i[13] => LessThan3.IN51
y_pos_i[14] => LessThan2.IN50
y_pos_i[14] => LessThan3.IN50
y_pos_i[15] => LessThan2.IN49
y_pos_i[15] => LessThan3.IN49
y_pos_i[16] => LessThan2.IN48
y_pos_i[16] => LessThan3.IN48
y_pos_i[17] => LessThan2.IN47
y_pos_i[17] => LessThan3.IN47
y_pos_i[18] => LessThan2.IN46
y_pos_i[18] => LessThan3.IN46
y_pos_i[19] => LessThan2.IN45
y_pos_i[19] => LessThan3.IN45
y_pos_i[20] => LessThan2.IN44
y_pos_i[20] => LessThan3.IN44
y_pos_i[21] => LessThan2.IN43
y_pos_i[21] => LessThan3.IN43
y_pos_i[22] => LessThan2.IN42
y_pos_i[22] => LessThan3.IN42
y_pos_i[23] => LessThan2.IN41
y_pos_i[23] => LessThan3.IN41
y_pos_i[24] => LessThan2.IN40
y_pos_i[24] => LessThan3.IN40
y_pos_i[25] => LessThan2.IN39
y_pos_i[25] => LessThan3.IN39
y_pos_i[26] => LessThan2.IN38
y_pos_i[26] => LessThan3.IN38
y_pos_i[27] => LessThan2.IN37
y_pos_i[27] => LessThan3.IN37
y_pos_i[28] => LessThan2.IN36
y_pos_i[28] => LessThan3.IN36
y_pos_i[29] => LessThan2.IN35
y_pos_i[29] => LessThan3.IN35
y_pos_i[30] => LessThan2.IN34
y_pos_i[30] => LessThan3.IN34
y_pos_i[31] => LessThan2.IN33
y_pos_i[31] => LessThan3.IN33
RGB_o[0] <= <GND>
RGB_o[1] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= <GND>
RGB_o[5] <= <GND>
RGB_o[6] <= <GND>
RGB_o[7] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= <GND>
RGB_o[9] <= <GND>
RGB_o[10] <= <GND>
RGB_o[11] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= <GND>
RGB_o[13] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= <GND>
RGB_o[16] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= <GND>
RGB_o[18] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= <GND>
RGB_o[20] <= visible_flag.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= <GND>
RGB_o[22] <= <GND>
RGB_o[23] <= <GND>


|coso|top:top1|SpriteController:spriteController|TankController:tc1
clk => x_pos[0].CLK
clk => x_pos[1].CLK
clk => x_pos[2].CLK
clk => x_pos[3].CLK
clk => x_pos[4].CLK
clk => x_pos[5].CLK
clk => x_pos[6].CLK
clk => x_pos[7].CLK
clk => x_pos[8].CLK
clk => x_pos[9].CLK
clk => x_pos[10].CLK
clk => x_pos[11].CLK
clk => x_pos[12].CLK
clk => x_pos[13].CLK
clk => x_pos[14].CLK
clk => x_pos[15].CLK
clk => x_pos[16].CLK
clk => x_pos[17].CLK
clk => x_pos[18].CLK
clk => x_pos[19].CLK
clk => x_pos[20].CLK
clk => x_pos[21].CLK
clk => x_pos[22].CLK
clk => x_pos[23].CLK
clk => x_pos[24].CLK
clk => x_pos[25].CLK
clk => x_pos[26].CLK
clk => x_pos[27].CLK
clk => x_pos[28].CLK
clk => x_pos[29].CLK
clk => x_pos[30].CLK
clk => x_pos[31].CLK
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => y_pos[7].CLK
clk => y_pos[8].CLK
clk => y_pos[9].CLK
clk => y_pos[10].CLK
clk => y_pos[11].CLK
clk => y_pos[12].CLK
clk => y_pos[13].CLK
clk => y_pos[14].CLK
clk => y_pos[15].CLK
clk => y_pos[16].CLK
clk => y_pos[17].CLK
clk => y_pos[18].CLK
clk => y_pos[19].CLK
clk => y_pos[20].CLK
clk => y_pos[21].CLK
clk => y_pos[22].CLK
clk => y_pos[23].CLK
clk => y_pos[24].CLK
clk => y_pos[25].CLK
clk => y_pos[26].CLK
clk => y_pos[27].CLK
clk => y_pos[28].CLK
clk => y_pos[29].CLK
clk => y_pos[30].CLK
clk => y_pos[31].CLK
MW_i => y_pos[25].ENA
MW_i => y_pos[24].ENA
MW_i => y_pos[23].ENA
MW_i => y_pos[22].ENA
MW_i => y_pos[21].ENA
MW_i => y_pos[20].ENA
MW_i => y_pos[19].ENA
MW_i => y_pos[18].ENA
MW_i => y_pos[17].ENA
MW_i => y_pos[16].ENA
MW_i => y_pos[15].ENA
MW_i => y_pos[14].ENA
MW_i => y_pos[13].ENA
MW_i => y_pos[12].ENA
MW_i => y_pos[11].ENA
MW_i => y_pos[10].ENA
MW_i => y_pos[9].ENA
MW_i => y_pos[8].ENA
MW_i => y_pos[7].ENA
MW_i => y_pos[6].ENA
MW_i => y_pos[5].ENA
MW_i => y_pos[4].ENA
MW_i => y_pos[3].ENA
MW_i => y_pos[2].ENA
MW_i => y_pos[1].ENA
MW_i => y_pos[0].ENA
MW_i => x_pos[31].ENA
MW_i => x_pos[30].ENA
MW_i => x_pos[29].ENA
MW_i => x_pos[28].ENA
MW_i => x_pos[27].ENA
MW_i => x_pos[26].ENA
MW_i => x_pos[25].ENA
MW_i => x_pos[24].ENA
MW_i => x_pos[23].ENA
MW_i => x_pos[22].ENA
MW_i => x_pos[21].ENA
MW_i => x_pos[10].ENA
MW_i => x_pos[9].ENA
MW_i => x_pos[8].ENA
MW_i => x_pos[7].ENA
MW_i => x_pos[6].ENA
MW_i => x_pos[5].ENA
MW_i => x_pos[4].ENA
MW_i => x_pos[3].ENA
MW_i => x_pos[2].ENA
MW_i => x_pos[1].ENA
MW_i => x_pos[0].ENA
MW_i => x_pos[20].ENA
MW_i => x_pos[19].ENA
MW_i => x_pos[18].ENA
MW_i => x_pos[17].ENA
MW_i => x_pos[16].ENA
MW_i => x_pos[15].ENA
MW_i => x_pos[14].ENA
MW_i => x_pos[13].ENA
MW_i => x_pos[12].ENA
MW_i => x_pos[11].ENA
MW_i => y_pos[26].ENA
MW_i => y_pos[27].ENA
MW_i => y_pos[28].ENA
MW_i => y_pos[29].ENA
MW_i => y_pos[30].ENA
MW_i => y_pos[31].ENA
address_i[0] => Decoder0.IN1
address_i[1] => Decoder0.IN0
data_i[0] => y_pos.DATAB
data_i[0] => x_pos.DATAB
data_i[1] => y_pos.DATAB
data_i[1] => x_pos.DATAB
data_i[2] => y_pos.DATAB
data_i[2] => x_pos.DATAB
data_i[3] => y_pos.DATAB
data_i[3] => x_pos.DATAB
data_i[4] => y_pos.DATAB
data_i[4] => x_pos.DATAB
data_i[5] => y_pos.DATAB
data_i[5] => x_pos.DATAB
data_i[6] => y_pos.DATAB
data_i[6] => x_pos.DATAB
data_i[7] => y_pos.DATAB
data_i[7] => x_pos.DATAB
data_i[8] => y_pos.DATAB
data_i[8] => x_pos.DATAB
data_i[9] => y_pos.DATAB
data_i[9] => x_pos.DATAB
data_i[10] => y_pos.DATAB
data_i[10] => x_pos.DATAB
data_i[11] => y_pos.DATAB
data_i[11] => x_pos.DATAB
data_i[12] => y_pos.DATAB
data_i[12] => x_pos.DATAB
data_i[13] => y_pos.DATAB
data_i[13] => x_pos.DATAB
data_i[14] => y_pos.DATAB
data_i[14] => x_pos.DATAB
data_i[15] => y_pos.DATAB
data_i[15] => x_pos.DATAB
data_i[16] => y_pos.DATAB
data_i[16] => x_pos.DATAB
data_i[17] => y_pos.DATAB
data_i[17] => x_pos.DATAB
data_i[18] => y_pos.DATAB
data_i[18] => x_pos.DATAB
data_i[19] => y_pos.DATAB
data_i[19] => x_pos.DATAB
data_i[20] => y_pos.DATAB
data_i[20] => x_pos.DATAB
data_i[21] => y_pos.DATAB
data_i[21] => x_pos.DATAB
data_i[22] => y_pos.DATAB
data_i[22] => x_pos.DATAB
data_i[23] => y_pos.DATAB
data_i[23] => x_pos.DATAB
data_i[24] => y_pos.DATAB
data_i[24] => x_pos.DATAB
data_i[25] => y_pos.DATAB
data_i[25] => x_pos.DATAB
data_i[26] => y_pos.DATAB
data_i[26] => x_pos.DATAB
data_i[27] => y_pos.DATAB
data_i[27] => x_pos.DATAB
data_i[28] => y_pos.DATAB
data_i[28] => x_pos.DATAB
data_i[29] => y_pos.DATAB
data_i[29] => x_pos.DATAB
data_i[30] => y_pos.DATAB
data_i[30] => x_pos.DATAB
data_i[31] => y_pos.DATAB
data_i[31] => x_pos.DATAB
x_pos_i[0] => Add0.IN64
x_pos_i[0] => LessThan0.IN60
x_pos_i[0] => LessThan1.IN60
x_pos_i[1] => Add0.IN63
x_pos_i[1] => LessThan0.IN59
x_pos_i[1] => LessThan1.IN59
x_pos_i[2] => Add0.IN62
x_pos_i[2] => LessThan0.IN58
x_pos_i[2] => LessThan1.IN58
x_pos_i[3] => Add0.IN61
x_pos_i[3] => LessThan0.IN57
x_pos_i[3] => LessThan1.IN57
x_pos_i[4] => Add0.IN60
x_pos_i[4] => LessThan0.IN56
x_pos_i[4] => LessThan1.IN56
x_pos_i[5] => Add0.IN59
x_pos_i[5] => LessThan0.IN55
x_pos_i[5] => LessThan1.IN55
x_pos_i[6] => Add0.IN58
x_pos_i[6] => LessThan0.IN54
x_pos_i[6] => LessThan1.IN54
x_pos_i[7] => Add0.IN57
x_pos_i[7] => LessThan0.IN53
x_pos_i[7] => LessThan1.IN53
x_pos_i[8] => Add0.IN56
x_pos_i[8] => LessThan0.IN52
x_pos_i[8] => LessThan1.IN52
x_pos_i[9] => Add0.IN55
x_pos_i[9] => LessThan0.IN51
x_pos_i[9] => LessThan1.IN51
x_pos_i[10] => Add0.IN54
x_pos_i[10] => LessThan0.IN50
x_pos_i[10] => LessThan1.IN50
x_pos_i[11] => Add0.IN53
x_pos_i[11] => LessThan0.IN49
x_pos_i[11] => LessThan1.IN49
x_pos_i[12] => Add0.IN52
x_pos_i[12] => LessThan0.IN48
x_pos_i[12] => LessThan1.IN48
x_pos_i[13] => Add0.IN51
x_pos_i[13] => LessThan0.IN47
x_pos_i[13] => LessThan1.IN47
x_pos_i[14] => Add0.IN50
x_pos_i[14] => LessThan0.IN46
x_pos_i[14] => LessThan1.IN46
x_pos_i[15] => Add0.IN49
x_pos_i[15] => LessThan0.IN45
x_pos_i[15] => LessThan1.IN45
x_pos_i[16] => Add0.IN48
x_pos_i[16] => LessThan0.IN44
x_pos_i[16] => LessThan1.IN44
x_pos_i[17] => Add0.IN47
x_pos_i[17] => LessThan0.IN43
x_pos_i[17] => LessThan1.IN43
x_pos_i[18] => Add0.IN46
x_pos_i[18] => LessThan0.IN42
x_pos_i[18] => LessThan1.IN42
x_pos_i[19] => Add0.IN45
x_pos_i[19] => LessThan0.IN41
x_pos_i[19] => LessThan1.IN41
x_pos_i[20] => Add0.IN44
x_pos_i[20] => LessThan0.IN40
x_pos_i[20] => LessThan1.IN40
x_pos_i[21] => Add0.IN43
x_pos_i[21] => LessThan0.IN39
x_pos_i[21] => LessThan1.IN39
x_pos_i[22] => Add0.IN42
x_pos_i[22] => LessThan0.IN38
x_pos_i[22] => LessThan1.IN38
x_pos_i[23] => Add0.IN41
x_pos_i[23] => LessThan0.IN37
x_pos_i[23] => LessThan1.IN37
x_pos_i[24] => Add0.IN40
x_pos_i[24] => LessThan0.IN36
x_pos_i[24] => LessThan1.IN36
x_pos_i[25] => Add0.IN39
x_pos_i[25] => LessThan0.IN35
x_pos_i[25] => LessThan1.IN35
x_pos_i[26] => Add0.IN38
x_pos_i[26] => LessThan0.IN34
x_pos_i[26] => LessThan1.IN34
x_pos_i[27] => Add0.IN37
x_pos_i[27] => LessThan0.IN33
x_pos_i[27] => LessThan1.IN33
x_pos_i[28] => Add0.IN36
x_pos_i[28] => LessThan0.IN32
x_pos_i[28] => LessThan1.IN32
x_pos_i[29] => Add0.IN35
x_pos_i[29] => LessThan0.IN31
x_pos_i[29] => LessThan1.IN31
x_pos_i[30] => Add0.IN34
x_pos_i[30] => LessThan0.IN30
x_pos_i[30] => LessThan1.IN30
x_pos_i[31] => Add0.IN33
x_pos_i[31] => LessThan0.IN29
x_pos_i[31] => LessThan1.IN29
y_pos_i[0] => Add2.IN64
y_pos_i[0] => LessThan2.IN60
y_pos_i[0] => LessThan3.IN60
y_pos_i[1] => Add2.IN63
y_pos_i[1] => LessThan2.IN59
y_pos_i[1] => LessThan3.IN59
y_pos_i[2] => Add2.IN62
y_pos_i[2] => LessThan2.IN58
y_pos_i[2] => LessThan3.IN58
y_pos_i[3] => Add2.IN61
y_pos_i[3] => LessThan2.IN57
y_pos_i[3] => LessThan3.IN57
y_pos_i[4] => Add2.IN60
y_pos_i[4] => LessThan2.IN56
y_pos_i[4] => LessThan3.IN56
y_pos_i[5] => Add2.IN59
y_pos_i[5] => LessThan2.IN55
y_pos_i[5] => LessThan3.IN55
y_pos_i[6] => Add2.IN58
y_pos_i[6] => LessThan2.IN54
y_pos_i[6] => LessThan3.IN54
y_pos_i[7] => Add2.IN57
y_pos_i[7] => LessThan2.IN53
y_pos_i[7] => LessThan3.IN53
y_pos_i[8] => Add2.IN56
y_pos_i[8] => LessThan2.IN52
y_pos_i[8] => LessThan3.IN52
y_pos_i[9] => Add2.IN55
y_pos_i[9] => LessThan2.IN51
y_pos_i[9] => LessThan3.IN51
y_pos_i[10] => Add2.IN54
y_pos_i[10] => LessThan2.IN50
y_pos_i[10] => LessThan3.IN50
y_pos_i[11] => Add2.IN53
y_pos_i[11] => LessThan2.IN49
y_pos_i[11] => LessThan3.IN49
y_pos_i[12] => Add2.IN52
y_pos_i[12] => LessThan2.IN48
y_pos_i[12] => LessThan3.IN48
y_pos_i[13] => Add2.IN51
y_pos_i[13] => LessThan2.IN47
y_pos_i[13] => LessThan3.IN47
y_pos_i[14] => Add2.IN50
y_pos_i[14] => LessThan2.IN46
y_pos_i[14] => LessThan3.IN46
y_pos_i[15] => Add2.IN49
y_pos_i[15] => LessThan2.IN45
y_pos_i[15] => LessThan3.IN45
y_pos_i[16] => Add2.IN48
y_pos_i[16] => LessThan2.IN44
y_pos_i[16] => LessThan3.IN44
y_pos_i[17] => Add2.IN47
y_pos_i[17] => LessThan2.IN43
y_pos_i[17] => LessThan3.IN43
y_pos_i[18] => Add2.IN46
y_pos_i[18] => LessThan2.IN42
y_pos_i[18] => LessThan3.IN42
y_pos_i[19] => Add2.IN45
y_pos_i[19] => LessThan2.IN41
y_pos_i[19] => LessThan3.IN41
y_pos_i[20] => Add2.IN44
y_pos_i[20] => LessThan2.IN40
y_pos_i[20] => LessThan3.IN40
y_pos_i[21] => Add2.IN43
y_pos_i[21] => LessThan2.IN39
y_pos_i[21] => LessThan3.IN39
y_pos_i[22] => Add2.IN42
y_pos_i[22] => LessThan2.IN38
y_pos_i[22] => LessThan3.IN38
y_pos_i[23] => Add2.IN41
y_pos_i[23] => LessThan2.IN37
y_pos_i[23] => LessThan3.IN37
y_pos_i[24] => Add2.IN40
y_pos_i[24] => LessThan2.IN36
y_pos_i[24] => LessThan3.IN36
y_pos_i[25] => Add2.IN39
y_pos_i[25] => LessThan2.IN35
y_pos_i[25] => LessThan3.IN35
y_pos_i[26] => Add2.IN38
y_pos_i[26] => LessThan2.IN34
y_pos_i[26] => LessThan3.IN34
y_pos_i[27] => Add2.IN37
y_pos_i[27] => LessThan2.IN33
y_pos_i[27] => LessThan3.IN33
y_pos_i[28] => Add2.IN36
y_pos_i[28] => LessThan2.IN32
y_pos_i[28] => LessThan3.IN32
y_pos_i[29] => Add2.IN35
y_pos_i[29] => LessThan2.IN31
y_pos_i[29] => LessThan3.IN31
y_pos_i[30] => Add2.IN34
y_pos_i[30] => LessThan2.IN30
y_pos_i[30] => LessThan3.IN30
y_pos_i[31] => Add2.IN33
y_pos_i[31] => LessThan2.IN29
y_pos_i[31] => LessThan3.IN29
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[0] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[1] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[2] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[3] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[4] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[5] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[6] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[7] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[8] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[9] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_i[0] => RGB_o.DATAB
mem_data_i[1] => RGB_o.DATAB
mem_data_i[2] => RGB_o.DATAB
mem_data_i[3] => RGB_o.DATAB
mem_data_i[4] => RGB_o.DATAB
mem_data_i[5] => RGB_o.DATAB
mem_data_i[6] => RGB_o.DATAB
mem_data_i[7] => RGB_o.DATAB
mem_data_i[8] => RGB_o.DATAB
mem_data_i[9] => RGB_o.DATAB
mem_data_i[10] => RGB_o.DATAB
mem_data_i[11] => RGB_o.DATAB
mem_data_i[12] => RGB_o.DATAB
mem_data_i[13] => RGB_o.DATAB
mem_data_i[14] => RGB_o.DATAB
mem_data_i[15] => RGB_o.DATAB
mem_data_i[16] => RGB_o.DATAB
mem_data_i[17] => RGB_o.DATAB
mem_data_i[18] => RGB_o.DATAB
mem_data_i[19] => RGB_o.DATAB
mem_data_i[20] => RGB_o.DATAB
mem_data_i[21] => RGB_o.DATAB
mem_data_i[22] => RGB_o.DATAB
mem_data_i[23] => RGB_o.DATAB


|coso|top:top1|SpriteController:spriteController|mem_tank1:tank1_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|coso|top:top1|SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_gkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_gkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_gkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_gkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_gkf1:auto_generated.address_a[5]
address_a[6] => altsyncram_gkf1:auto_generated.address_a[6]
address_a[7] => altsyncram_gkf1:auto_generated.address_a[7]
address_a[8] => altsyncram_gkf1:auto_generated.address_a[8]
address_a[9] => altsyncram_gkf1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gkf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gkf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gkf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gkf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gkf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gkf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gkf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gkf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gkf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gkf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gkf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_gkf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_gkf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_gkf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_gkf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_gkf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_gkf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_gkf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_gkf1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coso|top:top1|SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|coso|top:top1|SpriteController:spriteController|TankController:tc2
clk => x_pos[0].CLK
clk => x_pos[1].CLK
clk => x_pos[2].CLK
clk => x_pos[3].CLK
clk => x_pos[4].CLK
clk => x_pos[5].CLK
clk => x_pos[6].CLK
clk => x_pos[7].CLK
clk => x_pos[8].CLK
clk => x_pos[9].CLK
clk => x_pos[10].CLK
clk => x_pos[11].CLK
clk => x_pos[12].CLK
clk => x_pos[13].CLK
clk => x_pos[14].CLK
clk => x_pos[15].CLK
clk => x_pos[16].CLK
clk => x_pos[17].CLK
clk => x_pos[18].CLK
clk => x_pos[19].CLK
clk => x_pos[20].CLK
clk => x_pos[21].CLK
clk => x_pos[22].CLK
clk => x_pos[23].CLK
clk => x_pos[24].CLK
clk => x_pos[25].CLK
clk => x_pos[26].CLK
clk => x_pos[27].CLK
clk => x_pos[28].CLK
clk => x_pos[29].CLK
clk => x_pos[30].CLK
clk => x_pos[31].CLK
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => y_pos[7].CLK
clk => y_pos[8].CLK
clk => y_pos[9].CLK
clk => y_pos[10].CLK
clk => y_pos[11].CLK
clk => y_pos[12].CLK
clk => y_pos[13].CLK
clk => y_pos[14].CLK
clk => y_pos[15].CLK
clk => y_pos[16].CLK
clk => y_pos[17].CLK
clk => y_pos[18].CLK
clk => y_pos[19].CLK
clk => y_pos[20].CLK
clk => y_pos[21].CLK
clk => y_pos[22].CLK
clk => y_pos[23].CLK
clk => y_pos[24].CLK
clk => y_pos[25].CLK
clk => y_pos[26].CLK
clk => y_pos[27].CLK
clk => y_pos[28].CLK
clk => y_pos[29].CLK
clk => y_pos[30].CLK
clk => y_pos[31].CLK
MW_i => y_pos[25].ENA
MW_i => y_pos[24].ENA
MW_i => y_pos[23].ENA
MW_i => y_pos[22].ENA
MW_i => y_pos[21].ENA
MW_i => y_pos[20].ENA
MW_i => y_pos[19].ENA
MW_i => y_pos[18].ENA
MW_i => y_pos[17].ENA
MW_i => y_pos[16].ENA
MW_i => y_pos[15].ENA
MW_i => y_pos[14].ENA
MW_i => y_pos[13].ENA
MW_i => y_pos[12].ENA
MW_i => y_pos[11].ENA
MW_i => y_pos[10].ENA
MW_i => y_pos[9].ENA
MW_i => y_pos[8].ENA
MW_i => y_pos[7].ENA
MW_i => y_pos[6].ENA
MW_i => y_pos[5].ENA
MW_i => y_pos[4].ENA
MW_i => y_pos[3].ENA
MW_i => y_pos[2].ENA
MW_i => y_pos[1].ENA
MW_i => y_pos[0].ENA
MW_i => x_pos[31].ENA
MW_i => x_pos[30].ENA
MW_i => x_pos[29].ENA
MW_i => x_pos[28].ENA
MW_i => x_pos[27].ENA
MW_i => x_pos[26].ENA
MW_i => x_pos[25].ENA
MW_i => x_pos[24].ENA
MW_i => x_pos[23].ENA
MW_i => x_pos[22].ENA
MW_i => x_pos[21].ENA
MW_i => x_pos[10].ENA
MW_i => x_pos[9].ENA
MW_i => x_pos[8].ENA
MW_i => x_pos[7].ENA
MW_i => x_pos[6].ENA
MW_i => x_pos[5].ENA
MW_i => x_pos[4].ENA
MW_i => x_pos[3].ENA
MW_i => x_pos[2].ENA
MW_i => x_pos[1].ENA
MW_i => x_pos[0].ENA
MW_i => x_pos[20].ENA
MW_i => x_pos[19].ENA
MW_i => x_pos[18].ENA
MW_i => x_pos[17].ENA
MW_i => x_pos[16].ENA
MW_i => x_pos[15].ENA
MW_i => x_pos[14].ENA
MW_i => x_pos[13].ENA
MW_i => x_pos[12].ENA
MW_i => x_pos[11].ENA
MW_i => y_pos[26].ENA
MW_i => y_pos[27].ENA
MW_i => y_pos[28].ENA
MW_i => y_pos[29].ENA
MW_i => y_pos[30].ENA
MW_i => y_pos[31].ENA
address_i[0] => Decoder0.IN1
address_i[1] => Decoder0.IN0
data_i[0] => y_pos.DATAB
data_i[0] => x_pos.DATAB
data_i[1] => y_pos.DATAB
data_i[1] => x_pos.DATAB
data_i[2] => y_pos.DATAB
data_i[2] => x_pos.DATAB
data_i[3] => y_pos.DATAB
data_i[3] => x_pos.DATAB
data_i[4] => y_pos.DATAB
data_i[4] => x_pos.DATAB
data_i[5] => y_pos.DATAB
data_i[5] => x_pos.DATAB
data_i[6] => y_pos.DATAB
data_i[6] => x_pos.DATAB
data_i[7] => y_pos.DATAB
data_i[7] => x_pos.DATAB
data_i[8] => y_pos.DATAB
data_i[8] => x_pos.DATAB
data_i[9] => y_pos.DATAB
data_i[9] => x_pos.DATAB
data_i[10] => y_pos.DATAB
data_i[10] => x_pos.DATAB
data_i[11] => y_pos.DATAB
data_i[11] => x_pos.DATAB
data_i[12] => y_pos.DATAB
data_i[12] => x_pos.DATAB
data_i[13] => y_pos.DATAB
data_i[13] => x_pos.DATAB
data_i[14] => y_pos.DATAB
data_i[14] => x_pos.DATAB
data_i[15] => y_pos.DATAB
data_i[15] => x_pos.DATAB
data_i[16] => y_pos.DATAB
data_i[16] => x_pos.DATAB
data_i[17] => y_pos.DATAB
data_i[17] => x_pos.DATAB
data_i[18] => y_pos.DATAB
data_i[18] => x_pos.DATAB
data_i[19] => y_pos.DATAB
data_i[19] => x_pos.DATAB
data_i[20] => y_pos.DATAB
data_i[20] => x_pos.DATAB
data_i[21] => y_pos.DATAB
data_i[21] => x_pos.DATAB
data_i[22] => y_pos.DATAB
data_i[22] => x_pos.DATAB
data_i[23] => y_pos.DATAB
data_i[23] => x_pos.DATAB
data_i[24] => y_pos.DATAB
data_i[24] => x_pos.DATAB
data_i[25] => y_pos.DATAB
data_i[25] => x_pos.DATAB
data_i[26] => y_pos.DATAB
data_i[26] => x_pos.DATAB
data_i[27] => y_pos.DATAB
data_i[27] => x_pos.DATAB
data_i[28] => y_pos.DATAB
data_i[28] => x_pos.DATAB
data_i[29] => y_pos.DATAB
data_i[29] => x_pos.DATAB
data_i[30] => y_pos.DATAB
data_i[30] => x_pos.DATAB
data_i[31] => y_pos.DATAB
data_i[31] => x_pos.DATAB
x_pos_i[0] => Add0.IN64
x_pos_i[0] => LessThan0.IN60
x_pos_i[0] => LessThan1.IN60
x_pos_i[1] => Add0.IN63
x_pos_i[1] => LessThan0.IN59
x_pos_i[1] => LessThan1.IN59
x_pos_i[2] => Add0.IN62
x_pos_i[2] => LessThan0.IN58
x_pos_i[2] => LessThan1.IN58
x_pos_i[3] => Add0.IN61
x_pos_i[3] => LessThan0.IN57
x_pos_i[3] => LessThan1.IN57
x_pos_i[4] => Add0.IN60
x_pos_i[4] => LessThan0.IN56
x_pos_i[4] => LessThan1.IN56
x_pos_i[5] => Add0.IN59
x_pos_i[5] => LessThan0.IN55
x_pos_i[5] => LessThan1.IN55
x_pos_i[6] => Add0.IN58
x_pos_i[6] => LessThan0.IN54
x_pos_i[6] => LessThan1.IN54
x_pos_i[7] => Add0.IN57
x_pos_i[7] => LessThan0.IN53
x_pos_i[7] => LessThan1.IN53
x_pos_i[8] => Add0.IN56
x_pos_i[8] => LessThan0.IN52
x_pos_i[8] => LessThan1.IN52
x_pos_i[9] => Add0.IN55
x_pos_i[9] => LessThan0.IN51
x_pos_i[9] => LessThan1.IN51
x_pos_i[10] => Add0.IN54
x_pos_i[10] => LessThan0.IN50
x_pos_i[10] => LessThan1.IN50
x_pos_i[11] => Add0.IN53
x_pos_i[11] => LessThan0.IN49
x_pos_i[11] => LessThan1.IN49
x_pos_i[12] => Add0.IN52
x_pos_i[12] => LessThan0.IN48
x_pos_i[12] => LessThan1.IN48
x_pos_i[13] => Add0.IN51
x_pos_i[13] => LessThan0.IN47
x_pos_i[13] => LessThan1.IN47
x_pos_i[14] => Add0.IN50
x_pos_i[14] => LessThan0.IN46
x_pos_i[14] => LessThan1.IN46
x_pos_i[15] => Add0.IN49
x_pos_i[15] => LessThan0.IN45
x_pos_i[15] => LessThan1.IN45
x_pos_i[16] => Add0.IN48
x_pos_i[16] => LessThan0.IN44
x_pos_i[16] => LessThan1.IN44
x_pos_i[17] => Add0.IN47
x_pos_i[17] => LessThan0.IN43
x_pos_i[17] => LessThan1.IN43
x_pos_i[18] => Add0.IN46
x_pos_i[18] => LessThan0.IN42
x_pos_i[18] => LessThan1.IN42
x_pos_i[19] => Add0.IN45
x_pos_i[19] => LessThan0.IN41
x_pos_i[19] => LessThan1.IN41
x_pos_i[20] => Add0.IN44
x_pos_i[20] => LessThan0.IN40
x_pos_i[20] => LessThan1.IN40
x_pos_i[21] => Add0.IN43
x_pos_i[21] => LessThan0.IN39
x_pos_i[21] => LessThan1.IN39
x_pos_i[22] => Add0.IN42
x_pos_i[22] => LessThan0.IN38
x_pos_i[22] => LessThan1.IN38
x_pos_i[23] => Add0.IN41
x_pos_i[23] => LessThan0.IN37
x_pos_i[23] => LessThan1.IN37
x_pos_i[24] => Add0.IN40
x_pos_i[24] => LessThan0.IN36
x_pos_i[24] => LessThan1.IN36
x_pos_i[25] => Add0.IN39
x_pos_i[25] => LessThan0.IN35
x_pos_i[25] => LessThan1.IN35
x_pos_i[26] => Add0.IN38
x_pos_i[26] => LessThan0.IN34
x_pos_i[26] => LessThan1.IN34
x_pos_i[27] => Add0.IN37
x_pos_i[27] => LessThan0.IN33
x_pos_i[27] => LessThan1.IN33
x_pos_i[28] => Add0.IN36
x_pos_i[28] => LessThan0.IN32
x_pos_i[28] => LessThan1.IN32
x_pos_i[29] => Add0.IN35
x_pos_i[29] => LessThan0.IN31
x_pos_i[29] => LessThan1.IN31
x_pos_i[30] => Add0.IN34
x_pos_i[30] => LessThan0.IN30
x_pos_i[30] => LessThan1.IN30
x_pos_i[31] => Add0.IN33
x_pos_i[31] => LessThan0.IN29
x_pos_i[31] => LessThan1.IN29
y_pos_i[0] => Add2.IN64
y_pos_i[0] => LessThan2.IN60
y_pos_i[0] => LessThan3.IN60
y_pos_i[1] => Add2.IN63
y_pos_i[1] => LessThan2.IN59
y_pos_i[1] => LessThan3.IN59
y_pos_i[2] => Add2.IN62
y_pos_i[2] => LessThan2.IN58
y_pos_i[2] => LessThan3.IN58
y_pos_i[3] => Add2.IN61
y_pos_i[3] => LessThan2.IN57
y_pos_i[3] => LessThan3.IN57
y_pos_i[4] => Add2.IN60
y_pos_i[4] => LessThan2.IN56
y_pos_i[4] => LessThan3.IN56
y_pos_i[5] => Add2.IN59
y_pos_i[5] => LessThan2.IN55
y_pos_i[5] => LessThan3.IN55
y_pos_i[6] => Add2.IN58
y_pos_i[6] => LessThan2.IN54
y_pos_i[6] => LessThan3.IN54
y_pos_i[7] => Add2.IN57
y_pos_i[7] => LessThan2.IN53
y_pos_i[7] => LessThan3.IN53
y_pos_i[8] => Add2.IN56
y_pos_i[8] => LessThan2.IN52
y_pos_i[8] => LessThan3.IN52
y_pos_i[9] => Add2.IN55
y_pos_i[9] => LessThan2.IN51
y_pos_i[9] => LessThan3.IN51
y_pos_i[10] => Add2.IN54
y_pos_i[10] => LessThan2.IN50
y_pos_i[10] => LessThan3.IN50
y_pos_i[11] => Add2.IN53
y_pos_i[11] => LessThan2.IN49
y_pos_i[11] => LessThan3.IN49
y_pos_i[12] => Add2.IN52
y_pos_i[12] => LessThan2.IN48
y_pos_i[12] => LessThan3.IN48
y_pos_i[13] => Add2.IN51
y_pos_i[13] => LessThan2.IN47
y_pos_i[13] => LessThan3.IN47
y_pos_i[14] => Add2.IN50
y_pos_i[14] => LessThan2.IN46
y_pos_i[14] => LessThan3.IN46
y_pos_i[15] => Add2.IN49
y_pos_i[15] => LessThan2.IN45
y_pos_i[15] => LessThan3.IN45
y_pos_i[16] => Add2.IN48
y_pos_i[16] => LessThan2.IN44
y_pos_i[16] => LessThan3.IN44
y_pos_i[17] => Add2.IN47
y_pos_i[17] => LessThan2.IN43
y_pos_i[17] => LessThan3.IN43
y_pos_i[18] => Add2.IN46
y_pos_i[18] => LessThan2.IN42
y_pos_i[18] => LessThan3.IN42
y_pos_i[19] => Add2.IN45
y_pos_i[19] => LessThan2.IN41
y_pos_i[19] => LessThan3.IN41
y_pos_i[20] => Add2.IN44
y_pos_i[20] => LessThan2.IN40
y_pos_i[20] => LessThan3.IN40
y_pos_i[21] => Add2.IN43
y_pos_i[21] => LessThan2.IN39
y_pos_i[21] => LessThan3.IN39
y_pos_i[22] => Add2.IN42
y_pos_i[22] => LessThan2.IN38
y_pos_i[22] => LessThan3.IN38
y_pos_i[23] => Add2.IN41
y_pos_i[23] => LessThan2.IN37
y_pos_i[23] => LessThan3.IN37
y_pos_i[24] => Add2.IN40
y_pos_i[24] => LessThan2.IN36
y_pos_i[24] => LessThan3.IN36
y_pos_i[25] => Add2.IN39
y_pos_i[25] => LessThan2.IN35
y_pos_i[25] => LessThan3.IN35
y_pos_i[26] => Add2.IN38
y_pos_i[26] => LessThan2.IN34
y_pos_i[26] => LessThan3.IN34
y_pos_i[27] => Add2.IN37
y_pos_i[27] => LessThan2.IN33
y_pos_i[27] => LessThan3.IN33
y_pos_i[28] => Add2.IN36
y_pos_i[28] => LessThan2.IN32
y_pos_i[28] => LessThan3.IN32
y_pos_i[29] => Add2.IN35
y_pos_i[29] => LessThan2.IN31
y_pos_i[29] => LessThan3.IN31
y_pos_i[30] => Add2.IN34
y_pos_i[30] => LessThan2.IN30
y_pos_i[30] => LessThan3.IN30
y_pos_i[31] => Add2.IN33
y_pos_i[31] => LessThan2.IN29
y_pos_i[31] => LessThan3.IN29
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[0] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[1] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[2] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[3] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[4] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[5] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[6] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[7] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[8] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[9] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_i[0] => RGB_o.DATAB
mem_data_i[1] => RGB_o.DATAB
mem_data_i[2] => RGB_o.DATAB
mem_data_i[3] => RGB_o.DATAB
mem_data_i[4] => RGB_o.DATAB
mem_data_i[5] => RGB_o.DATAB
mem_data_i[6] => RGB_o.DATAB
mem_data_i[7] => RGB_o.DATAB
mem_data_i[8] => RGB_o.DATAB
mem_data_i[9] => RGB_o.DATAB
mem_data_i[10] => RGB_o.DATAB
mem_data_i[11] => RGB_o.DATAB
mem_data_i[12] => RGB_o.DATAB
mem_data_i[13] => RGB_o.DATAB
mem_data_i[14] => RGB_o.DATAB
mem_data_i[15] => RGB_o.DATAB
mem_data_i[16] => RGB_o.DATAB
mem_data_i[17] => RGB_o.DATAB
mem_data_i[18] => RGB_o.DATAB
mem_data_i[19] => RGB_o.DATAB
mem_data_i[20] => RGB_o.DATAB
mem_data_i[21] => RGB_o.DATAB
mem_data_i[22] => RGB_o.DATAB
mem_data_i[23] => RGB_o.DATAB


|coso|top:top1|SpriteController:spriteController|mem_tank2:tank2_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|coso|top:top1|SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_hkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_hkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_hkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_hkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_hkf1:auto_generated.address_a[5]
address_a[6] => altsyncram_hkf1:auto_generated.address_a[6]
address_a[7] => altsyncram_hkf1:auto_generated.address_a[7]
address_a[8] => altsyncram_hkf1:auto_generated.address_a[8]
address_a[9] => altsyncram_hkf1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hkf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hkf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hkf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hkf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hkf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hkf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hkf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hkf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hkf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hkf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hkf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_hkf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_hkf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_hkf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_hkf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_hkf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_hkf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_hkf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_hkf1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coso|top:top1|SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|coso|top:top1|SpriteController:spriteController|ScoreController:scoreController
clk => score2[0].CLK
clk => score2[1].CLK
clk => score2[2].CLK
clk => score2[3].CLK
clk => score2[4].CLK
clk => score2[5].CLK
clk => score2[6].CLK
clk => score2[7].CLK
clk => score2[8].CLK
clk => score2[9].CLK
clk => score2[10].CLK
clk => score2[11].CLK
clk => score2[12].CLK
clk => score2[13].CLK
clk => score2[14].CLK
clk => score2[15].CLK
clk => score2[16].CLK
clk => score2[17].CLK
clk => score2[18].CLK
clk => score2[19].CLK
clk => score2[20].CLK
clk => score2[21].CLK
clk => score1[0].CLK
clk => score1[1].CLK
clk => score1[2].CLK
clk => score1[3].CLK
clk => score1[4].CLK
clk => score1[5].CLK
clk => score1[6].CLK
clk => score1[7].CLK
clk => score1[8].CLK
clk => score1[9].CLK
clk => score1[10].CLK
clk => score1[11].CLK
clk => score1[12].CLK
clk => score1[13].CLK
clk => score1[14].CLK
clk => score1[15].CLK
clk => score1[16].CLK
clk => score1[17].CLK
clk => score1[18].CLK
clk => score1[19].CLK
clk => score1[20].CLK
clk => score1[21].CLK
MW_i => score1[17].ENA
MW_i => score1[16].ENA
MW_i => score1[15].ENA
MW_i => score1[14].ENA
MW_i => score1[13].ENA
MW_i => score1[12].ENA
MW_i => score1[11].ENA
MW_i => score1[10].ENA
MW_i => score1[9].ENA
MW_i => score1[8].ENA
MW_i => score1[7].ENA
MW_i => score1[6].ENA
MW_i => score1[5].ENA
MW_i => score1[4].ENA
MW_i => score1[3].ENA
MW_i => score1[2].ENA
MW_i => score1[1].ENA
MW_i => score1[0].ENA
MW_i => score2[21].ENA
MW_i => score2[20].ENA
MW_i => score2[19].ENA
MW_i => score2[18].ENA
MW_i => score2[17].ENA
MW_i => score2[6].ENA
MW_i => score2[5].ENA
MW_i => score2[4].ENA
MW_i => score2[16].ENA
MW_i => score2[15].ENA
MW_i => score2[14].ENA
MW_i => score2[3].ENA
MW_i => score2[2].ENA
MW_i => score2[1].ENA
MW_i => score2[0].ENA
MW_i => score2[13].ENA
MW_i => score2[12].ENA
MW_i => score2[11].ENA
MW_i => score2[10].ENA
MW_i => score2[9].ENA
MW_i => score2[8].ENA
MW_i => score2[7].ENA
MW_i => score1[18].ENA
MW_i => score1[19].ENA
MW_i => score1[20].ENA
MW_i => score1[21].ENA
address_i[0] => Equal0.IN3
address_i[0] => Equal1.IN3
address_i[1] => Equal0.IN2
address_i[1] => Equal1.IN2
data_i[0] => score1.DATAB
data_i[0] => score2.DATAB
data_i[1] => score1.DATAB
data_i[1] => score2.DATAB
data_i[2] => score1.DATAB
data_i[2] => score2.DATAB
data_i[3] => score1.DATAB
data_i[3] => score2.DATAB
data_i[4] => score1.DATAB
data_i[4] => score2.DATAB
data_i[5] => score1.DATAB
data_i[5] => score2.DATAB
data_i[6] => score1.DATAB
data_i[6] => score2.DATAB
data_i[7] => score1.DATAB
data_i[7] => score2.DATAB
data_i[8] => score1.DATAB
data_i[8] => score2.DATAB
data_i[9] => score1.DATAB
data_i[9] => score2.DATAB
data_i[10] => score1.DATAB
data_i[10] => score2.DATAB
data_i[11] => score1.DATAB
data_i[11] => score2.DATAB
data_i[12] => score1.DATAB
data_i[12] => score2.DATAB
data_i[13] => score1.DATAB
data_i[13] => score2.DATAB
data_i[14] => score1.DATAB
data_i[14] => score2.DATAB
data_i[15] => score1.DATAB
data_i[15] => score2.DATAB
data_i[16] => score1.DATAB
data_i[16] => score2.DATAB
data_i[17] => score1.DATAB
data_i[17] => score2.DATAB
data_i[18] => score1.DATAB
data_i[18] => score2.DATAB
data_i[19] => score1.DATAB
data_i[19] => score2.DATAB
data_i[20] => score1.DATAB
data_i[20] => score2.DATAB
data_i[21] => score1.DATAB
data_i[21] => score2.DATAB
data_i[22] => ~NO_FANOUT~
data_i[23] => ~NO_FANOUT~
data_i[24] => ~NO_FANOUT~
data_i[25] => ~NO_FANOUT~
data_i[26] => ~NO_FANOUT~
data_i[27] => ~NO_FANOUT~
data_i[28] => ~NO_FANOUT~
data_i[29] => ~NO_FANOUT~
data_i[30] => ~NO_FANOUT~
data_i[31] => ~NO_FANOUT~
x_pos_i[0] => LessThan0.IN64
x_pos_i[0] => LessThan1.IN64
x_pos_i[0] => LessThan2.IN64
x_pos_i[0] => LessThan3.IN64
x_pos_i[0] => Add3.IN64
x_pos_i[0] => Add7.IN64
x_pos_i[1] => LessThan0.IN63
x_pos_i[1] => LessThan1.IN63
x_pos_i[1] => LessThan2.IN63
x_pos_i[1] => LessThan3.IN63
x_pos_i[1] => Add3.IN63
x_pos_i[1] => Add7.IN63
x_pos_i[2] => LessThan0.IN62
x_pos_i[2] => LessThan1.IN62
x_pos_i[2] => LessThan2.IN62
x_pos_i[2] => LessThan3.IN62
x_pos_i[2] => Add3.IN62
x_pos_i[2] => Add7.IN62
x_pos_i[3] => LessThan0.IN61
x_pos_i[3] => LessThan1.IN61
x_pos_i[3] => LessThan2.IN61
x_pos_i[3] => LessThan3.IN61
x_pos_i[3] => Add3.IN61
x_pos_i[3] => Add7.IN61
x_pos_i[4] => LessThan0.IN60
x_pos_i[4] => LessThan1.IN60
x_pos_i[4] => LessThan2.IN60
x_pos_i[4] => LessThan3.IN60
x_pos_i[4] => Add3.IN60
x_pos_i[4] => Add7.IN60
x_pos_i[5] => LessThan0.IN59
x_pos_i[5] => LessThan1.IN59
x_pos_i[5] => LessThan2.IN59
x_pos_i[5] => LessThan3.IN59
x_pos_i[5] => Add3.IN59
x_pos_i[5] => Add7.IN59
x_pos_i[6] => LessThan0.IN58
x_pos_i[6] => LessThan1.IN58
x_pos_i[6] => LessThan2.IN58
x_pos_i[6] => LessThan3.IN58
x_pos_i[6] => Add3.IN58
x_pos_i[6] => Add7.IN58
x_pos_i[7] => LessThan0.IN57
x_pos_i[7] => LessThan1.IN57
x_pos_i[7] => LessThan2.IN57
x_pos_i[7] => LessThan3.IN57
x_pos_i[7] => Add3.IN57
x_pos_i[7] => Add7.IN57
x_pos_i[8] => LessThan0.IN56
x_pos_i[8] => LessThan1.IN56
x_pos_i[8] => LessThan2.IN56
x_pos_i[8] => LessThan3.IN56
x_pos_i[8] => Add3.IN56
x_pos_i[8] => Add7.IN56
x_pos_i[9] => LessThan0.IN55
x_pos_i[9] => LessThan1.IN55
x_pos_i[9] => LessThan2.IN55
x_pos_i[9] => LessThan3.IN55
x_pos_i[9] => Add3.IN55
x_pos_i[9] => Add7.IN55
x_pos_i[10] => LessThan0.IN54
x_pos_i[10] => LessThan1.IN54
x_pos_i[10] => LessThan2.IN54
x_pos_i[10] => LessThan3.IN54
x_pos_i[10] => Add3.IN54
x_pos_i[10] => Add7.IN54
x_pos_i[11] => LessThan0.IN53
x_pos_i[11] => LessThan1.IN53
x_pos_i[11] => LessThan2.IN53
x_pos_i[11] => LessThan3.IN53
x_pos_i[11] => Add3.IN53
x_pos_i[11] => Add7.IN53
x_pos_i[12] => LessThan0.IN52
x_pos_i[12] => LessThan1.IN52
x_pos_i[12] => LessThan2.IN52
x_pos_i[12] => LessThan3.IN52
x_pos_i[12] => Add3.IN52
x_pos_i[12] => Add7.IN52
x_pos_i[13] => LessThan0.IN51
x_pos_i[13] => LessThan1.IN51
x_pos_i[13] => LessThan2.IN51
x_pos_i[13] => LessThan3.IN51
x_pos_i[13] => Add3.IN51
x_pos_i[13] => Add7.IN51
x_pos_i[14] => LessThan0.IN50
x_pos_i[14] => LessThan1.IN50
x_pos_i[14] => LessThan2.IN50
x_pos_i[14] => LessThan3.IN50
x_pos_i[14] => Add3.IN50
x_pos_i[14] => Add7.IN50
x_pos_i[15] => LessThan0.IN49
x_pos_i[15] => LessThan1.IN49
x_pos_i[15] => LessThan2.IN49
x_pos_i[15] => LessThan3.IN49
x_pos_i[15] => Add3.IN49
x_pos_i[15] => Add7.IN49
x_pos_i[16] => LessThan0.IN48
x_pos_i[16] => LessThan1.IN48
x_pos_i[16] => LessThan2.IN48
x_pos_i[16] => LessThan3.IN48
x_pos_i[16] => Add3.IN48
x_pos_i[16] => Add7.IN48
x_pos_i[17] => LessThan0.IN47
x_pos_i[17] => LessThan1.IN47
x_pos_i[17] => LessThan2.IN47
x_pos_i[17] => LessThan3.IN47
x_pos_i[17] => Add3.IN47
x_pos_i[17] => Add7.IN47
x_pos_i[18] => LessThan0.IN46
x_pos_i[18] => LessThan1.IN46
x_pos_i[18] => LessThan2.IN46
x_pos_i[18] => LessThan3.IN46
x_pos_i[18] => Add3.IN46
x_pos_i[18] => Add7.IN46
x_pos_i[19] => LessThan0.IN45
x_pos_i[19] => LessThan1.IN45
x_pos_i[19] => LessThan2.IN45
x_pos_i[19] => LessThan3.IN45
x_pos_i[19] => Add3.IN45
x_pos_i[19] => Add7.IN45
x_pos_i[20] => LessThan0.IN44
x_pos_i[20] => LessThan1.IN44
x_pos_i[20] => LessThan2.IN44
x_pos_i[20] => LessThan3.IN44
x_pos_i[20] => Add3.IN44
x_pos_i[20] => Add7.IN44
x_pos_i[21] => LessThan0.IN43
x_pos_i[21] => LessThan1.IN43
x_pos_i[21] => LessThan2.IN43
x_pos_i[21] => LessThan3.IN43
x_pos_i[21] => Add3.IN43
x_pos_i[21] => Add7.IN43
x_pos_i[22] => LessThan0.IN42
x_pos_i[22] => LessThan1.IN42
x_pos_i[22] => LessThan2.IN42
x_pos_i[22] => LessThan3.IN42
x_pos_i[22] => Add3.IN42
x_pos_i[22] => Add7.IN42
x_pos_i[23] => LessThan0.IN41
x_pos_i[23] => LessThan1.IN41
x_pos_i[23] => LessThan2.IN41
x_pos_i[23] => LessThan3.IN41
x_pos_i[23] => Add3.IN41
x_pos_i[23] => Add7.IN41
x_pos_i[24] => LessThan0.IN40
x_pos_i[24] => LessThan1.IN40
x_pos_i[24] => LessThan2.IN40
x_pos_i[24] => LessThan3.IN40
x_pos_i[24] => Add3.IN40
x_pos_i[24] => Add7.IN40
x_pos_i[25] => LessThan0.IN39
x_pos_i[25] => LessThan1.IN39
x_pos_i[25] => LessThan2.IN39
x_pos_i[25] => LessThan3.IN39
x_pos_i[25] => Add3.IN39
x_pos_i[25] => Add7.IN39
x_pos_i[26] => LessThan0.IN38
x_pos_i[26] => LessThan1.IN38
x_pos_i[26] => LessThan2.IN38
x_pos_i[26] => LessThan3.IN38
x_pos_i[26] => Add3.IN38
x_pos_i[26] => Add7.IN38
x_pos_i[27] => LessThan0.IN37
x_pos_i[27] => LessThan1.IN37
x_pos_i[27] => LessThan2.IN37
x_pos_i[27] => LessThan3.IN37
x_pos_i[27] => Add3.IN37
x_pos_i[27] => Add7.IN37
x_pos_i[28] => LessThan0.IN36
x_pos_i[28] => LessThan1.IN36
x_pos_i[28] => LessThan2.IN36
x_pos_i[28] => LessThan3.IN36
x_pos_i[28] => Add3.IN36
x_pos_i[28] => Add7.IN36
x_pos_i[29] => LessThan0.IN35
x_pos_i[29] => LessThan1.IN35
x_pos_i[29] => LessThan2.IN35
x_pos_i[29] => LessThan3.IN35
x_pos_i[29] => Add3.IN35
x_pos_i[29] => Add7.IN35
x_pos_i[30] => LessThan0.IN34
x_pos_i[30] => LessThan1.IN34
x_pos_i[30] => LessThan2.IN34
x_pos_i[30] => LessThan3.IN34
x_pos_i[30] => Add3.IN34
x_pos_i[30] => Add7.IN34
x_pos_i[31] => LessThan0.IN33
x_pos_i[31] => LessThan1.IN33
x_pos_i[31] => LessThan2.IN33
x_pos_i[31] => LessThan3.IN33
x_pos_i[31] => Add3.IN33
x_pos_i[31] => Add7.IN33
y_pos_i[0] => LessThan4.IN64
y_pos_i[0] => LessThan5.IN64
y_pos_i[0] => Add4.IN64
y_pos_i[0] => Add8.IN64
y_pos_i[1] => LessThan4.IN63
y_pos_i[1] => LessThan5.IN63
y_pos_i[1] => Add4.IN63
y_pos_i[1] => Add8.IN63
y_pos_i[2] => LessThan4.IN62
y_pos_i[2] => LessThan5.IN62
y_pos_i[2] => Add4.IN62
y_pos_i[2] => Add8.IN62
y_pos_i[3] => LessThan4.IN61
y_pos_i[3] => LessThan5.IN61
y_pos_i[3] => Add4.IN61
y_pos_i[3] => Add8.IN61
y_pos_i[4] => LessThan4.IN60
y_pos_i[4] => LessThan5.IN60
y_pos_i[4] => Add4.IN60
y_pos_i[4] => Add8.IN60
y_pos_i[5] => LessThan4.IN59
y_pos_i[5] => LessThan5.IN59
y_pos_i[5] => Add4.IN59
y_pos_i[5] => Add8.IN59
y_pos_i[6] => LessThan4.IN58
y_pos_i[6] => LessThan5.IN58
y_pos_i[6] => Add4.IN58
y_pos_i[6] => Add8.IN58
y_pos_i[7] => LessThan4.IN57
y_pos_i[7] => LessThan5.IN57
y_pos_i[7] => Add4.IN57
y_pos_i[7] => Add8.IN57
y_pos_i[8] => LessThan4.IN56
y_pos_i[8] => LessThan5.IN56
y_pos_i[8] => Add4.IN56
y_pos_i[8] => Add8.IN56
y_pos_i[9] => LessThan4.IN55
y_pos_i[9] => LessThan5.IN55
y_pos_i[9] => Add4.IN55
y_pos_i[9] => Add8.IN55
y_pos_i[10] => LessThan4.IN54
y_pos_i[10] => LessThan5.IN54
y_pos_i[10] => Add4.IN54
y_pos_i[10] => Add8.IN54
y_pos_i[11] => LessThan4.IN53
y_pos_i[11] => LessThan5.IN53
y_pos_i[11] => Add4.IN53
y_pos_i[11] => Add8.IN53
y_pos_i[12] => LessThan4.IN52
y_pos_i[12] => LessThan5.IN52
y_pos_i[12] => Add4.IN52
y_pos_i[12] => Add8.IN52
y_pos_i[13] => LessThan4.IN51
y_pos_i[13] => LessThan5.IN51
y_pos_i[13] => Add4.IN51
y_pos_i[13] => Add8.IN51
y_pos_i[14] => LessThan4.IN50
y_pos_i[14] => LessThan5.IN50
y_pos_i[14] => Add4.IN50
y_pos_i[14] => Add8.IN50
y_pos_i[15] => LessThan4.IN49
y_pos_i[15] => LessThan5.IN49
y_pos_i[15] => Add4.IN49
y_pos_i[15] => Add8.IN49
y_pos_i[16] => LessThan4.IN48
y_pos_i[16] => LessThan5.IN48
y_pos_i[16] => Add4.IN48
y_pos_i[16] => Add8.IN48
y_pos_i[17] => LessThan4.IN47
y_pos_i[17] => LessThan5.IN47
y_pos_i[17] => Add4.IN47
y_pos_i[17] => Add8.IN47
y_pos_i[18] => LessThan4.IN46
y_pos_i[18] => LessThan5.IN46
y_pos_i[18] => Add4.IN46
y_pos_i[18] => Add8.IN46
y_pos_i[19] => LessThan4.IN45
y_pos_i[19] => LessThan5.IN45
y_pos_i[19] => Add4.IN45
y_pos_i[19] => Add8.IN45
y_pos_i[20] => LessThan4.IN44
y_pos_i[20] => LessThan5.IN44
y_pos_i[20] => Add4.IN44
y_pos_i[20] => Add8.IN44
y_pos_i[21] => LessThan4.IN43
y_pos_i[21] => LessThan5.IN43
y_pos_i[21] => Add4.IN43
y_pos_i[21] => Add8.IN43
y_pos_i[22] => LessThan4.IN42
y_pos_i[22] => LessThan5.IN42
y_pos_i[22] => Add4.IN42
y_pos_i[22] => Add8.IN42
y_pos_i[23] => LessThan4.IN41
y_pos_i[23] => LessThan5.IN41
y_pos_i[23] => Add4.IN41
y_pos_i[23] => Add8.IN41
y_pos_i[24] => LessThan4.IN40
y_pos_i[24] => LessThan5.IN40
y_pos_i[24] => Add4.IN40
y_pos_i[24] => Add8.IN40
y_pos_i[25] => LessThan4.IN39
y_pos_i[25] => LessThan5.IN39
y_pos_i[25] => Add4.IN39
y_pos_i[25] => Add8.IN39
y_pos_i[26] => LessThan4.IN38
y_pos_i[26] => LessThan5.IN38
y_pos_i[26] => Add4.IN38
y_pos_i[26] => Add8.IN38
y_pos_i[27] => LessThan4.IN37
y_pos_i[27] => LessThan5.IN37
y_pos_i[27] => Add4.IN37
y_pos_i[27] => Add8.IN37
y_pos_i[28] => LessThan4.IN36
y_pos_i[28] => LessThan5.IN36
y_pos_i[28] => Add4.IN36
y_pos_i[28] => Add8.IN36
y_pos_i[29] => LessThan4.IN35
y_pos_i[29] => LessThan5.IN35
y_pos_i[29] => Add4.IN35
y_pos_i[29] => Add8.IN35
y_pos_i[30] => LessThan4.IN34
y_pos_i[30] => LessThan5.IN34
y_pos_i[30] => Add4.IN34
y_pos_i[30] => Add8.IN34
y_pos_i[31] => LessThan4.IN33
y_pos_i[31] => LessThan5.IN33
y_pos_i[31] => Add4.IN33
y_pos_i[31] => Add8.IN33
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[0] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[1] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[2] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[3] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[4] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[5] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[6] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[7] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[8] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[9] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[10] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[11] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[12] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[13] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[14] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_address_o[15] <= mem_address_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_i[0] => RGB_o.DATAB
mem_data_i[1] => RGB_o.DATAB
mem_data_i[2] => RGB_o.DATAB
mem_data_i[3] => RGB_o.DATAB
mem_data_i[4] => RGB_o.DATAB
mem_data_i[5] => RGB_o.DATAB
mem_data_i[6] => RGB_o.DATAB
mem_data_i[7] => RGB_o.DATAB
mem_data_i[8] => RGB_o.DATAB
mem_data_i[9] => RGB_o.DATAB
mem_data_i[10] => RGB_o.DATAB
mem_data_i[11] => RGB_o.DATAB
mem_data_i[12] => RGB_o.DATAB
mem_data_i[13] => RGB_o.DATAB
mem_data_i[14] => RGB_o.DATAB
mem_data_i[15] => RGB_o.DATAB
mem_data_i[16] => RGB_o.DATAB
mem_data_i[17] => RGB_o.DATAB
mem_data_i[18] => RGB_o.DATAB
mem_data_i[19] => RGB_o.DATAB
mem_data_i[20] => RGB_o.DATAB
mem_data_i[21] => RGB_o.DATAB
mem_data_i[22] => RGB_o.DATAB
mem_data_i[23] => RGB_o.DATAB


|coso|top:top1|SpriteController:spriteController|mem_score:score_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|coso|top:top1|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lhf1:auto_generated.address_a[0]
address_a[1] => altsyncram_lhf1:auto_generated.address_a[1]
address_a[2] => altsyncram_lhf1:auto_generated.address_a[2]
address_a[3] => altsyncram_lhf1:auto_generated.address_a[3]
address_a[4] => altsyncram_lhf1:auto_generated.address_a[4]
address_a[5] => altsyncram_lhf1:auto_generated.address_a[5]
address_a[6] => altsyncram_lhf1:auto_generated.address_a[6]
address_a[7] => altsyncram_lhf1:auto_generated.address_a[7]
address_a[8] => altsyncram_lhf1:auto_generated.address_a[8]
address_a[9] => altsyncram_lhf1:auto_generated.address_a[9]
address_a[10] => altsyncram_lhf1:auto_generated.address_a[10]
address_a[11] => altsyncram_lhf1:auto_generated.address_a[11]
address_a[12] => altsyncram_lhf1:auto_generated.address_a[12]
address_a[13] => altsyncram_lhf1:auto_generated.address_a[13]
address_a[14] => altsyncram_lhf1:auto_generated.address_a[14]
address_a[15] => altsyncram_lhf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lhf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lhf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lhf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lhf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lhf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lhf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lhf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lhf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lhf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lhf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lhf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lhf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lhf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lhf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lhf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lhf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lhf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lhf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lhf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lhf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lhf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lhf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lhf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lhf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lhf1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|coso|top:top1|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_bhb:mux2.result[0]
q_a[1] <= mux_bhb:mux2.result[1]
q_a[2] <= mux_bhb:mux2.result[2]
q_a[3] <= mux_bhb:mux2.result[3]
q_a[4] <= mux_bhb:mux2.result[4]
q_a[5] <= mux_bhb:mux2.result[5]
q_a[6] <= mux_bhb:mux2.result[6]
q_a[7] <= mux_bhb:mux2.result[7]
q_a[8] <= mux_bhb:mux2.result[8]
q_a[9] <= mux_bhb:mux2.result[9]
q_a[10] <= mux_bhb:mux2.result[10]
q_a[11] <= mux_bhb:mux2.result[11]
q_a[12] <= mux_bhb:mux2.result[12]
q_a[13] <= mux_bhb:mux2.result[13]
q_a[14] <= mux_bhb:mux2.result[14]
q_a[15] <= mux_bhb:mux2.result[15]
q_a[16] <= mux_bhb:mux2.result[16]
q_a[17] <= mux_bhb:mux2.result[17]
q_a[18] <= mux_bhb:mux2.result[18]
q_a[19] <= mux_bhb:mux2.result[19]
q_a[20] <= mux_bhb:mux2.result[20]
q_a[21] <= mux_bhb:mux2.result[21]
q_a[22] <= mux_bhb:mux2.result[22]
q_a[23] <= mux_bhb:mux2.result[23]


|coso|top:top1|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|decode_61a:rden_decode
data[0] => w_anode790w[1].IN0
data[0] => w_anode808w[1].IN1
data[0] => w_anode819w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode841w[1].IN0
data[0] => w_anode852w[1].IN1
data[0] => w_anode863w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode790w[2].IN0
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode852w[2].IN0
data[1] => w_anode863w[2].IN1
data[1] => w_anode874w[2].IN1
data[2] => w_anode790w[3].IN0
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode841w[3].IN1
data[2] => w_anode852w[3].IN1
data[2] => w_anode863w[3].IN1
data[2] => w_anode874w[3].IN1
eq[0] <= w_anode790w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode841w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode863w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode874w[3].DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|mux_bhb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w0_n0_mux_dataout.IN1
data[25] => l1_w1_n0_mux_dataout.IN1
data[26] => l1_w2_n0_mux_dataout.IN1
data[27] => l1_w3_n0_mux_dataout.IN1
data[28] => l1_w4_n0_mux_dataout.IN1
data[29] => l1_w5_n0_mux_dataout.IN1
data[30] => l1_w6_n0_mux_dataout.IN1
data[31] => l1_w7_n0_mux_dataout.IN1
data[32] => l1_w8_n0_mux_dataout.IN1
data[33] => l1_w9_n0_mux_dataout.IN1
data[34] => l1_w10_n0_mux_dataout.IN1
data[35] => l1_w11_n0_mux_dataout.IN1
data[36] => l1_w12_n0_mux_dataout.IN1
data[37] => l1_w13_n0_mux_dataout.IN1
data[38] => l1_w14_n0_mux_dataout.IN1
data[39] => l1_w15_n0_mux_dataout.IN1
data[40] => l1_w16_n0_mux_dataout.IN1
data[41] => l1_w17_n0_mux_dataout.IN1
data[42] => l1_w18_n0_mux_dataout.IN1
data[43] => l1_w19_n0_mux_dataout.IN1
data[44] => l1_w20_n0_mux_dataout.IN1
data[45] => l1_w21_n0_mux_dataout.IN1
data[46] => l1_w22_n0_mux_dataout.IN1
data[47] => l1_w23_n0_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w16_n1_mux_dataout.IN1
data[65] => l1_w17_n1_mux_dataout.IN1
data[66] => l1_w18_n1_mux_dataout.IN1
data[67] => l1_w19_n1_mux_dataout.IN1
data[68] => l1_w20_n1_mux_dataout.IN1
data[69] => l1_w21_n1_mux_dataout.IN1
data[70] => l1_w22_n1_mux_dataout.IN1
data[71] => l1_w23_n1_mux_dataout.IN1
data[72] => l1_w0_n1_mux_dataout.IN1
data[73] => l1_w1_n1_mux_dataout.IN1
data[74] => l1_w2_n1_mux_dataout.IN1
data[75] => l1_w3_n1_mux_dataout.IN1
data[76] => l1_w4_n1_mux_dataout.IN1
data[77] => l1_w5_n1_mux_dataout.IN1
data[78] => l1_w6_n1_mux_dataout.IN1
data[79] => l1_w7_n1_mux_dataout.IN1
data[80] => l1_w8_n1_mux_dataout.IN1
data[81] => l1_w9_n1_mux_dataout.IN1
data[82] => l1_w10_n1_mux_dataout.IN1
data[83] => l1_w11_n1_mux_dataout.IN1
data[84] => l1_w12_n1_mux_dataout.IN1
data[85] => l1_w13_n1_mux_dataout.IN1
data[86] => l1_w14_n1_mux_dataout.IN1
data[87] => l1_w15_n1_mux_dataout.IN1
data[88] => l1_w16_n1_mux_dataout.IN1
data[89] => l1_w17_n1_mux_dataout.IN1
data[90] => l1_w18_n1_mux_dataout.IN1
data[91] => l1_w19_n1_mux_dataout.IN1
data[92] => l1_w20_n1_mux_dataout.IN1
data[93] => l1_w21_n1_mux_dataout.IN1
data[94] => l1_w22_n1_mux_dataout.IN1
data[95] => l1_w23_n1_mux_dataout.IN1
data[96] => l1_w0_n2_mux_dataout.IN1
data[97] => l1_w1_n2_mux_dataout.IN1
data[98] => l1_w2_n2_mux_dataout.IN1
data[99] => l1_w3_n2_mux_dataout.IN1
data[100] => l1_w4_n2_mux_dataout.IN1
data[101] => l1_w5_n2_mux_dataout.IN1
data[102] => l1_w6_n2_mux_dataout.IN1
data[103] => l1_w7_n2_mux_dataout.IN1
data[104] => l1_w8_n2_mux_dataout.IN1
data[105] => l1_w9_n2_mux_dataout.IN1
data[106] => l1_w10_n2_mux_dataout.IN1
data[107] => l1_w11_n2_mux_dataout.IN1
data[108] => l1_w12_n2_mux_dataout.IN1
data[109] => l1_w13_n2_mux_dataout.IN1
data[110] => l1_w14_n2_mux_dataout.IN1
data[111] => l1_w15_n2_mux_dataout.IN1
data[112] => l1_w16_n2_mux_dataout.IN1
data[113] => l1_w17_n2_mux_dataout.IN1
data[114] => l1_w18_n2_mux_dataout.IN1
data[115] => l1_w19_n2_mux_dataout.IN1
data[116] => l1_w20_n2_mux_dataout.IN1
data[117] => l1_w21_n2_mux_dataout.IN1
data[118] => l1_w22_n2_mux_dataout.IN1
data[119] => l1_w23_n2_mux_dataout.IN1
data[120] => l1_w0_n2_mux_dataout.IN1
data[121] => l1_w1_n2_mux_dataout.IN1
data[122] => l1_w2_n2_mux_dataout.IN1
data[123] => l1_w3_n2_mux_dataout.IN1
data[124] => l1_w4_n2_mux_dataout.IN1
data[125] => l1_w5_n2_mux_dataout.IN1
data[126] => l1_w6_n2_mux_dataout.IN1
data[127] => l1_w7_n2_mux_dataout.IN1
data[128] => l1_w8_n2_mux_dataout.IN1
data[129] => l1_w9_n2_mux_dataout.IN1
data[130] => l1_w10_n2_mux_dataout.IN1
data[131] => l1_w11_n2_mux_dataout.IN1
data[132] => l1_w12_n2_mux_dataout.IN1
data[133] => l1_w13_n2_mux_dataout.IN1
data[134] => l1_w14_n2_mux_dataout.IN1
data[135] => l1_w15_n2_mux_dataout.IN1
data[136] => l1_w16_n2_mux_dataout.IN1
data[137] => l1_w17_n2_mux_dataout.IN1
data[138] => l1_w18_n2_mux_dataout.IN1
data[139] => l1_w19_n2_mux_dataout.IN1
data[140] => l1_w20_n2_mux_dataout.IN1
data[141] => l1_w21_n2_mux_dataout.IN1
data[142] => l1_w22_n2_mux_dataout.IN1
data[143] => l1_w23_n2_mux_dataout.IN1
data[144] => l1_w0_n3_mux_dataout.IN1
data[145] => l1_w1_n3_mux_dataout.IN1
data[146] => l1_w2_n3_mux_dataout.IN1
data[147] => l1_w3_n3_mux_dataout.IN1
data[148] => l1_w4_n3_mux_dataout.IN1
data[149] => l1_w5_n3_mux_dataout.IN1
data[150] => l1_w6_n3_mux_dataout.IN1
data[151] => l1_w7_n3_mux_dataout.IN1
data[152] => l1_w8_n3_mux_dataout.IN1
data[153] => l1_w9_n3_mux_dataout.IN1
data[154] => l1_w10_n3_mux_dataout.IN1
data[155] => l1_w11_n3_mux_dataout.IN1
data[156] => l1_w12_n3_mux_dataout.IN1
data[157] => l1_w13_n3_mux_dataout.IN1
data[158] => l1_w14_n3_mux_dataout.IN1
data[159] => l1_w15_n3_mux_dataout.IN1
data[160] => l1_w16_n3_mux_dataout.IN1
data[161] => l1_w17_n3_mux_dataout.IN1
data[162] => l1_w18_n3_mux_dataout.IN1
data[163] => l1_w19_n3_mux_dataout.IN1
data[164] => l1_w20_n3_mux_dataout.IN1
data[165] => l1_w21_n3_mux_dataout.IN1
data[166] => l1_w22_n3_mux_dataout.IN1
data[167] => l1_w23_n3_mux_dataout.IN1
data[168] => l1_w0_n3_mux_dataout.IN1
data[169] => l1_w1_n3_mux_dataout.IN1
data[170] => l1_w2_n3_mux_dataout.IN1
data[171] => l1_w3_n3_mux_dataout.IN1
data[172] => l1_w4_n3_mux_dataout.IN1
data[173] => l1_w5_n3_mux_dataout.IN1
data[174] => l1_w6_n3_mux_dataout.IN1
data[175] => l1_w7_n3_mux_dataout.IN1
data[176] => l1_w8_n3_mux_dataout.IN1
data[177] => l1_w9_n3_mux_dataout.IN1
data[178] => l1_w10_n3_mux_dataout.IN1
data[179] => l1_w11_n3_mux_dataout.IN1
data[180] => l1_w12_n3_mux_dataout.IN1
data[181] => l1_w13_n3_mux_dataout.IN1
data[182] => l1_w14_n3_mux_dataout.IN1
data[183] => l1_w15_n3_mux_dataout.IN1
data[184] => l1_w16_n3_mux_dataout.IN1
data[185] => l1_w17_n3_mux_dataout.IN1
data[186] => l1_w18_n3_mux_dataout.IN1
data[187] => l1_w19_n3_mux_dataout.IN1
data[188] => l1_w20_n3_mux_dataout.IN1
data[189] => l1_w21_n3_mux_dataout.IN1
data[190] => l1_w22_n3_mux_dataout.IN1
data[191] => l1_w23_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l3_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l3_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l3_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l3_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l3_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l3_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l3_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l3_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w16_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w17_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w18_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w19_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w20_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w21_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w22_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w23_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|coso|top:top1|SpriteController:spriteController|ImageComposer:imageComposer
RGB_i[0][0] => RGB_temp[0][0].IN1
RGB_i[0][1] => RGB_temp[0][1].IN1
RGB_i[0][2] => RGB_temp[0][2].IN1
RGB_i[0][3] => RGB_temp[0][3].IN1
RGB_i[0][4] => RGB_temp[0][4].IN1
RGB_i[0][5] => RGB_temp[0][5].IN1
RGB_i[0][6] => RGB_temp[0][6].IN1
RGB_i[0][7] => RGB_temp[0][7].IN1
RGB_i[0][8] => RGB_temp[0][8].IN1
RGB_i[0][9] => RGB_temp[0][9].IN1
RGB_i[0][10] => RGB_temp[0][10].IN1
RGB_i[0][11] => RGB_temp[0][11].IN1
RGB_i[0][12] => RGB_temp[0][12].IN1
RGB_i[0][13] => RGB_temp[0][13].IN1
RGB_i[0][14] => RGB_temp[0][14].IN1
RGB_i[0][15] => RGB_temp[0][15].IN1
RGB_i[0][16] => RGB_temp[0][16].IN1
RGB_i[0][17] => RGB_temp[0][17].IN1
RGB_i[0][18] => RGB_temp[0][18].IN1
RGB_i[0][19] => RGB_temp[0][19].IN1
RGB_i[0][20] => RGB_temp[0][20].IN1
RGB_i[0][21] => RGB_temp[0][21].IN1
RGB_i[0][22] => RGB_temp[0][22].IN1
RGB_i[0][23] => RGB_temp[0][23].IN1
RGB_i[1][0] => RGB_i[1][0].IN1
RGB_i[1][1] => RGB_i[1][1].IN1
RGB_i[1][2] => RGB_i[1][2].IN1
RGB_i[1][3] => RGB_i[1][3].IN1
RGB_i[1][4] => RGB_i[1][4].IN1
RGB_i[1][5] => RGB_i[1][5].IN1
RGB_i[1][6] => RGB_i[1][6].IN1
RGB_i[1][7] => RGB_i[1][7].IN1
RGB_i[1][8] => RGB_i[1][8].IN1
RGB_i[1][9] => RGB_i[1][9].IN1
RGB_i[1][10] => RGB_i[1][10].IN1
RGB_i[1][11] => RGB_i[1][11].IN1
RGB_i[1][12] => RGB_i[1][12].IN1
RGB_i[1][13] => RGB_i[1][13].IN1
RGB_i[1][14] => RGB_i[1][14].IN1
RGB_i[1][15] => RGB_i[1][15].IN1
RGB_i[1][16] => RGB_i[1][16].IN1
RGB_i[1][17] => RGB_i[1][17].IN1
RGB_i[1][18] => RGB_i[1][18].IN1
RGB_i[1][19] => RGB_i[1][19].IN1
RGB_i[1][20] => RGB_i[1][20].IN1
RGB_i[1][21] => RGB_i[1][21].IN1
RGB_i[1][22] => RGB_i[1][22].IN1
RGB_i[1][23] => RGB_i[1][23].IN1
RGB_i[2][0] => RGB_i[2][0].IN1
RGB_i[2][1] => RGB_i[2][1].IN1
RGB_i[2][2] => RGB_i[2][2].IN1
RGB_i[2][3] => RGB_i[2][3].IN1
RGB_i[2][4] => RGB_i[2][4].IN1
RGB_i[2][5] => RGB_i[2][5].IN1
RGB_i[2][6] => RGB_i[2][6].IN1
RGB_i[2][7] => RGB_i[2][7].IN1
RGB_i[2][8] => RGB_i[2][8].IN1
RGB_i[2][9] => RGB_i[2][9].IN1
RGB_i[2][10] => RGB_i[2][10].IN1
RGB_i[2][11] => RGB_i[2][11].IN1
RGB_i[2][12] => RGB_i[2][12].IN1
RGB_i[2][13] => RGB_i[2][13].IN1
RGB_i[2][14] => RGB_i[2][14].IN1
RGB_i[2][15] => RGB_i[2][15].IN1
RGB_i[2][16] => RGB_i[2][16].IN1
RGB_i[2][17] => RGB_i[2][17].IN1
RGB_i[2][18] => RGB_i[2][18].IN1
RGB_i[2][19] => RGB_i[2][19].IN1
RGB_i[2][20] => RGB_i[2][20].IN1
RGB_i[2][21] => RGB_i[2][21].IN1
RGB_i[2][22] => RGB_i[2][22].IN1
RGB_i[2][23] => RGB_i[2][23].IN1
RGB_i[3][0] => RGB_i[3][0].IN1
RGB_i[3][1] => RGB_i[3][1].IN1
RGB_i[3][2] => RGB_i[3][2].IN1
RGB_i[3][3] => RGB_i[3][3].IN1
RGB_i[3][4] => RGB_i[3][4].IN1
RGB_i[3][5] => RGB_i[3][5].IN1
RGB_i[3][6] => RGB_i[3][6].IN1
RGB_i[3][7] => RGB_i[3][7].IN1
RGB_i[3][8] => RGB_i[3][8].IN1
RGB_i[3][9] => RGB_i[3][9].IN1
RGB_i[3][10] => RGB_i[3][10].IN1
RGB_i[3][11] => RGB_i[3][11].IN1
RGB_i[3][12] => RGB_i[3][12].IN1
RGB_i[3][13] => RGB_i[3][13].IN1
RGB_i[3][14] => RGB_i[3][14].IN1
RGB_i[3][15] => RGB_i[3][15].IN1
RGB_i[3][16] => RGB_i[3][16].IN1
RGB_i[3][17] => RGB_i[3][17].IN1
RGB_i[3][18] => RGB_i[3][18].IN1
RGB_i[3][19] => RGB_i[3][19].IN1
RGB_i[3][20] => RGB_i[3][20].IN1
RGB_i[3][21] => RGB_i[3][21].IN1
RGB_i[3][22] => RGB_i[3][22].IN1
RGB_i[3][23] => RGB_i[3][23].IN1
RGB_i[4][0] => RGB_i[4][0].IN1
RGB_i[4][1] => RGB_i[4][1].IN1
RGB_i[4][2] => RGB_i[4][2].IN1
RGB_i[4][3] => RGB_i[4][3].IN1
RGB_i[4][4] => RGB_i[4][4].IN1
RGB_i[4][5] => RGB_i[4][5].IN1
RGB_i[4][6] => RGB_i[4][6].IN1
RGB_i[4][7] => RGB_i[4][7].IN1
RGB_i[4][8] => RGB_i[4][8].IN1
RGB_i[4][9] => RGB_i[4][9].IN1
RGB_i[4][10] => RGB_i[4][10].IN1
RGB_i[4][11] => RGB_i[4][11].IN1
RGB_i[4][12] => RGB_i[4][12].IN1
RGB_i[4][13] => RGB_i[4][13].IN1
RGB_i[4][14] => RGB_i[4][14].IN1
RGB_i[4][15] => RGB_i[4][15].IN1
RGB_i[4][16] => RGB_i[4][16].IN1
RGB_i[4][17] => RGB_i[4][17].IN1
RGB_i[4][18] => RGB_i[4][18].IN1
RGB_i[4][19] => RGB_i[4][19].IN1
RGB_i[4][20] => RGB_i[4][20].IN1
RGB_i[4][21] => RGB_i[4][21].IN1
RGB_i[4][22] => RGB_i[4][22].IN1
RGB_i[4][23] => RGB_i[4][23].IN1
RGB_o[0] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[1] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[2] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[3] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[4] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[5] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[6] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[7] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[8] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[9] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[10] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[11] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[12] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[13] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[14] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[15] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[16] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[17] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[18] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[19] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[20] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[21] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[22] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o
RGB_o[23] <= ImageComposer_aux:generate_submodules[4].ic_aux.RGB_o


|coso|top:top1|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[1].ic_aux
RGB_1_i[0] => RGB_o.DATAB
RGB_1_i[1] => RGB_o.DATAB
RGB_1_i[2] => RGB_o.DATAB
RGB_1_i[3] => RGB_o.DATAB
RGB_1_i[4] => RGB_o.DATAB
RGB_1_i[5] => RGB_o.DATAB
RGB_1_i[6] => RGB_o.DATAB
RGB_1_i[7] => RGB_o.DATAB
RGB_1_i[8] => RGB_o.DATAB
RGB_1_i[9] => RGB_o.DATAB
RGB_1_i[10] => RGB_o.DATAB
RGB_1_i[11] => RGB_o.DATAB
RGB_1_i[12] => RGB_o.DATAB
RGB_1_i[13] => RGB_o.DATAB
RGB_1_i[14] => RGB_o.DATAB
RGB_1_i[15] => RGB_o.DATAB
RGB_1_i[16] => RGB_o.DATAB
RGB_1_i[17] => RGB_o.DATAB
RGB_1_i[18] => RGB_o.DATAB
RGB_1_i[19] => RGB_o.DATAB
RGB_1_i[20] => RGB_o.DATAB
RGB_1_i[21] => RGB_o.DATAB
RGB_1_i[22] => RGB_o.DATAB
RGB_1_i[23] => RGB_o.DATAB
RGB_2_i[0] => RGB_o.DATAA
RGB_2_i[0] => Equal0.IN31
RGB_2_i[1] => RGB_o.DATAA
RGB_2_i[1] => Equal0.IN30
RGB_2_i[2] => RGB_o.DATAA
RGB_2_i[2] => Equal0.IN29
RGB_2_i[3] => RGB_o.DATAA
RGB_2_i[3] => Equal0.IN28
RGB_2_i[4] => RGB_o.DATAA
RGB_2_i[4] => Equal0.IN27
RGB_2_i[5] => RGB_o.DATAA
RGB_2_i[5] => Equal0.IN26
RGB_2_i[6] => RGB_o.DATAA
RGB_2_i[6] => Equal0.IN25
RGB_2_i[7] => RGB_o.DATAA
RGB_2_i[7] => Equal0.IN24
RGB_2_i[8] => RGB_o.DATAA
RGB_2_i[8] => Equal0.IN23
RGB_2_i[9] => RGB_o.DATAA
RGB_2_i[9] => Equal0.IN22
RGB_2_i[10] => RGB_o.DATAA
RGB_2_i[10] => Equal0.IN21
RGB_2_i[11] => RGB_o.DATAA
RGB_2_i[11] => Equal0.IN20
RGB_2_i[12] => RGB_o.DATAA
RGB_2_i[12] => Equal0.IN19
RGB_2_i[13] => RGB_o.DATAA
RGB_2_i[13] => Equal0.IN18
RGB_2_i[14] => RGB_o.DATAA
RGB_2_i[14] => Equal0.IN17
RGB_2_i[15] => RGB_o.DATAA
RGB_2_i[15] => Equal0.IN16
RGB_2_i[16] => RGB_o.DATAA
RGB_2_i[16] => Equal0.IN15
RGB_2_i[17] => RGB_o.DATAA
RGB_2_i[17] => Equal0.IN14
RGB_2_i[18] => RGB_o.DATAA
RGB_2_i[18] => Equal0.IN13
RGB_2_i[19] => RGB_o.DATAA
RGB_2_i[19] => Equal0.IN12
RGB_2_i[20] => RGB_o.DATAA
RGB_2_i[20] => Equal0.IN11
RGB_2_i[21] => RGB_o.DATAA
RGB_2_i[21] => Equal0.IN10
RGB_2_i[22] => RGB_o.DATAA
RGB_2_i[22] => Equal0.IN9
RGB_2_i[23] => RGB_o.DATAA
RGB_2_i[23] => Equal0.IN8
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[2].ic_aux
RGB_1_i[0] => RGB_o.DATAB
RGB_1_i[1] => RGB_o.DATAB
RGB_1_i[2] => RGB_o.DATAB
RGB_1_i[3] => RGB_o.DATAB
RGB_1_i[4] => RGB_o.DATAB
RGB_1_i[5] => RGB_o.DATAB
RGB_1_i[6] => RGB_o.DATAB
RGB_1_i[7] => RGB_o.DATAB
RGB_1_i[8] => RGB_o.DATAB
RGB_1_i[9] => RGB_o.DATAB
RGB_1_i[10] => RGB_o.DATAB
RGB_1_i[11] => RGB_o.DATAB
RGB_1_i[12] => RGB_o.DATAB
RGB_1_i[13] => RGB_o.DATAB
RGB_1_i[14] => RGB_o.DATAB
RGB_1_i[15] => RGB_o.DATAB
RGB_1_i[16] => RGB_o.DATAB
RGB_1_i[17] => RGB_o.DATAB
RGB_1_i[18] => RGB_o.DATAB
RGB_1_i[19] => RGB_o.DATAB
RGB_1_i[20] => RGB_o.DATAB
RGB_1_i[21] => RGB_o.DATAB
RGB_1_i[22] => RGB_o.DATAB
RGB_1_i[23] => RGB_o.DATAB
RGB_2_i[0] => RGB_o.DATAA
RGB_2_i[0] => Equal0.IN31
RGB_2_i[1] => RGB_o.DATAA
RGB_2_i[1] => Equal0.IN30
RGB_2_i[2] => RGB_o.DATAA
RGB_2_i[2] => Equal0.IN29
RGB_2_i[3] => RGB_o.DATAA
RGB_2_i[3] => Equal0.IN28
RGB_2_i[4] => RGB_o.DATAA
RGB_2_i[4] => Equal0.IN27
RGB_2_i[5] => RGB_o.DATAA
RGB_2_i[5] => Equal0.IN26
RGB_2_i[6] => RGB_o.DATAA
RGB_2_i[6] => Equal0.IN25
RGB_2_i[7] => RGB_o.DATAA
RGB_2_i[7] => Equal0.IN24
RGB_2_i[8] => RGB_o.DATAA
RGB_2_i[8] => Equal0.IN23
RGB_2_i[9] => RGB_o.DATAA
RGB_2_i[9] => Equal0.IN22
RGB_2_i[10] => RGB_o.DATAA
RGB_2_i[10] => Equal0.IN21
RGB_2_i[11] => RGB_o.DATAA
RGB_2_i[11] => Equal0.IN20
RGB_2_i[12] => RGB_o.DATAA
RGB_2_i[12] => Equal0.IN19
RGB_2_i[13] => RGB_o.DATAA
RGB_2_i[13] => Equal0.IN18
RGB_2_i[14] => RGB_o.DATAA
RGB_2_i[14] => Equal0.IN17
RGB_2_i[15] => RGB_o.DATAA
RGB_2_i[15] => Equal0.IN16
RGB_2_i[16] => RGB_o.DATAA
RGB_2_i[16] => Equal0.IN15
RGB_2_i[17] => RGB_o.DATAA
RGB_2_i[17] => Equal0.IN14
RGB_2_i[18] => RGB_o.DATAA
RGB_2_i[18] => Equal0.IN13
RGB_2_i[19] => RGB_o.DATAA
RGB_2_i[19] => Equal0.IN12
RGB_2_i[20] => RGB_o.DATAA
RGB_2_i[20] => Equal0.IN11
RGB_2_i[21] => RGB_o.DATAA
RGB_2_i[21] => Equal0.IN10
RGB_2_i[22] => RGB_o.DATAA
RGB_2_i[22] => Equal0.IN9
RGB_2_i[23] => RGB_o.DATAA
RGB_2_i[23] => Equal0.IN8
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[3].ic_aux
RGB_1_i[0] => RGB_o.DATAB
RGB_1_i[1] => RGB_o.DATAB
RGB_1_i[2] => RGB_o.DATAB
RGB_1_i[3] => RGB_o.DATAB
RGB_1_i[4] => RGB_o.DATAB
RGB_1_i[5] => RGB_o.DATAB
RGB_1_i[6] => RGB_o.DATAB
RGB_1_i[7] => RGB_o.DATAB
RGB_1_i[8] => RGB_o.DATAB
RGB_1_i[9] => RGB_o.DATAB
RGB_1_i[10] => RGB_o.DATAB
RGB_1_i[11] => RGB_o.DATAB
RGB_1_i[12] => RGB_o.DATAB
RGB_1_i[13] => RGB_o.DATAB
RGB_1_i[14] => RGB_o.DATAB
RGB_1_i[15] => RGB_o.DATAB
RGB_1_i[16] => RGB_o.DATAB
RGB_1_i[17] => RGB_o.DATAB
RGB_1_i[18] => RGB_o.DATAB
RGB_1_i[19] => RGB_o.DATAB
RGB_1_i[20] => RGB_o.DATAB
RGB_1_i[21] => RGB_o.DATAB
RGB_1_i[22] => RGB_o.DATAB
RGB_1_i[23] => RGB_o.DATAB
RGB_2_i[0] => RGB_o.DATAA
RGB_2_i[0] => Equal0.IN31
RGB_2_i[1] => RGB_o.DATAA
RGB_2_i[1] => Equal0.IN30
RGB_2_i[2] => RGB_o.DATAA
RGB_2_i[2] => Equal0.IN29
RGB_2_i[3] => RGB_o.DATAA
RGB_2_i[3] => Equal0.IN28
RGB_2_i[4] => RGB_o.DATAA
RGB_2_i[4] => Equal0.IN27
RGB_2_i[5] => RGB_o.DATAA
RGB_2_i[5] => Equal0.IN26
RGB_2_i[6] => RGB_o.DATAA
RGB_2_i[6] => Equal0.IN25
RGB_2_i[7] => RGB_o.DATAA
RGB_2_i[7] => Equal0.IN24
RGB_2_i[8] => RGB_o.DATAA
RGB_2_i[8] => Equal0.IN23
RGB_2_i[9] => RGB_o.DATAA
RGB_2_i[9] => Equal0.IN22
RGB_2_i[10] => RGB_o.DATAA
RGB_2_i[10] => Equal0.IN21
RGB_2_i[11] => RGB_o.DATAA
RGB_2_i[11] => Equal0.IN20
RGB_2_i[12] => RGB_o.DATAA
RGB_2_i[12] => Equal0.IN19
RGB_2_i[13] => RGB_o.DATAA
RGB_2_i[13] => Equal0.IN18
RGB_2_i[14] => RGB_o.DATAA
RGB_2_i[14] => Equal0.IN17
RGB_2_i[15] => RGB_o.DATAA
RGB_2_i[15] => Equal0.IN16
RGB_2_i[16] => RGB_o.DATAA
RGB_2_i[16] => Equal0.IN15
RGB_2_i[17] => RGB_o.DATAA
RGB_2_i[17] => Equal0.IN14
RGB_2_i[18] => RGB_o.DATAA
RGB_2_i[18] => Equal0.IN13
RGB_2_i[19] => RGB_o.DATAA
RGB_2_i[19] => Equal0.IN12
RGB_2_i[20] => RGB_o.DATAA
RGB_2_i[20] => Equal0.IN11
RGB_2_i[21] => RGB_o.DATAA
RGB_2_i[21] => Equal0.IN10
RGB_2_i[22] => RGB_o.DATAA
RGB_2_i[22] => Equal0.IN9
RGB_2_i[23] => RGB_o.DATAA
RGB_2_i[23] => Equal0.IN8
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE


|coso|top:top1|SpriteController:spriteController|ImageComposer:imageComposer|ImageComposer_aux:generate_submodules[4].ic_aux
RGB_1_i[0] => RGB_o.DATAB
RGB_1_i[1] => RGB_o.DATAB
RGB_1_i[2] => RGB_o.DATAB
RGB_1_i[3] => RGB_o.DATAB
RGB_1_i[4] => RGB_o.DATAB
RGB_1_i[5] => RGB_o.DATAB
RGB_1_i[6] => RGB_o.DATAB
RGB_1_i[7] => RGB_o.DATAB
RGB_1_i[8] => RGB_o.DATAB
RGB_1_i[9] => RGB_o.DATAB
RGB_1_i[10] => RGB_o.DATAB
RGB_1_i[11] => RGB_o.DATAB
RGB_1_i[12] => RGB_o.DATAB
RGB_1_i[13] => RGB_o.DATAB
RGB_1_i[14] => RGB_o.DATAB
RGB_1_i[15] => RGB_o.DATAB
RGB_1_i[16] => RGB_o.DATAB
RGB_1_i[17] => RGB_o.DATAB
RGB_1_i[18] => RGB_o.DATAB
RGB_1_i[19] => RGB_o.DATAB
RGB_1_i[20] => RGB_o.DATAB
RGB_1_i[21] => RGB_o.DATAB
RGB_1_i[22] => RGB_o.DATAB
RGB_1_i[23] => RGB_o.DATAB
RGB_2_i[0] => RGB_o.DATAA
RGB_2_i[0] => Equal0.IN31
RGB_2_i[1] => RGB_o.DATAA
RGB_2_i[1] => Equal0.IN30
RGB_2_i[2] => RGB_o.DATAA
RGB_2_i[2] => Equal0.IN29
RGB_2_i[3] => RGB_o.DATAA
RGB_2_i[3] => Equal0.IN28
RGB_2_i[4] => RGB_o.DATAA
RGB_2_i[4] => Equal0.IN27
RGB_2_i[5] => RGB_o.DATAA
RGB_2_i[5] => Equal0.IN26
RGB_2_i[6] => RGB_o.DATAA
RGB_2_i[6] => Equal0.IN25
RGB_2_i[7] => RGB_o.DATAA
RGB_2_i[7] => Equal0.IN24
RGB_2_i[8] => RGB_o.DATAA
RGB_2_i[8] => Equal0.IN23
RGB_2_i[9] => RGB_o.DATAA
RGB_2_i[9] => Equal0.IN22
RGB_2_i[10] => RGB_o.DATAA
RGB_2_i[10] => Equal0.IN21
RGB_2_i[11] => RGB_o.DATAA
RGB_2_i[11] => Equal0.IN20
RGB_2_i[12] => RGB_o.DATAA
RGB_2_i[12] => Equal0.IN19
RGB_2_i[13] => RGB_o.DATAA
RGB_2_i[13] => Equal0.IN18
RGB_2_i[14] => RGB_o.DATAA
RGB_2_i[14] => Equal0.IN17
RGB_2_i[15] => RGB_o.DATAA
RGB_2_i[15] => Equal0.IN16
RGB_2_i[16] => RGB_o.DATAA
RGB_2_i[16] => Equal0.IN15
RGB_2_i[17] => RGB_o.DATAA
RGB_2_i[17] => Equal0.IN14
RGB_2_i[18] => RGB_o.DATAA
RGB_2_i[18] => Equal0.IN13
RGB_2_i[19] => RGB_o.DATAA
RGB_2_i[19] => Equal0.IN12
RGB_2_i[20] => RGB_o.DATAA
RGB_2_i[20] => Equal0.IN11
RGB_2_i[21] => RGB_o.DATAA
RGB_2_i[21] => Equal0.IN10
RGB_2_i[22] => RGB_o.DATAA
RGB_2_i[22] => Equal0.IN9
RGB_2_i[23] => RGB_o.DATAA
RGB_2_i[23] => Equal0.IN8
RGB_o[0] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[1] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[2] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[3] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[4] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[5] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[6] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[7] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[8] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[9] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[10] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[11] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[12] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[13] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[14] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[15] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[16] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[17] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[18] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[19] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[20] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[21] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[22] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE
RGB_o[23] <= RGB_o.DB_MAX_OUTPUT_PORT_TYPE


|coso|seven_segments:seven
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


