
Castom_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c50c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c88  0800c620  0800c620  0001c620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2a8  0800d2a8  0002021c  2**0
                  CONTENTS
  4 .ARM          00000000  0800d2a8  0800d2a8  0002021c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d2a8  0800d2a8  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2a8  0800d2a8  0001d2a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2ac  0800d2ac  0001d2ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  0800d2b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000948  2000021c  0800d4cc  0002021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b64  0800d4cc  00020b64  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001754b  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003065  00000000  00000000  00037790  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012c0  00000000  00000000  0003a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001168  00000000  00000000  0003bab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003e10  00000000  00000000  0003cc20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f781  00000000  00000000  00040a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007848a  00000000  00000000  000501b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c863b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e54  00000000  00000000  000c86b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000021c 	.word	0x2000021c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c604 	.word	0x0800c604

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000220 	.word	0x20000220
 800014c:	0800c604 	.word	0x0800c604

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	; 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bf8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bfc:	d1ed      	bne.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000daa:	2afd      	cmp	r2, #253	; 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	; 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	; 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	; 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2iz>:
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ec:	d30f      	bcc.n	800110e <__aeabi_f2iz+0x2a>
 80010ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d90d      	bls.n	8001114 <__aeabi_f2iz+0x30>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001100:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	bf18      	it	ne
 800110a:	4240      	negne	r0, r0
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr
 8001114:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001118:	d101      	bne.n	800111e <__aeabi_f2iz+0x3a>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	d105      	bne.n	800112a <__aeabi_f2iz+0x46>
 800111e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001122:	bf08      	it	eq
 8001124:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr

08001130 <nmea0183_checksum>:
	}
}
//--------------------------------------------------------------------------------------------------------
// Checksum
int nmea0183_checksum(char *msg)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	int checksum = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
	int j = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	60bb      	str	r3, [r7, #8]

	for(j = 1; j < strlen(msg) - 4; j++)
 8001140:	2301      	movs	r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	e00a      	b.n	800115c <nmea0183_checksum+0x2c>
	{
		checksum = checksum^(unsigned)msg[j];
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	4413      	add	r3, r2
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	461a      	mov	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4053      	eors	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
	for(j = 1; j < strlen(msg) - 4; j++)
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	3301      	adds	r3, #1
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7fe fff7 	bl	8000150 <strlen>
 8001162:	4603      	mov	r3, r0
 8001164:	1f1a      	subs	r2, r3, #4
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	429a      	cmp	r2, r3
 800116a:	d8ec      	bhi.n	8001146 <nmea0183_checksum+0x16>
	}
	return checksum;
 800116c:	68fb      	ldr	r3, [r7, #12]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <parsing_GPGLL_line>:

//--------------------------------------------------------------------------------------------------------
void parsing_GPGLL_line(char *str_GPGLL)
{
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b0a9      	sub	sp, #164	; 0xa4
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	char nmeaSnt[49];										// Main buffer for GPGLL line
	int size = sizeof(nmeaSnt);
 8001180:	2331      	movs	r3, #49	; 0x31
 8001182:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	memset(nmeaSnt, 0, size);
 8001186:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800118a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f007 ffe9 	bl	8009168 <memset>

	//Copy to  "*" from str_GPGLL in nmeaSnt
	int i=0;
 8001196:	2300      	movs	r3, #0
 8001198:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	for(i=0; (str_GPGLL[i] != '*') && (i < 50)  ; i++)
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80011a2:	e010      	b.n	80011c6 <parsing_GPGLL_line+0x4e>
	{
		nmeaSnt[i]=str_GPGLL[i];    						// copy bytes from str_GPGLL in nmeaSnt
 80011a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	4413      	add	r3, r2
 80011ac:	7819      	ldrb	r1, [r3, #0]
 80011ae:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80011b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011b6:	4413      	add	r3, r2
 80011b8:	460a      	mov	r2, r1
 80011ba:	701a      	strb	r2, [r3, #0]
	for(i=0; (str_GPGLL[i] != '*') && (i < 50)  ; i++)
 80011bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011c0:	3301      	adds	r3, #1
 80011c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80011c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b2a      	cmp	r3, #42	; 0x2a
 80011d2:	d003      	beq.n	80011dc <parsing_GPGLL_line+0x64>
 80011d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011d8:	2b31      	cmp	r3, #49	; 0x31
 80011da:	dde3      	ble.n	80011a4 <parsing_GPGLL_line+0x2c>
	}
	// Check check sum
	char smNmbr[3]={0};     								// array for checksum
 80011dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011e0:	2100      	movs	r1, #0
 80011e2:	460a      	mov	r2, r1
 80011e4:	801a      	strh	r2, [r3, #0]
 80011e6:	460a      	mov	r2, r1
 80011e8:	709a      	strb	r2, [r3, #2]
	char *rawSum;

	// Find "*"  (after '*' are checksum two numbers)
	rawSum = strstr(str_GPGLL, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 80011ea:	212a      	movs	r1, #42	; 0x2a
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f007 ffe3 	bl	80091b8 <strchr>
 80011f2:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 80011f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80011fa:	3301      	adds	r3, #1
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	873b      	strh	r3, [r7, #56]	; 0x38
	smNmbr[2]='\0';											// Add and of line '\0' sing
 8001202:	2300      	movs	r3, #0
 8001204:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 8001208:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff8f 	bl	8001130 <nmea0183_checksum>
 8001212:	4603      	mov	r3, r0
 8001214:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	char hex[3];
	sprintf(hex, "%x", intSum);
 8001218:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800121c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001220:	49b2      	ldr	r1, [pc, #712]	; (80014ec <parsing_GPGLL_line+0x374>)
 8001222:	4618      	mov	r0, r3
 8001224:	f007 ffa8 	bl	8009178 <siprintf>

	if(strstr(smNmbr, hex) != NULL)                         // Check if checksum line equal checksum after '*'
 8001228:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800122c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001230:	4611      	mov	r1, r2
 8001232:	4618      	mov	r0, r3
 8001234:	f007 ffd5 	bl	80091e2 <strstr>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	f000 8234 	beq.w	80016a8 <parsing_GPGLL_line+0x530>
	{
		// Parsing string
		int i = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		int count = 0;                                      // Count of elements
 8001246:	2300      	movs	r3, #0
 8001248:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		while(nmeaSnt[i] != '\0')							// not and of line
 800124c:	e224      	b.n	8001698 <parsing_GPGLL_line+0x520>
		{
			while(nmeaSnt[i] == ',')						// ',' pointed on start element
			{
				int g=0;
 800124e:	2300      	movs	r3, #0
 8001250:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				char str[12]={0};
 8001254:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
				i++;										// Count of chars in nmeaSnt[i] array
 8001260:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001264:	3301      	adds	r3, #1
 8001266:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

				switch (count)
 800126a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800126e:	2b04      	cmp	r3, #4
 8001270:	f200 81ff 	bhi.w	8001672 <parsing_GPGLL_line+0x4fa>
 8001274:	a201      	add	r2, pc, #4	; (adr r2, 800127c <parsing_GPGLL_line+0x104>)
 8001276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127a:	bf00      	nop
 800127c:	08001291 	.word	0x08001291
 8001280:	080013e1 	.word	0x080013e1
 8001284:	08001433 	.word	0x08001433
 8001288:	080015a1 	.word	0x080015a1
 800128c:	080015f3 	.word	0x080015f3
				{
					case 0:
						for(g=0; g<10; g++)
 8001290:	2300      	movs	r3, #0
 8001292:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001296:	e014      	b.n	80012c2 <parsing_GPGLL_line+0x14a>
						{
							GPS_data.lat[g] = nmeaSnt[i+g];
 8001298:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800129c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012a0:	4413      	add	r3, r2
 80012a2:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80012a6:	4413      	add	r3, r2
 80012a8:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 80012ac:	4a90      	ldr	r2, [pc, #576]	; (80014f0 <parsing_GPGLL_line+0x378>)
 80012ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012b2:	4413      	add	r3, r2
 80012b4:	460a      	mov	r2, r1
 80012b6:	701a      	strb	r2, [r3, #0]
						for(g=0; g<10; g++)
 80012b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012bc:	3301      	adds	r3, #1
 80012be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80012c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012c6:	2b09      	cmp	r3, #9
 80012c8:	dde6      	ble.n	8001298 <parsing_GPGLL_line+0x120>
						}
						GPS_data.lat[10] = '\0';
 80012ca:	4b89      	ldr	r3, [pc, #548]	; (80014f0 <parsing_GPGLL_line+0x378>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	729a      	strb	r2, [r3, #10]

						// Save in global variable
						memset(str, 0 , sizeof(str));
 80012d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d4:	220c      	movs	r2, #12
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f007 ff45 	bl	8009168 <memset>
						sprintf(str,"%s", GPS_data.lat);
 80012de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e2:	4983      	ldr	r1, [pc, #524]	; (80014f0 <parsing_GPGLL_line+0x378>)
 80012e4:	4618      	mov	r0, r3
 80012e6:	f007 ff74 	bl	80091d2 <strcpy>
						strcpy(gps_lat, str);
 80012ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ee:	4619      	mov	r1, r3
 80012f0:	4880      	ldr	r0, [pc, #512]	; (80014f4 <parsing_GPGLL_line+0x37c>)
 80012f2:	f007 ff6e 	bl	80091d2 <strcpy>

						// Convert lat in coordinate for google mups
						// 1. Separate degrees from minutes
						float integer_part_lat = 0;
 80012f6:	f04f 0300 	mov.w	r3, #0
 80012fa:	677b      	str	r3, [r7, #116]	; 0x74
						float fractional_part_lat = 0;
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	673b      	str	r3, [r7, #112]	; 0x70
						char integer_part_char_lat[3]={0};
 8001302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001306:	2100      	movs	r1, #0
 8001308:	460a      	mov	r2, r1
 800130a:	801a      	strh	r2, [r3, #0]
 800130c:	460a      	mov	r2, r1
 800130e:	709a      	strb	r2, [r3, #2]
						char fractional_part_char_lat[9]={0};
 8001310:	f107 0318 	add.w	r3, r7, #24
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	721a      	strb	r2, [r3, #8]
						uint8_t k=0;
 800131c:	2300      	movs	r3, #0
 800131e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

						for(k=0; k<=11; k++)
 8001322:	2300      	movs	r3, #0
 8001324:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001328:	e020      	b.n	800136c <parsing_GPGLL_line+0x1f4>
						{
							if(k<=1)
 800132a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800132e:	2b01      	cmp	r3, #1
 8001330:	d80b      	bhi.n	800134a <parsing_GPGLL_line+0x1d2>
							{
								integer_part_char_lat[k] = GPS_data.lat[k];        	  // Degrees
 8001332:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001336:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800133a:	496d      	ldr	r1, [pc, #436]	; (80014f0 <parsing_GPGLL_line+0x378>)
 800133c:	5c8a      	ldrb	r2, [r1, r2]
 800133e:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001342:	440b      	add	r3, r1
 8001344:	f803 2c7c 	strb.w	r2, [r3, #-124]
 8001348:	e00b      	b.n	8001362 <parsing_GPGLL_line+0x1ea>
							}
							else
							{
								fractional_part_char_lat[k-2] = GPS_data.lat[k];      // Minutes
 800134a:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 800134e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001352:	3b02      	subs	r3, #2
 8001354:	4966      	ldr	r1, [pc, #408]	; (80014f0 <parsing_GPGLL_line+0x378>)
 8001356:	5c8a      	ldrb	r2, [r1, r2]
 8001358:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800135c:	440b      	add	r3, r1
 800135e:	f803 2c88 	strb.w	r2, [r3, #-136]
						for(k=0; k<=11; k++)
 8001362:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001366:	3301      	adds	r3, #1
 8001368:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800136c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001370:	2b0b      	cmp	r3, #11
 8001372:	d9da      	bls.n	800132a <parsing_GPGLL_line+0x1b2>
							}
						}

						// 2. Convert string in numbers
						integer_part_lat = atoi(integer_part_char_lat);          // save int part
 8001374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001378:	4618      	mov	r0, r3
 800137a:	f007 fea2 	bl	80090c2 <atoi>
 800137e:	4603      	mov	r3, r0
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff fc95 	bl	8000cb0 <__aeabi_i2f>
 8001386:	4603      	mov	r3, r0
 8001388:	677b      	str	r3, [r7, #116]	; 0x74
						fractional_part_lat = atof(fractional_part_char_lat);	 // float part
 800138a:	f107 0318 	add.w	r3, r7, #24
 800138e:	4618      	mov	r0, r3
 8001390:	f007 fe94 	bl	80090bc <atof>
 8001394:	4603      	mov	r3, r0
 8001396:	460c      	mov	r4, r1
 8001398:	4618      	mov	r0, r3
 800139a:	4621      	mov	r1, r4
 800139c:	f7ff fb7e 	bl	8000a9c <__aeabi_d2f>
 80013a0:	4603      	mov	r3, r0
 80013a2:	673b      	str	r3, [r7, #112]	; 0x70
 						// 3. Convert in degrees
						fractional_part_lat = (fractional_part_lat/60);
 80013a4:	4954      	ldr	r1, [pc, #336]	; (80014f8 <parsing_GPGLL_line+0x380>)
 80013a6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80013a8:	f7ff fd8a 	bl	8000ec0 <__aeabi_fdiv>
 80013ac:	4603      	mov	r3, r0
 80013ae:	673b      	str	r3, [r7, #112]	; 0x70
						integer_part_lat = integer_part_lat + fractional_part_lat;
 80013b0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80013b2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80013b4:	f7ff fbc8 	bl	8000b48 <__addsf3>
 80013b8:	4603      	mov	r3, r0
 80013ba:	677b      	str	r3, [r7, #116]	; 0x74
						// 4. Convert in string and save it in global variable
                        gcvt(integer_part_lat, 11, gps_latitude );
 80013bc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80013be:	f7ff f833 	bl	8000428 <__aeabi_f2d>
 80013c2:	4b4e      	ldr	r3, [pc, #312]	; (80014fc <parsing_GPGLL_line+0x384>)
 80013c4:	220b      	movs	r2, #11
 80013c6:	f007 fe81 	bl	80090cc <gcvt>
                        gps_latitude[9] = '\0';
 80013ca:	4b4c      	ldr	r3, [pc, #304]	; (80014fc <parsing_GPGLL_line+0x384>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	725a      	strb	r2, [r3, #9]

						i = i+g;
 80013d0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80013d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013d8:	4413      	add	r3, r2
 80013da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 80013de:	e148      	b.n	8001672 <parsing_GPGLL_line+0x4fa>

					case 1:
						for (g =0; g<1; g++)
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80013e6:	e015      	b.n	8001414 <parsing_GPGLL_line+0x29c>
						{
							GPS_data.lat_letter[g] = nmeaSnt[i+g];
 80013e8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80013ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013f0:	4413      	add	r3, r2
 80013f2:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80013f6:	4413      	add	r3, r2
 80013f8:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 80013fc:	4a3c      	ldr	r2, [pc, #240]	; (80014f0 <parsing_GPGLL_line+0x378>)
 80013fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001402:	4413      	add	r3, r2
 8001404:	330b      	adds	r3, #11
 8001406:	460a      	mov	r2, r1
 8001408:	701a      	strb	r2, [r3, #0]
						for (g =0; g<1; g++)
 800140a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800140e:	3301      	adds	r3, #1
 8001410:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001414:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001418:	2b00      	cmp	r3, #0
 800141a:	dde5      	ble.n	80013e8 <parsing_GPGLL_line+0x270>
						}
						GPS_data.lat_letter[2] = '\0';
 800141c:	4b34      	ldr	r3, [pc, #208]	; (80014f0 <parsing_GPGLL_line+0x378>)
 800141e:	2200      	movs	r2, #0
 8001420:	735a      	strb	r2, [r3, #13]
						i = i+g;
 8001422:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001426:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800142a:	4413      	add	r3, r2
 800142c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001430:	e11f      	b.n	8001672 <parsing_GPGLL_line+0x4fa>

					case 2:
						for(g=0; g<11; g++)
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001438:	e015      	b.n	8001466 <parsing_GPGLL_line+0x2ee>
						{
							GPS_data.lon[g] = nmeaSnt[i+g];
 800143a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800143e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001442:	4413      	add	r3, r2
 8001444:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001448:	4413      	add	r3, r2
 800144a:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 800144e:	4a28      	ldr	r2, [pc, #160]	; (80014f0 <parsing_GPGLL_line+0x378>)
 8001450:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001454:	4413      	add	r3, r2
 8001456:	330d      	adds	r3, #13
 8001458:	460a      	mov	r2, r1
 800145a:	701a      	strb	r2, [r3, #0]
						for(g=0; g<11; g++)
 800145c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001460:	3301      	adds	r3, #1
 8001462:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001466:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800146a:	2b0a      	cmp	r3, #10
 800146c:	dde5      	ble.n	800143a <parsing_GPGLL_line+0x2c2>
						}
						GPS_data.lon[11] = '\0';
 800146e:	4b20      	ldr	r3, [pc, #128]	; (80014f0 <parsing_GPGLL_line+0x378>)
 8001470:	2200      	movs	r2, #0
 8001472:	761a      	strb	r2, [r3, #24]

						// Save in global variable
						memset(str, 0 , sizeof(str));
 8001474:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001478:	220c      	movs	r2, #12
 800147a:	2100      	movs	r1, #0
 800147c:	4618      	mov	r0, r3
 800147e:	f007 fe73 	bl	8009168 <memset>
						sprintf(str,"%s", GPS_data.lon);
 8001482:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001486:	491e      	ldr	r1, [pc, #120]	; (8001500 <parsing_GPGLL_line+0x388>)
 8001488:	4618      	mov	r0, r3
 800148a:	f007 fea2 	bl	80091d2 <strcpy>
						strcpy(gps_lon, str);
 800148e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001492:	4619      	mov	r1, r3
 8001494:	481b      	ldr	r0, [pc, #108]	; (8001504 <parsing_GPGLL_line+0x38c>)
 8001496:	f007 fe9c 	bl	80091d2 <strcpy>

						// Convert lon in coordinate for google mups
						// // 1. Separate degrees from minutes
						float integer_part_lon = 0;
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	67fb      	str	r3, [r7, #124]	; 0x7c
						float fractional_part_lon = 0;
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	67bb      	str	r3, [r7, #120]	; 0x78
						char integer_part_char_lon[3]={0};
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	2100      	movs	r1, #0
 80014ac:	460a      	mov	r2, r1
 80014ae:	801a      	strh	r2, [r3, #0]
 80014b0:	460a      	mov	r2, r1
 80014b2:	709a      	strb	r2, [r3, #2]
						char fractional_part_char_lon[10]={0};
 80014b4:	f107 0308 	add.w	r3, r7, #8
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	811a      	strh	r2, [r3, #8]

						for(k=0; k<=11; k++)
 80014c0:	2300      	movs	r3, #0
 80014c2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 80014c6:	e031      	b.n	800152c <parsing_GPGLL_line+0x3b4>
						{
							if(k<=2)
 80014c8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d81b      	bhi.n	8001508 <parsing_GPGLL_line+0x390>
							{
								integer_part_char_lon[k] = GPS_data.lon[k];
 80014d0:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 80014d4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014d8:	4905      	ldr	r1, [pc, #20]	; (80014f0 <parsing_GPGLL_line+0x378>)
 80014da:	440a      	add	r2, r1
 80014dc:	7b52      	ldrb	r2, [r2, #13]
 80014de:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80014e2:	440b      	add	r3, r1
 80014e4:	f803 2c8c 	strb.w	r2, [r3, #-140]
 80014e8:	e01b      	b.n	8001522 <parsing_GPGLL_line+0x3aa>
 80014ea:	bf00      	nop
 80014ec:	0800c620 	.word	0x0800c620
 80014f0:	200006f4 	.word	0x200006f4
 80014f4:	200006d0 	.word	0x200006d0
 80014f8:	42700000 	.word	0x42700000
 80014fc:	200006c0 	.word	0x200006c0
 8001500:	20000701 	.word	0x20000701
 8001504:	200006e0 	.word	0x200006e0
							}
							else
							{
								fractional_part_char_lon[k-3] = GPS_data.lon[k];
 8001508:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 800150c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001510:	3b03      	subs	r3, #3
 8001512:	4967      	ldr	r1, [pc, #412]	; (80016b0 <parsing_GPGLL_line+0x538>)
 8001514:	440a      	add	r2, r1
 8001516:	7b52      	ldrb	r2, [r2, #13]
 8001518:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800151c:	440b      	add	r3, r1
 800151e:	f803 2c98 	strb.w	r2, [r3, #-152]
						for(k=0; k<=11; k++)
 8001522:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001526:	3301      	adds	r3, #1
 8001528:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800152c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001530:	2b0b      	cmp	r3, #11
 8001532:	d9c9      	bls.n	80014c8 <parsing_GPGLL_line+0x350>
							}
						}

						// 2. Convert string in numbers
						integer_part_lon = atoi(integer_part_char_lon);          // save int part
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	4618      	mov	r0, r3
 800153a:	f007 fdc2 	bl	80090c2 <atoi>
 800153e:	4603      	mov	r3, r0
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fbb5 	bl	8000cb0 <__aeabi_i2f>
 8001546:	4603      	mov	r3, r0
 8001548:	67fb      	str	r3, [r7, #124]	; 0x7c
						fractional_part_lon = atof(fractional_part_char_lon);	 // float part
 800154a:	f107 0308 	add.w	r3, r7, #8
 800154e:	4618      	mov	r0, r3
 8001550:	f007 fdb4 	bl	80090bc <atof>
 8001554:	4603      	mov	r3, r0
 8001556:	460c      	mov	r4, r1
 8001558:	4618      	mov	r0, r3
 800155a:	4621      	mov	r1, r4
 800155c:	f7ff fa9e 	bl	8000a9c <__aeabi_d2f>
 8001560:	4603      	mov	r3, r0
 8001562:	67bb      	str	r3, [r7, #120]	; 0x78
						// 3. Convert in degrees
						fractional_part_lon = (fractional_part_lon/60);
 8001564:	4953      	ldr	r1, [pc, #332]	; (80016b4 <parsing_GPGLL_line+0x53c>)
 8001566:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001568:	f7ff fcaa 	bl	8000ec0 <__aeabi_fdiv>
 800156c:	4603      	mov	r3, r0
 800156e:	67bb      	str	r3, [r7, #120]	; 0x78
						integer_part_lon = integer_part_lon + fractional_part_lon;
 8001570:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001572:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001574:	f7ff fae8 	bl	8000b48 <__addsf3>
 8001578:	4603      	mov	r3, r0
 800157a:	67fb      	str	r3, [r7, #124]	; 0x7c
						// 4. Convert in string and save it in global variable
					    gcvt(integer_part_lon, 11, gps_lontitude );
 800157c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800157e:	f7fe ff53 	bl	8000428 <__aeabi_f2d>
 8001582:	4b4d      	ldr	r3, [pc, #308]	; (80016b8 <parsing_GPGLL_line+0x540>)
 8001584:	220b      	movs	r2, #11
 8001586:	f007 fda1 	bl	80090cc <gcvt>
					    gps_lontitude[10] = '\0';
 800158a:	4b4b      	ldr	r3, [pc, #300]	; (80016b8 <parsing_GPGLL_line+0x540>)
 800158c:	2200      	movs	r2, #0
 800158e:	729a      	strb	r2, [r3, #10]

						i = i+g;
 8001590:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001594:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001598:	4413      	add	r3, r2
 800159a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 800159e:	e068      	b.n	8001672 <parsing_GPGLL_line+0x4fa>

					case 3:
						for(g=0; g<1; g++)
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015a6:	e015      	b.n	80015d4 <parsing_GPGLL_line+0x45c>
						{
							GPS_data.lon_letter[g] = nmeaSnt[i+g];
 80015a8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80015ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015b0:	4413      	add	r3, r2
 80015b2:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80015b6:	4413      	add	r3, r2
 80015b8:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 80015bc:	4a3c      	ldr	r2, [pc, #240]	; (80016b0 <parsing_GPGLL_line+0x538>)
 80015be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015c2:	4413      	add	r3, r2
 80015c4:	3319      	adds	r3, #25
 80015c6:	460a      	mov	r2, r1
 80015c8:	701a      	strb	r2, [r3, #0]
						for(g=0; g<1; g++)
 80015ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015ce:	3301      	adds	r3, #1
 80015d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015d8:	2b00      	cmp	r3, #0
 80015da:	dde5      	ble.n	80015a8 <parsing_GPGLL_line+0x430>
						}
						GPS_data.lon_letter[2] = '\0';
 80015dc:	4b34      	ldr	r3, [pc, #208]	; (80016b0 <parsing_GPGLL_line+0x538>)
 80015de:	2200      	movs	r2, #0
 80015e0:	76da      	strb	r2, [r3, #27]
						i = i+g;
 80015e2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80015e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015ea:	4413      	add	r3, r2
 80015ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 80015f0:	e03f      	b.n	8001672 <parsing_GPGLL_line+0x4fa>

					case 4:
						for(g=0; g<6; g++)
 80015f2:	2300      	movs	r3, #0
 80015f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015f8:	e015      	b.n	8001626 <parsing_GPGLL_line+0x4ae>
						{
							GPS_data.time[g] = nmeaSnt[i+g];
 80015fa:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80015fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001602:	4413      	add	r3, r2
 8001604:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001608:	4413      	add	r3, r2
 800160a:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 800160e:	4a28      	ldr	r2, [pc, #160]	; (80016b0 <parsing_GPGLL_line+0x538>)
 8001610:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001614:	4413      	add	r3, r2
 8001616:	331b      	adds	r3, #27
 8001618:	460a      	mov	r2, r1
 800161a:	701a      	strb	r2, [r3, #0]
						for(g=0; g<6; g++)
 800161c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001620:	3301      	adds	r3, #1
 8001622:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001626:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800162a:	2b05      	cmp	r3, #5
 800162c:	dde5      	ble.n	80015fa <parsing_GPGLL_line+0x482>
						}
						GPS_data.time[6] = '\0';
 800162e:	4b20      	ldr	r3, [pc, #128]	; (80016b0 <parsing_GPGLL_line+0x538>)
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						i = i+g;
 8001636:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800163a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800163e:	4413      	add	r3, r2
 8001640:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

						// Save time in global variable
						memset(str, 0 , sizeof(str));
 8001644:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001648:	220c      	movs	r2, #12
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f007 fd8b 	bl	8009168 <memset>
						sprintf(str,"%s", GPS_data.time);
 8001652:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001656:	4919      	ldr	r1, [pc, #100]	; (80016bc <parsing_GPGLL_line+0x544>)
 8001658:	4618      	mov	r0, r3
 800165a:	f007 fdba 	bl	80091d2 <strcpy>
						strcpy(gps_time, str);
 800165e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001662:	4619      	mov	r1, r3
 8001664:	4816      	ldr	r0, [pc, #88]	; (80016c0 <parsing_GPGLL_line+0x548>)
 8001666:	f007 fdb4 	bl	80091d2 <strcpy>

						GPGGA_data_is_ready = 1;
 800166a:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <parsing_GPGLL_line+0x54c>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]

						break;
 8001670:	bf00      	nop
				}
				count++;
 8001672:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001676:	3301      	adds	r3, #1
 8001678:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			while(nmeaSnt[i] == ',')						// ',' pointed on start element
 800167c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001680:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001684:	4413      	add	r3, r2
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b2c      	cmp	r3, #44	; 0x2c
 800168a:	f43f ade0 	beq.w	800124e <parsing_GPGLL_line+0xd6>
			}
			i++;
 800168e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001692:	3301      	adds	r3, #1
 8001694:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		while(nmeaSnt[i] != '\0')							// not and of line
 8001698:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800169c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80016a0:	4413      	add	r3, r2
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1e9      	bne.n	800167c <parsing_GPGLL_line+0x504>
		}
	}
}
 80016a8:	bf00      	nop
 80016aa:	37a4      	adds	r7, #164	; 0xa4
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	200006f4 	.word	0x200006f4
 80016b4:	42700000 	.word	0x42700000
 80016b8:	2000071c 	.word	0x2000071c
 80016bc:	2000070f 	.word	0x2000070f
 80016c0:	200006ec 	.word	0x200006ec
 80016c4:	20000238 	.word	0x20000238

080016c8 <parsing_GPGGA_line>:
//--------------------------------------------------------------------------------------------------------
void parsing_GPGGA_line(char *str_GPGGA)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b0a2      	sub	sp, #136	; 0x88
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
	    char nmeaSnt[70];
		int size = sizeof(nmeaSnt);
 80016d0:	2346      	movs	r3, #70	; 0x46
 80016d2:	67bb      	str	r3, [r7, #120]	; 0x78
		memset(nmeaSnt, 0, size);
 80016d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80016d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f007 fd43 	bl	8009168 <memset>
		char number_of_satalits_str[4] = {0};
 80016e2:	2300      	movs	r3, #0
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24

		//Copy to  "*" from str_GPGGA in nmeaSnt
		int i=0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

		for(i=0; (str_GPGGA[i] != '*') && (i < 70)  ; i++)
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016f2:	e010      	b.n	8001716 <parsing_GPGGA_line+0x4e>
		{
			nmeaSnt[i]=str_GPGGA[i];
 80016f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	7819      	ldrb	r1, [r3, #0]
 80016fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001702:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001706:	4413      	add	r3, r2
 8001708:	460a      	mov	r2, r1
 800170a:	701a      	strb	r2, [r3, #0]
		for(i=0; (str_GPGGA[i] != '*') && (i < 70)  ; i++)
 800170c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001710:	3301      	adds	r3, #1
 8001712:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001716:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b2a      	cmp	r3, #42	; 0x2a
 8001722:	d003      	beq.n	800172c <parsing_GPGGA_line+0x64>
 8001724:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001728:	2b45      	cmp	r3, #69	; 0x45
 800172a:	dde3      	ble.n	80016f4 <parsing_GPGGA_line+0x2c>
		}

		// Check check sum
		char smNmbr[3]={0};     								// array for checksum
 800172c:	f107 0320 	add.w	r3, r7, #32
 8001730:	2100      	movs	r1, #0
 8001732:	460a      	mov	r2, r1
 8001734:	801a      	strh	r2, [r3, #0]
 8001736:	460a      	mov	r2, r1
 8001738:	709a      	strb	r2, [r3, #2]
		char *rawSum;
		char not_used[12] = {0};
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]

		// Find "*"
		rawSum = strstr(str_GPGGA, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 8001746:	212a      	movs	r1, #42	; 0x2a
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f007 fd35 	bl	80091b8 <strchr>
 800174e:	6778      	str	r0, [r7, #116]	; 0x74
		memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 8001750:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001752:	3301      	adds	r3, #1
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	843b      	strh	r3, [r7, #32]
		smNmbr[2]='\0';											// Add and of line '\0' sing
 800175a:	2300      	movs	r3, #0
 800175c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

        // PROBLEM: Checksum !=
		char hex[3];
		memset(hex, 0 , sizeof(hex));
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	2203      	movs	r2, #3
 8001766:	2100      	movs	r1, #0
 8001768:	4618      	mov	r0, r3
 800176a:	f007 fcfd 	bl	8009168 <memset>
		uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 800176e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fcdc 	bl	8001130 <nmea0183_checksum>
 8001778:	4603      	mov	r3, r0
 800177a:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		sprintf(hex, "%x", intSum);
 800177e:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8001782:	f107 0310 	add.w	r3, r7, #16
 8001786:	49c4      	ldr	r1, [pc, #784]	; (8001a98 <parsing_GPGGA_line+0x3d0>)
 8001788:	4618      	mov	r0, r3
 800178a:	f007 fcf5 	bl	8009178 <siprintf>

//		if(strstr(smNmbr, hex) != NULL)
//		{
			// Parsing string

			i = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			int count = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

			while(nmeaSnt[i] != '\0')
 800179a:	e170      	b.n	8001a7e <parsing_GPGGA_line+0x3b6>
			{
				while(nmeaSnt[i] == ',')
				{
					int g=0;
 800179c:	2300      	movs	r3, #0
 800179e:	67fb      	str	r3, [r7, #124]	; 0x7c
					i++;
 80017a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017a4:	3301      	adds	r3, #1
 80017a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
					switch (count)
 80017aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80017ae:	2b06      	cmp	r3, #6
 80017b0:	f200 8152 	bhi.w	8001a58 <parsing_GPGGA_line+0x390>
 80017b4:	a201      	add	r2, pc, #4	; (adr r2, 80017bc <parsing_GPGGA_line+0xf4>)
 80017b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ba:	bf00      	nop
 80017bc:	080017d9 	.word	0x080017d9
 80017c0:	0800181b 	.word	0x0800181b
 80017c4:	0800185d 	.word	0x0800185d
 80017c8:	0800189f 	.word	0x0800189f
 80017cc:	080018e1 	.word	0x080018e1
 80017d0:	08001923 	.word	0x08001923
 80017d4:	08001965 	.word	0x08001965
					{
						case 0:                     // Time
							for(g=0; g<8; g++)
 80017d8:	2300      	movs	r3, #0
 80017da:	67fb      	str	r3, [r7, #124]	; 0x7c
 80017dc:	e011      	b.n	8001802 <parsing_GPGGA_line+0x13a>
							{
								not_used[g] = nmeaSnt[i+g];
 80017de:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80017e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017e4:	4413      	add	r3, r2
 80017e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80017ea:	4413      	add	r3, r2
 80017ec:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 80017f0:	f107 0214 	add.w	r2, r7, #20
 80017f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017f6:	4413      	add	r3, r2
 80017f8:	460a      	mov	r2, r1
 80017fa:	701a      	strb	r2, [r3, #0]
							for(g=0; g<8; g++)
 80017fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017fe:	3301      	adds	r3, #1
 8001800:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001802:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001804:	2b07      	cmp	r3, #7
 8001806:	ddea      	ble.n	80017de <parsing_GPGGA_line+0x116>
							}
							not_used[9] = '\0';
 8001808:	2300      	movs	r3, #0
 800180a:	777b      	strb	r3, [r7, #29]
							i = i+g;
 800180c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001810:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001812:	4413      	add	r3, r2
 8001814:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

							break;
 8001818:	e11e      	b.n	8001a58 <parsing_GPGGA_line+0x390>

						case 1:   					// Lat
							for (g =0; g<10; g++)
 800181a:	2300      	movs	r3, #0
 800181c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800181e:	e011      	b.n	8001844 <parsing_GPGGA_line+0x17c>
							{
								not_used[g] = nmeaSnt[i+g];
 8001820:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001824:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001826:	4413      	add	r3, r2
 8001828:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800182c:	4413      	add	r3, r2
 800182e:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001832:	f107 0214 	add.w	r2, r7, #20
 8001836:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001838:	4413      	add	r3, r2
 800183a:	460a      	mov	r2, r1
 800183c:	701a      	strb	r2, [r3, #0]
							for (g =0; g<10; g++)
 800183e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001840:	3301      	adds	r3, #1
 8001842:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001844:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001846:	2b09      	cmp	r3, #9
 8001848:	ddea      	ble.n	8001820 <parsing_GPGGA_line+0x158>
							}
							not_used[10] = '\0';
 800184a:	2300      	movs	r3, #0
 800184c:	77bb      	strb	r3, [r7, #30]
							i = i+g;
 800184e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001852:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001854:	4413      	add	r3, r2
 8001856:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 800185a:	e0fd      	b.n	8001a58 <parsing_GPGGA_line+0x390>

						case 2:						// N
							for(g=0; g<1; g++)
 800185c:	2300      	movs	r3, #0
 800185e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001860:	e011      	b.n	8001886 <parsing_GPGGA_line+0x1be>
							{
								not_used[g] = nmeaSnt[i+g];
 8001862:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001866:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001868:	4413      	add	r3, r2
 800186a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800186e:	4413      	add	r3, r2
 8001870:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001874:	f107 0214 	add.w	r2, r7, #20
 8001878:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800187a:	4413      	add	r3, r2
 800187c:	460a      	mov	r2, r1
 800187e:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8001880:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001882:	3301      	adds	r3, #1
 8001884:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001886:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001888:	2b00      	cmp	r3, #0
 800188a:	ddea      	ble.n	8001862 <parsing_GPGGA_line+0x19a>
							}
							not_used[1] = '\0';
 800188c:	2300      	movs	r3, #0
 800188e:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8001890:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001894:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001896:	4413      	add	r3, r2
 8001898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 800189c:	e0dc      	b.n	8001a58 <parsing_GPGGA_line+0x390>

						case 3:                     // Lat
							for(g=0; g<11; g++)
 800189e:	2300      	movs	r3, #0
 80018a0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80018a2:	e011      	b.n	80018c8 <parsing_GPGGA_line+0x200>
							{
								not_used[g] = nmeaSnt[i+g];
 80018a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80018a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018aa:	4413      	add	r3, r2
 80018ac:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80018b0:	4413      	add	r3, r2
 80018b2:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 80018b6:	f107 0214 	add.w	r2, r7, #20
 80018ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018bc:	4413      	add	r3, r2
 80018be:	460a      	mov	r2, r1
 80018c0:	701a      	strb	r2, [r3, #0]
							for(g=0; g<11; g++)
 80018c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018c4:	3301      	adds	r3, #1
 80018c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80018c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018ca:	2b0a      	cmp	r3, #10
 80018cc:	ddea      	ble.n	80018a4 <parsing_GPGGA_line+0x1dc>
							}
							not_used[11] = '\0';
 80018ce:	2300      	movs	r3, #0
 80018d0:	77fb      	strb	r3, [r7, #31]
							i = i+g;
 80018d2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80018d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018d8:	4413      	add	r3, r2
 80018da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 80018de:	e0bb      	b.n	8001a58 <parsing_GPGGA_line+0x390>

						case 4:                      // E
							for(g=0; g<1; g++)
 80018e0:	2300      	movs	r3, #0
 80018e2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80018e4:	e011      	b.n	800190a <parsing_GPGGA_line+0x242>
							{
								not_used[g] = nmeaSnt[i+g];
 80018e6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80018ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018ec:	4413      	add	r3, r2
 80018ee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80018f2:	4413      	add	r3, r2
 80018f4:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 80018f8:	f107 0214 	add.w	r2, r7, #20
 80018fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018fe:	4413      	add	r3, r2
 8001900:	460a      	mov	r2, r1
 8001902:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8001904:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001906:	3301      	adds	r3, #1
 8001908:	67fb      	str	r3, [r7, #124]	; 0x7c
 800190a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800190c:	2b00      	cmp	r3, #0
 800190e:	ddea      	ble.n	80018e6 <parsing_GPGGA_line+0x21e>
							}
							not_used[1] = '\0';
 8001910:	2300      	movs	r3, #0
 8001912:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8001914:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001918:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800191a:	4413      	add	r3, r2
 800191c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 8001920:	e09a      	b.n	8001a58 <parsing_GPGGA_line+0x390>

						case 5:                      // Fix Quality
							for(g=0; g<1; g++)
 8001922:	2300      	movs	r3, #0
 8001924:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001926:	e011      	b.n	800194c <parsing_GPGGA_line+0x284>
							{
								not_used[g] = nmeaSnt[i+g];
 8001928:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800192c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800192e:	4413      	add	r3, r2
 8001930:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001934:	4413      	add	r3, r2
 8001936:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 800193a:	f107 0214 	add.w	r2, r7, #20
 800193e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001940:	4413      	add	r3, r2
 8001942:	460a      	mov	r2, r1
 8001944:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8001946:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001948:	3301      	adds	r3, #1
 800194a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800194c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800194e:	2b00      	cmp	r3, #0
 8001950:	ddea      	ble.n	8001928 <parsing_GPGGA_line+0x260>
							}
							not_used[1] = '\0';
 8001952:	2300      	movs	r3, #0
 8001954:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8001956:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800195a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800195c:	4413      	add	r3, r2
 800195e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 8001962:	e079      	b.n	8001a58 <parsing_GPGGA_line+0x390>

						case 6:                      // Number of Satellites
							memset(number_of_satalits_str, 0 , sizeof(number_of_satalits_str));    // clean buffer
 8001964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001968:	2204      	movs	r2, #4
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f007 fbfb 	bl	8009168 <memset>

							for(g=0; g<2; g++)
 8001972:	2300      	movs	r3, #0
 8001974:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001976:	e011      	b.n	800199c <parsing_GPGGA_line+0x2d4>
							{
								number_of_satalits_str[g] = nmeaSnt[i+g];
 8001978:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800197c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800197e:	4413      	add	r3, r2
 8001980:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001984:	4413      	add	r3, r2
 8001986:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 800198a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800198e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001990:	4413      	add	r3, r2
 8001992:	460a      	mov	r2, r1
 8001994:	701a      	strb	r2, [r3, #0]
							for(g=0; g<2; g++)
 8001996:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001998:	3301      	adds	r3, #1
 800199a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800199c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800199e:	2b01      	cmp	r3, #1
 80019a0:	ddea      	ble.n	8001978 <parsing_GPGGA_line+0x2b0>
							}
							number_of_satalits_str[2] = '\0';
 80019a2:	2300      	movs	r3, #0
 80019a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
							// Convert two digits string on number
							uint8_t dozens_number_of_satalits = (uint8_t)number_of_satalits_str[0] - 48;
 80019a8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019ac:	3b30      	subs	r3, #48	; 0x30
 80019ae:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
							dozens_number_of_satalits = dozens_number_of_satalits *10;
 80019b2:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 80019b6:	461a      	mov	r2, r3
 80019b8:	0092      	lsls	r2, r2, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
							uint8_t units_number_of_satalits = (uint8_t)number_of_satalits_str[1]  - 48;
 80019c2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80019c6:	3b30      	subs	r3, #48	; 0x30
 80019c8:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
							uint8_t digit_number_of_satalites = dozens_number_of_satalits + units_number_of_satalits;
 80019cc:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 80019d0:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80019d4:	4413      	add	r3, r2
 80019d6:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

							// Chesk if data id number
							if((digit_number_of_satalites >= 3 || digit_number_of_satalites <= 14))   // Check if data correct
 80019da:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d803      	bhi.n	80019ea <parsing_GPGGA_line+0x322>
 80019e2:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 80019e6:	2b0e      	cmp	r3, #14
 80019e8:	d826      	bhi.n	8001a38 <parsing_GPGGA_line+0x370>
							{
								// Convert uint8_t in char
								char buff_char_number_of_satalites[3]={0};
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	2100      	movs	r1, #0
 80019f0:	460a      	mov	r2, r1
 80019f2:	801a      	strh	r2, [r3, #0]
 80019f4:	460a      	mov	r2, r1
 80019f6:	709a      	strb	r2, [r3, #2]
								memset(buff_char_number_of_satalites, 0 ,sizeof(buff_char_number_of_satalites));
 80019f8:	f107 030c 	add.w	r3, r7, #12
 80019fc:	2203      	movs	r2, #3
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f007 fbb1 	bl	8009168 <memset>
								buff_char_number_of_satalites[0] = (char)((dozens_number_of_satalits/10) + 48);
 8001a06:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 8001a0a:	4a24      	ldr	r2, [pc, #144]	; (8001a9c <parsing_GPGGA_line+0x3d4>)
 8001a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a10:	08db      	lsrs	r3, r3, #3
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	3330      	adds	r3, #48	; 0x30
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	733b      	strb	r3, [r7, #12]
								buff_char_number_of_satalites[1] = (char)units_number_of_satalits + 48;
 8001a1a:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001a1e:	3330      	adds	r3, #48	; 0x30
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	737b      	strb	r3, [r7, #13]
								buff_char_number_of_satalites[2] = '\0';
 8001a24:	2300      	movs	r3, #0
 8001a26:	73bb      	strb	r3, [r7, #14]

								// write in global variable
								strcpy(gps_number_of_satellites, buff_char_number_of_satalites);
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481c      	ldr	r0, [pc, #112]	; (8001aa0 <parsing_GPGGA_line+0x3d8>)
 8001a30:	f007 fbcf 	bl	80091d2 <strcpy>
							{
 8001a34:	bf00      	nop
							{
								char error_message[] = "Er";
								strcpy(gps_number_of_satellites, error_message);
							}

							break;
 8001a36:	e00e      	b.n	8001a56 <parsing_GPGGA_line+0x38e>
								char error_message[] = "Er";
 8001a38:	4a1a      	ldr	r2, [pc, #104]	; (8001aa4 <parsing_GPGGA_line+0x3dc>)
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	4611      	mov	r1, r2
 8001a42:	8019      	strh	r1, [r3, #0]
 8001a44:	3302      	adds	r3, #2
 8001a46:	0c12      	lsrs	r2, r2, #16
 8001a48:	701a      	strb	r2, [r3, #0]
								strcpy(gps_number_of_satellites, error_message);
 8001a4a:	f107 0308 	add.w	r3, r7, #8
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4813      	ldr	r0, [pc, #76]	; (8001aa0 <parsing_GPGGA_line+0x3d8>)
 8001a52:	f007 fbbe 	bl	80091d2 <strcpy>
							break;
 8001a56:	bf00      	nop
					}
					count++;
 8001a58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
				while(nmeaSnt[i] == ',')
 8001a62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b2c      	cmp	r3, #44	; 0x2c
 8001a70:	f43f ae94 	beq.w	800179c <parsing_GPGGA_line+0xd4>
				}
				i++;
 8001a74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			while(nmeaSnt[i] != '\0')
 8001a7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a86:	4413      	add	r3, r2
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1e9      	bne.n	8001a62 <parsing_GPGGA_line+0x39a>
			}
		//}
}
 8001a8e:	bf00      	nop
 8001a90:	3788      	adds	r7, #136	; 0x88
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	0800c620 	.word	0x0800c620
 8001a9c:	cccccccd 	.word	0xcccccccd
 8001aa0:	200006dc 	.word	0x200006dc
 8001aa4:	0800c624 	.word	0x0800c624

08001aa8 <parsing_GPVTG_line>:


//--------------------------------------------------------------------------------------------------------
void parsing_GPVTG_line(char *str_GPVTG)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b098      	sub	sp, #96	; 0x60
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	char nmeaSnt[49];
	int size = sizeof(nmeaSnt);
 8001ab0:	2331      	movs	r3, #49	; 0x31
 8001ab2:	653b      	str	r3, [r7, #80]	; 0x50
	memset(nmeaSnt, 0, size);
 8001ab4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001ab6:	f107 0318 	add.w	r3, r7, #24
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f007 fb53 	bl	8009168 <memset>

	char str[6]={0};
 8001ac2:	f107 0310 	add.w	r3, r7, #16
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	809a      	strh	r2, [r3, #4]

	//Copy to  "*" from str_GPVTG in nmeaSnt
	int i=0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	65fb      	str	r3, [r7, #92]	; 0x5c

	for(i=0; (str_GPVTG[i] != '*') && (i < 50)  ; i++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ad4:	e00c      	b.n	8001af0 <parsing_GPVTG_line+0x48>
	{
		nmeaSnt[i]=str_GPVTG[i];    // Read 49 bytes
 8001ad6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	4413      	add	r3, r2
 8001adc:	7819      	ldrb	r1, [r3, #0]
 8001ade:	f107 0218 	add.w	r2, r7, #24
 8001ae2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ae4:	4413      	add	r3, r2
 8001ae6:	460a      	mov	r2, r1
 8001ae8:	701a      	strb	r2, [r3, #0]
	for(i=0; (str_GPVTG[i] != '*') && (i < 50)  ; i++)
 8001aea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aec:	3301      	adds	r3, #1
 8001aee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001af0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b2a      	cmp	r3, #42	; 0x2a
 8001afa:	d002      	beq.n	8001b02 <parsing_GPVTG_line+0x5a>
 8001afc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001afe:	2b31      	cmp	r3, #49	; 0x31
 8001b00:	dde9      	ble.n	8001ad6 <parsing_GPVTG_line+0x2e>
	}

	// Check check sum
	char smNmbr[3]={0};     								// array for checksum
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	2100      	movs	r1, #0
 8001b08:	460a      	mov	r2, r1
 8001b0a:	801a      	strh	r2, [r3, #0]
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	709a      	strb	r2, [r3, #2]
	char *rawSum;

	// Find "*"
	rawSum = strstr(str_GPVTG, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 8001b10:	212a      	movs	r1, #42	; 0x2a
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f007 fb50 	bl	80091b8 <strchr>
 8001b18:	64f8      	str	r0, [r7, #76]	; 0x4c
	memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 8001b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	881b      	ldrh	r3, [r3, #0]
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	81bb      	strh	r3, [r7, #12]
	smNmbr[2]='\0';											// Add and of line '\0' sing
 8001b24:	2300      	movs	r3, #0
 8001b26:	73bb      	strb	r3, [r7, #14]

//	// PROBLEM: Checksum !=

	i = 0;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	65fb      	str	r3, [r7, #92]	; 0x5c
	int count = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	65bb      	str	r3, [r7, #88]	; 0x58

	uint8_t speed_data_readed = 1;
 8001b30:	2301      	movs	r3, #1
 8001b32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	while(speed_data_readed == 1)
 8001b36:	e07d      	b.n	8001c34 <parsing_GPVTG_line+0x18c>
	{
		if(nmeaSnt[i] == ',')
 8001b38:	f107 0218 	add.w	r2, r7, #24
 8001b3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3e:	4413      	add	r3, r2
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b2c      	cmp	r3, #44	; 0x2c
 8001b44:	d102      	bne.n	8001b4c <parsing_GPVTG_line+0xa4>
		{
			count++;
 8001b46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b48:	3301      	adds	r3, #1
 8001b4a:	65bb      	str	r3, [r7, #88]	; 0x58
		}
		if(count == 7)				// Find seven part (speed)
 8001b4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b4e:	2b07      	cmp	r3, #7
 8001b50:	d16d      	bne.n	8001c2e <parsing_GPVTG_line+0x186>
		{
			i++;
 8001b52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b54:	3301      	adds	r3, #1
 8001b56:	65fb      	str	r3, [r7, #92]	; 0x5c
			uint8_t k = 0;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			char speed_test_variable[4]={0};    // for debug
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]
			uint8_t error = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
			do
			{
				//GPS_data.speed[k] = nmeaSnt[i+k];
				if(((nmeaSnt[i+k]-48) >= 0) && ((nmeaSnt[i+k]-48)  <= 9))   // Ok
 8001b68:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8001b6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b6e:	4413      	add	r3, r2
 8001b70:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001b74:	4413      	add	r3, r2
 8001b76:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001b7a:	3b30      	subs	r3, #48	; 0x30
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	db1c      	blt.n	8001bba <parsing_GPVTG_line+0x112>
 8001b80:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8001b84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b86:	4413      	add	r3, r2
 8001b88:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001b8c:	4413      	add	r3, r2
 8001b8e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001b92:	3b30      	subs	r3, #48	; 0x30
 8001b94:	2b09      	cmp	r3, #9
 8001b96:	dc10      	bgt.n	8001bba <parsing_GPVTG_line+0x112>
				{
					speed_test_variable[k] = nmeaSnt[i+k];
 8001b98:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8001b9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b9e:	441a      	add	r2, r3
 8001ba0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ba4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001ba8:	440a      	add	r2, r1
 8001baa:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001bae:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001bb2:	440b      	add	r3, r1
 8001bb4:	f803 2c58 	strb.w	r2, [r3, #-88]
 8001bb8:	e009      	b.n	8001bce <parsing_GPVTG_line+0x126>
				}
				else	// if error value. delete value.
				{
					// Error
					error = 1;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
					memset(speed_test_variable, 0 ,sizeof(speed_test_variable));
 8001bc0:	f107 0308 	add.w	r3, r7, #8
 8001bc4:	2204      	movs	r2, #4
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f007 facd 	bl	8009168 <memset>
				}
				k++;
 8001bce:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			}while ((k < 3) && (nmeaSnt[i+k] != '.') && (error != 1));    // Problem where !!!!
 8001bd8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d80e      	bhi.n	8001bfe <parsing_GPVTG_line+0x156>
 8001be0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8001be4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001be6:	4413      	add	r3, r2
 8001be8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001bec:	4413      	add	r3, r2
 8001bee:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001bf2:	2b2e      	cmp	r3, #46	; 0x2e
 8001bf4:	d003      	beq.n	8001bfe <parsing_GPVTG_line+0x156>
 8001bf6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d1b4      	bne.n	8001b68 <parsing_GPVTG_line+0xc0>


			// Save in global variable
			memset(str, 0 , sizeof(str));
 8001bfe:	f107 0310 	add.w	r3, r7, #16
 8001c02:	2206      	movs	r2, #6
 8001c04:	2100      	movs	r1, #0
 8001c06:	4618      	mov	r0, r3
 8001c08:	f007 faae 	bl	8009168 <memset>
			//sprintf(str,"%s", GPS_data.speed);
			sprintf(str,"%s", speed_test_variable);
 8001c0c:	f107 0208 	add.w	r2, r7, #8
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	4611      	mov	r1, r2
 8001c16:	4618      	mov	r0, r3
 8001c18:	f007 fadb 	bl	80091d2 <strcpy>
			strcpy(gps_speed, str);
 8001c1c:	f107 0310 	add.w	r3, r7, #16
 8001c20:	4619      	mov	r1, r3
 8001c22:	4809      	ldr	r0, [pc, #36]	; (8001c48 <parsing_GPVTG_line+0x1a0>)
 8001c24:	f007 fad5 	bl	80091d2 <strcpy>

			speed_data_readed = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		i++;
 8001c2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c30:	3301      	adds	r3, #1
 8001c32:	65fb      	str	r3, [r7, #92]	; 0x5c
	while(speed_data_readed == 1)
 8001c34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	f43f af7d 	beq.w	8001b38 <parsing_GPVTG_line+0x90>
	}
}
 8001c3e:	bf00      	nop
 8001c40:	3760      	adds	r7, #96	; 0x60
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200006b8 	.word	0x200006b8

08001c4c <parsing_GPS>:
// Parsing only three lines from NMIA
// 1. From GPGLL - coordinates
// 2. From GPGGA - number of satellites
// 3. From GPVTG - speed
void parsing_GPS(uint8_t *GPS_buff, int size_buff)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	6018      	str	r0, [r3, #0]
 8001c58:	463b      	mov	r3, r7
 8001c5a:	6019      	str	r1, [r3, #0]
	char buffStr[512];										 // Main buffer in this function

	if(flag == 1)    										 // If data from GPS module in buffer
 8001c5c:	4b2e      	ldr	r3, [pc, #184]	; (8001d18 <parsing_GPS+0xcc>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d153      	bne.n	8001d0c <parsing_GPS+0xc0>
	{
		memset(buffStr, 0, 512);        					 // Clean buffStr
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f007 fa7a 	bl	8009168 <memset>
		sprintf(buffStr, "%s", GPS_buff);					 // Save in buffStr string from biff
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	f107 020c 	add.w	r2, r7, #12
 8001c7a:	6819      	ldr	r1, [r3, #0]
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	f007 faa8 	bl	80091d2 <strcpy>
		char *str_GPGLL;
		char *str_GPGGA;
		char *str_GPVTG;

		// Find $GPGLL in buffStr
		str_GPGLL = strstr(buffStr, "$GPGLL");    // $GPGLL,4948.72578,N,02359.72468,E,151729.00,A,A*6C\r
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	4925      	ldr	r1, [pc, #148]	; (8001d1c <parsing_GPS+0xd0>)
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f007 faaa 	bl	80091e2 <strstr>
 8001c8e:	f8c7 0214 	str.w	r0, [r7, #532]	; 0x214
		if(str_GPGLL != NULL)
 8001c92:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d009      	beq.n	8001cae <parsing_GPS+0x62>
		{
			parsing_GPGLL_line(str_GPGLL);
 8001c9a:	f8d7 0214 	ldr.w	r0, [r7, #532]	; 0x214
 8001c9e:	f7ff fa6b 	bl	8001178 <parsing_GPGLL_line>
			receive_gps_signal++;
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <parsing_GPS+0xd4>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <parsing_GPS+0xd4>)
 8001cac:	701a      	strb	r2, [r3, #0]
		}

		// Find $GPGGA in buffStr
		str_GPGGA = strstr(buffStr, "$GPGGA");    //$GPGGA,154423.00,4948.74034,N,02359.70944,E,1,05A,154422.00,4948.74052,N,02359.70973,E,1,05,3.71,351.1,M,34.8,M,,*53\r\n
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	491c      	ldr	r1, [pc, #112]	; (8001d24 <parsing_GPS+0xd8>)
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f007 fa94 	bl	80091e2 <strstr>
 8001cba:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
		if(str_GPGGA != NULL)
 8001cbe:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d009      	beq.n	8001cda <parsing_GPS+0x8e>
		{
			parsing_GPGGA_line(str_GPGGA);
 8001cc6:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 8001cca:	f7ff fcfd 	bl	80016c8 <parsing_GPGGA_line>
			receive_gps_signal++;
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <parsing_GPS+0xd4>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <parsing_GPS+0xd4>)
 8001cd8:	701a      	strb	r2, [r3, #0]
		}

		// Find $GPVTG in buffStr
		str_GPVTG = strstr(buffStr, "$GPVTG");    // $GPVTG,,T,,M,0.036,N,0.066,K,A*26\r\n
 8001cda:	f107 030c 	add.w	r3, r7, #12
 8001cde:	4912      	ldr	r1, [pc, #72]	; (8001d28 <parsing_GPS+0xdc>)
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f007 fa7e 	bl	80091e2 <strstr>
 8001ce6:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
		if(str_GPVTG != NULL)
 8001cea:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d009      	beq.n	8001d06 <parsing_GPS+0xba>
		{
			parsing_GPVTG_line(str_GPVTG);
 8001cf2:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8001cf6:	f7ff fed7 	bl	8001aa8 <parsing_GPVTG_line>
			receive_gps_signal++;
 8001cfa:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <parsing_GPS+0xd4>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	4b07      	ldr	r3, [pc, #28]	; (8001d20 <parsing_GPS+0xd4>)
 8001d04:	701a      	strb	r2, [r3, #0]
		}

		flag = 0;			// Flag = 0 means: Data was readed
 8001d06:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <parsing_GPS+0xcc>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
	}
}
 8001d0c:	bf00      	nop
 8001d0e:	f507 7706 	add.w	r7, r7, #536	; 0x218
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000288 	.word	0x20000288
 8001d1c:	0800c628 	.word	0x0800c628
 8001d20:	2000023c 	.word	0x2000023c
 8001d24:	0800c630 	.word	0x0800c630
 8001d28:	0800c638 	.word	0x0800c638

08001d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	db0b      	blt.n	8001d56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	f003 021f 	and.w	r2, r3, #31
 8001d44:	4906      	ldr	r1, [pc, #24]	; (8001d60 <__NVIC_EnableIRQ+0x34>)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	095b      	lsrs	r3, r3, #5
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <DelayMicro>:

uint8_t GSM_INIT = 0;

// -------------------------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 9;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <DelayMicro+0x34>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0a      	ldr	r2, [pc, #40]	; (8001d9c <DelayMicro+0x38>)
 8001d72:	fba2 2303 	umull	r2, r3, r2, r3
 8001d76:	0ddb      	lsrs	r3, r3, #23
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	fb02 f303 	mul.w	r3, r2, r3
 8001d7e:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--);
 8001d80:	bf00      	nop
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	1e5a      	subs	r2, r3, #1
 8001d86:	607a      	str	r2, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1fa      	bne.n	8001d82 <DelayMicro+0x1e>
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000040 	.word	0x20000040
 8001d9c:	ee9bfab5 	.word	0xee9bfab5

08001da0 <init_GSM_uart_comunication>:

// -------------------------------------------------------------------
void init_GSM_uart_comunication(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
		// Lessons 20 : http://mypractic.ru/urok-20-interfejs-uart-v-stm32-rabota-s-nim-cherez-registry-cmsis-ispolzovanie-preryvaniya-uart.html
		USART1->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE;
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <init_GSM_uart_comunication+0x20>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <init_GSM_uart_comunication+0x20>)
 8001daa:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8001dae:	60d3      	str	r3, [r2, #12]
		NVIC_EnableIRQ (USART1_IRQn);
 8001db0:	2025      	movs	r0, #37	; 0x25
 8001db2:	f7ff ffbb 	bl	8001d2c <__NVIC_EnableIRQ>
		HAL_Delay(100);
 8001db6:	2064      	movs	r0, #100	; 0x64
 8001db8:	f002 fef6 	bl	8004ba8 <HAL_Delay>
}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40013800 	.word	0x40013800

08001dc4 <init_gsm_module>:
// -------------------------------------------------------------------
int init_gsm_module(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
		// 1. Send command "AT" answer "OK"
		// 2. Send command "AT+CSQ" answer "+CSQ: 23,99" and "OK". 23,99 value can be from 0 to 31.
		// 3. Send command "AT+CCID" answer "89380062300517128558" and "OK"
		// 4. Send command "AT+CREG?" answer "+CREG: 1,1" and "OK"

	uint8_t answer_1 = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	73fb      	strb	r3, [r7, #15]
	uint8_t answer_2 = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	73bb      	strb	r3, [r7, #14]
	uint8_t answer_3 = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	737b      	strb	r3, [r7, #13]
	uint8_t answer_4 = 0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	733b      	strb	r3, [r7, #12]

	HAL_Delay(7000);     // Must be near 8
 8001dda:	f641 3058 	movw	r0, #7000	; 0x1b58
 8001dde:	f002 fee3 	bl	8004ba8 <HAL_Delay>

	uint32_t id =0;               				 // Variable for timeout
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
	bool no_answer = false;
 8001de6:	2300      	movs	r3, #0
 8001de8:	71fb      	strb	r3, [r7, #7]
	ansver_flag =0;
 8001dea:	4ba8      	ldr	r3, [pc, #672]	; (800208c <init_gsm_module+0x2c8>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]

	int timeout_counter = 10000;
 8001df0:	f242 7310 	movw	r3, #10000	; 0x2710
 8001df4:	603b      	str	r3, [r7, #0]

	// 1. Send command " Turn off echo" ///////////////////////////
	HAL_UART_Transmit(&huart1 , (uint8_t *)turn_off_echo, strlen(turn_off_echo), 100);
 8001df6:	48a6      	ldr	r0, [pc, #664]	; (8002090 <init_gsm_module+0x2cc>)
 8001df8:	f7fe f9aa 	bl	8000150 <strlen>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	2364      	movs	r3, #100	; 0x64
 8001e02:	49a3      	ldr	r1, [pc, #652]	; (8002090 <init_gsm_module+0x2cc>)
 8001e04:	48a3      	ldr	r0, [pc, #652]	; (8002094 <init_gsm_module+0x2d0>)
 8001e06:	f006 fc43 	bl	8008690 <HAL_UART_Transmit>

    // Waite for answer
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001e0a:	e020      	b.n	8001e4e <init_gsm_module+0x8a>
	{
		id++;
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 8001e12:	2064      	movs	r0, #100	; 0x64
 8001e14:	f7ff ffa6 	bl	8001d64 <DelayMicro>

		if(ansver_flag ==1)					// waite flag from interrupt
 8001e18:	4b9c      	ldr	r3, [pc, #624]	; (800208c <init_gsm_module+0x2c8>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d110      	bne.n	8001e42 <init_gsm_module+0x7e>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8001e20:	499d      	ldr	r1, [pc, #628]	; (8002098 <init_gsm_module+0x2d4>)
 8001e22:	489e      	ldr	r0, [pc, #632]	; (800209c <init_gsm_module+0x2d8>)
 8001e24:	f007 f9dd 	bl	80091e2 <strstr>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d009      	beq.n	8001e42 <init_gsm_module+0x7e>
			{
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8001e2e:	223c      	movs	r2, #60	; 0x3c
 8001e30:	2100      	movs	r1, #0
 8001e32:	489a      	ldr	r0, [pc, #616]	; (800209c <init_gsm_module+0x2d8>)
 8001e34:	f007 f998 	bl	8009168 <memset>
				answer_1 = 1;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
				ansver_flag = 1;
 8001e3c:	4b93      	ldr	r3, [pc, #588]	; (800208c <init_gsm_module+0x2c8>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	68ba      	ldr	r2, [r7, #8]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d301      	bcc.n	8001e4e <init_gsm_module+0x8a>
		{
			no_answer = true;               // Out from waiting answer
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001e4e:	4b8f      	ldr	r3, [pc, #572]	; (800208c <init_gsm_module+0x2c8>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d009      	beq.n	8001e6a <init_gsm_module+0xa6>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d805      	bhi.n	8001e6a <init_gsm_module+0xa6>
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	f083 0301 	eor.w	r3, r3, #1
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1d0      	bne.n	8001e0c <init_gsm_module+0x48>
		}
	}

    HAL_Delay(DELAY);
 8001e6a:	4b8d      	ldr	r3, [pc, #564]	; (80020a0 <init_gsm_module+0x2dc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f002 fe9a 	bl	8004ba8 <HAL_Delay>
    ////////////////////////////////////////////////////////////////

	// 2. Send command "signal reception quality" //////////////////
	HAL_UART_Transmit(&huart1 , (uint8_t *)AT_CSQ, strlen(AT_CSQ), 100);
 8001e74:	488b      	ldr	r0, [pc, #556]	; (80020a4 <init_gsm_module+0x2e0>)
 8001e76:	f7fe f96b 	bl	8000150 <strlen>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	2364      	movs	r3, #100	; 0x64
 8001e80:	4988      	ldr	r1, [pc, #544]	; (80020a4 <init_gsm_module+0x2e0>)
 8001e82:	4884      	ldr	r0, [pc, #528]	; (8002094 <init_gsm_module+0x2d0>)
 8001e84:	f006 fc04 	bl	8008690 <HAL_UART_Transmit>

	id = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8001e90:	4b7e      	ldr	r3, [pc, #504]	; (800208c <init_gsm_module+0x2c8>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001e96:	e020      	b.n	8001eda <init_gsm_module+0x116>
	{
		id++;
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 8001e9e:	2064      	movs	r0, #100	; 0x64
 8001ea0:	f7ff ff60 	bl	8001d64 <DelayMicro>

		if(ansver_flag ==1)
 8001ea4:	4b79      	ldr	r3, [pc, #484]	; (800208c <init_gsm_module+0x2c8>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d110      	bne.n	8001ece <init_gsm_module+0x10a>
		{
			if (strstr(GSM_RX_buffer, "+CSQ"))
 8001eac:	497e      	ldr	r1, [pc, #504]	; (80020a8 <init_gsm_module+0x2e4>)
 8001eae:	487b      	ldr	r0, [pc, #492]	; (800209c <init_gsm_module+0x2d8>)
 8001eb0:	f007 f997 	bl	80091e2 <strstr>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d009      	beq.n	8001ece <init_gsm_module+0x10a>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8001eba:	223c      	movs	r2, #60	; 0x3c
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4877      	ldr	r0, [pc, #476]	; (800209c <init_gsm_module+0x2d8>)
 8001ec0:	f007 f952 	bl	8009168 <memset>
				answer_2 = 1;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	73bb      	strb	r3, [r7, #14]
				ansver_flag = 1;
 8001ec8:	4b70      	ldr	r3, [pc, #448]	; (800208c <init_gsm_module+0x2c8>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	68ba      	ldr	r2, [r7, #8]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d301      	bcc.n	8001eda <init_gsm_module+0x116>
		{
			no_answer = true;               // Out from waiting answer
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001eda:	4b6c      	ldr	r3, [pc, #432]	; (800208c <init_gsm_module+0x2c8>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d009      	beq.n	8001ef6 <init_gsm_module+0x132>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	68ba      	ldr	r2, [r7, #8]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d805      	bhi.n	8001ef6 <init_gsm_module+0x132>
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	f083 0301 	eor.w	r3, r3, #1
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1d0      	bne.n	8001e98 <init_gsm_module+0xd4>
		}
	}

	// Waite for answer "OK" after  "+CSQ"
	id = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8001efa:	2300      	movs	r3, #0
 8001efc:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8001efe:	4b63      	ldr	r3, [pc, #396]	; (800208c <init_gsm_module+0x2c8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001f04:	e020      	b.n	8001f48 <init_gsm_module+0x184>
	{
		id++;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	60bb      	str	r3, [r7, #8]
		DelayMicro(10);
 8001f0c:	200a      	movs	r0, #10
 8001f0e:	f7ff ff29 	bl	8001d64 <DelayMicro>
		//HAL_Delay(1);

		if(ansver_flag ==1)
 8001f12:	4b5e      	ldr	r3, [pc, #376]	; (800208c <init_gsm_module+0x2c8>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d110      	bne.n	8001f3c <init_gsm_module+0x178>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8001f1a:	495f      	ldr	r1, [pc, #380]	; (8002098 <init_gsm_module+0x2d4>)
 8001f1c:	485f      	ldr	r0, [pc, #380]	; (800209c <init_gsm_module+0x2d8>)
 8001f1e:	f007 f960 	bl	80091e2 <strstr>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d009      	beq.n	8001f3c <init_gsm_module+0x178>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8001f28:	223c      	movs	r2, #60	; 0x3c
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	485b      	ldr	r0, [pc, #364]	; (800209c <init_gsm_module+0x2d8>)
 8001f2e:	f007 f91b 	bl	8009168 <memset>
				answer_2 = 1;
 8001f32:	2301      	movs	r3, #1
 8001f34:	73bb      	strb	r3, [r7, #14]
				ansver_flag = 1;
 8001f36:	4b55      	ldr	r3, [pc, #340]	; (800208c <init_gsm_module+0x2c8>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d301      	bcc.n	8001f48 <init_gsm_module+0x184>
		{
			no_answer = true;               // Out from waiting answer
 8001f44:	2301      	movs	r3, #1
 8001f46:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001f48:	4b50      	ldr	r3, [pc, #320]	; (800208c <init_gsm_module+0x2c8>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d009      	beq.n	8001f64 <init_gsm_module+0x1a0>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d805      	bhi.n	8001f64 <init_gsm_module+0x1a0>
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	f083 0301 	eor.w	r3, r3, #1
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1d0      	bne.n	8001f06 <init_gsm_module+0x142>
		}
	}
	HAL_Delay(DELAY);
 8001f64:	4b4e      	ldr	r3, [pc, #312]	; (80020a0 <init_gsm_module+0x2dc>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f002 fe1d 	bl	8004ba8 <HAL_Delay>
	////////////////////////////////////////////////////////////////

	// 3. Send command "signal reception quality" /////////////////////
	HAL_UART_Transmit(&huart1 , (uint8_t *)CCID, strlen(CCID), 100);
 8001f6e:	484f      	ldr	r0, [pc, #316]	; (80020ac <init_gsm_module+0x2e8>)
 8001f70:	f7fe f8ee 	bl	8000150 <strlen>
 8001f74:	4603      	mov	r3, r0
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	2364      	movs	r3, #100	; 0x64
 8001f7a:	494c      	ldr	r1, [pc, #304]	; (80020ac <init_gsm_module+0x2e8>)
 8001f7c:	4845      	ldr	r0, [pc, #276]	; (8002094 <init_gsm_module+0x2d0>)
 8001f7e:	f006 fb87 	bl	8008690 <HAL_UART_Transmit>

	id = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8001f86:	2300      	movs	r3, #0
 8001f88:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8001f8a:	4b40      	ldr	r3, [pc, #256]	; (800208c <init_gsm_module+0x2c8>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001f90:	e020      	b.n	8001fd4 <init_gsm_module+0x210>
	{
		id++;
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	3301      	adds	r3, #1
 8001f96:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 8001f98:	2064      	movs	r0, #100	; 0x64
 8001f9a:	f7ff fee3 	bl	8001d64 <DelayMicro>

		if(ansver_flag ==1)
 8001f9e:	4b3b      	ldr	r3, [pc, #236]	; (800208c <init_gsm_module+0x2c8>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d110      	bne.n	8001fc8 <init_gsm_module+0x204>
		{
			if (strstr(GSM_RX_buffer, "89380"))
 8001fa6:	4942      	ldr	r1, [pc, #264]	; (80020b0 <init_gsm_module+0x2ec>)
 8001fa8:	483c      	ldr	r0, [pc, #240]	; (800209c <init_gsm_module+0x2d8>)
 8001faa:	f007 f91a 	bl	80091e2 <strstr>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d009      	beq.n	8001fc8 <init_gsm_module+0x204>
			{
				// answer  89380062300517128558    // My ID
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8001fb4:	223c      	movs	r2, #60	; 0x3c
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	4838      	ldr	r0, [pc, #224]	; (800209c <init_gsm_module+0x2d8>)
 8001fba:	f007 f8d5 	bl	8009168 <memset>
				answer_3 = 1;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	737b      	strb	r3, [r7, #13]
				ansver_flag = 1;
 8001fc2:	4b32      	ldr	r3, [pc, #200]	; (800208c <init_gsm_module+0x2c8>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d301      	bcc.n	8001fd4 <init_gsm_module+0x210>
		{
			no_answer = true;               // Out from waiting answer
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001fd4:	4b2d      	ldr	r3, [pc, #180]	; (800208c <init_gsm_module+0x2c8>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d009      	beq.n	8001ff0 <init_gsm_module+0x22c>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d805      	bhi.n	8001ff0 <init_gsm_module+0x22c>
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	f083 0301 	eor.w	r3, r3, #1
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1d0      	bne.n	8001f92 <init_gsm_module+0x1ce>
		}
	}

	// Waite for answer "OK"
	id = 0;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8001ff8:	4b24      	ldr	r3, [pc, #144]	; (800208c <init_gsm_module+0x2c8>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8001ffe:	e020      	b.n	8002042 <init_gsm_module+0x27e>
	{
		id++;
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	3301      	adds	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
		DelayMicro(10);
 8002006:	200a      	movs	r0, #10
 8002008:	f7ff feac 	bl	8001d64 <DelayMicro>
		//HAL_Delay(1);

		if(ansver_flag ==1)
 800200c:	4b1f      	ldr	r3, [pc, #124]	; (800208c <init_gsm_module+0x2c8>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d110      	bne.n	8002036 <init_gsm_module+0x272>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8002014:	4920      	ldr	r1, [pc, #128]	; (8002098 <init_gsm_module+0x2d4>)
 8002016:	4821      	ldr	r0, [pc, #132]	; (800209c <init_gsm_module+0x2d8>)
 8002018:	f007 f8e3 	bl	80091e2 <strstr>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d009      	beq.n	8002036 <init_gsm_module+0x272>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002022:	223c      	movs	r2, #60	; 0x3c
 8002024:	2100      	movs	r1, #0
 8002026:	481d      	ldr	r0, [pc, #116]	; (800209c <init_gsm_module+0x2d8>)
 8002028:	f007 f89e 	bl	8009168 <memset>
				answer_3 = 1;
 800202c:	2301      	movs	r3, #1
 800202e:	737b      	strb	r3, [r7, #13]
				ansver_flag = 1;
 8002030:	4b16      	ldr	r3, [pc, #88]	; (800208c <init_gsm_module+0x2c8>)
 8002032:	2201      	movs	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	68ba      	ldr	r2, [r7, #8]
 800203a:	429a      	cmp	r2, r3
 800203c:	d301      	bcc.n	8002042 <init_gsm_module+0x27e>
		{
			no_answer = true;               // Out from waiting answer
 800203e:	2301      	movs	r3, #1
 8002040:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002042:	4b12      	ldr	r3, [pc, #72]	; (800208c <init_gsm_module+0x2c8>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d009      	beq.n	800205e <init_gsm_module+0x29a>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	68ba      	ldr	r2, [r7, #8]
 800204e:	429a      	cmp	r2, r3
 8002050:	d805      	bhi.n	800205e <init_gsm_module+0x29a>
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	f083 0301 	eor.w	r3, r3, #1
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1d0      	bne.n	8002000 <init_gsm_module+0x23c>
		}
	}
	HAL_Delay(DELAY);
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <init_gsm_module+0x2dc>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f002 fda0 	bl	8004ba8 <HAL_Delay>
	////////////////////////////////////////////////////////////////

	////////////////////////////////////////////////////////////////
	// 4. Send command "Check registration in network"
	HAL_UART_Transmit(&huart1 , (uint8_t *)AT_CREG, strlen(AT_CREG), 100);
 8002068:	4812      	ldr	r0, [pc, #72]	; (80020b4 <init_gsm_module+0x2f0>)
 800206a:	f7fe f871 	bl	8000150 <strlen>
 800206e:	4603      	mov	r3, r0
 8002070:	b29a      	uxth	r2, r3
 8002072:	2364      	movs	r3, #100	; 0x64
 8002074:	490f      	ldr	r1, [pc, #60]	; (80020b4 <init_gsm_module+0x2f0>)
 8002076:	4807      	ldr	r0, [pc, #28]	; (8002094 <init_gsm_module+0x2d0>)
 8002078:	f006 fb0a 	bl	8008690 <HAL_UART_Transmit>

	id = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8002080:	2300      	movs	r3, #0
 8002082:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8002084:	4b01      	ldr	r3, [pc, #4]	; (800208c <init_gsm_module+0x2c8>)
 8002086:	2200      	movs	r2, #0
 8002088:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 800208a:	e036      	b.n	80020fa <init_gsm_module+0x336>
 800208c:	2000027c 	.word	0x2000027c
 8002090:	20000004 	.word	0x20000004
 8002094:	20000a5c 	.word	0x20000a5c
 8002098:	0800c640 	.word	0x0800c640
 800209c:	20000240 	.word	0x20000240
 80020a0:	20000000 	.word	0x20000000
 80020a4:	2000000c 	.word	0x2000000c
 80020a8:	0800c644 	.word	0x0800c644
 80020ac:	20000018 	.word	0x20000018
 80020b0:	0800c64c 	.word	0x0800c64c
 80020b4:	20000024 	.word	0x20000024
	{
		id++;
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	3301      	adds	r3, #1
 80020bc:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 80020be:	2064      	movs	r0, #100	; 0x64
 80020c0:	f7ff fe50 	bl	8001d64 <DelayMicro>

		if(ansver_flag == 1)
 80020c4:	4b3b      	ldr	r3, [pc, #236]	; (80021b4 <init_gsm_module+0x3f0>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d110      	bne.n	80020ee <init_gsm_module+0x32a>
		{
			if (strstr(GSM_RX_buffer, "+CREG: 0,1"))
 80020cc:	493a      	ldr	r1, [pc, #232]	; (80021b8 <init_gsm_module+0x3f4>)
 80020ce:	483b      	ldr	r0, [pc, #236]	; (80021bc <init_gsm_module+0x3f8>)
 80020d0:	f007 f887 	bl	80091e2 <strstr>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d009      	beq.n	80020ee <init_gsm_module+0x32a>
			{
				// answer  89380062300517128558    // My ID
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 80020da:	223c      	movs	r2, #60	; 0x3c
 80020dc:	2100      	movs	r1, #0
 80020de:	4837      	ldr	r0, [pc, #220]	; (80021bc <init_gsm_module+0x3f8>)
 80020e0:	f007 f842 	bl	8009168 <memset>
				answer_4 = 1;
 80020e4:	2301      	movs	r3, #1
 80020e6:	733b      	strb	r3, [r7, #12]
				ansver_flag = 1;
 80020e8:	4b32      	ldr	r3, [pc, #200]	; (80021b4 <init_gsm_module+0x3f0>)
 80020ea:	2201      	movs	r2, #1
 80020ec:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d301      	bcc.n	80020fa <init_gsm_module+0x336>
		{
			no_answer = true;               // Out from waiting answer
 80020f6:	2301      	movs	r3, #1
 80020f8:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 80020fa:	4b2e      	ldr	r3, [pc, #184]	; (80021b4 <init_gsm_module+0x3f0>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d009      	beq.n	8002116 <init_gsm_module+0x352>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	429a      	cmp	r2, r3
 8002108:	d805      	bhi.n	8002116 <init_gsm_module+0x352>
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	f083 0301 	eor.w	r3, r3, #1
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1d0      	bne.n	80020b8 <init_gsm_module+0x2f4>
		}
	}

	// Waite for answer "OK"
	id = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 800211a:	2300      	movs	r3, #0
 800211c:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 800211e:	4b25      	ldr	r3, [pc, #148]	; (80021b4 <init_gsm_module+0x3f0>)
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002124:	e020      	b.n	8002168 <init_gsm_module+0x3a4>
	{
		id++;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	3301      	adds	r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
		DelayMicro(10);
 800212c:	200a      	movs	r0, #10
 800212e:	f7ff fe19 	bl	8001d64 <DelayMicro>
		//HAL_Delay(1);

		if(ansver_flag ==1)
 8002132:	4b20      	ldr	r3, [pc, #128]	; (80021b4 <init_gsm_module+0x3f0>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d110      	bne.n	800215c <init_gsm_module+0x398>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 800213a:	4921      	ldr	r1, [pc, #132]	; (80021c0 <init_gsm_module+0x3fc>)
 800213c:	481f      	ldr	r0, [pc, #124]	; (80021bc <init_gsm_module+0x3f8>)
 800213e:	f007 f850 	bl	80091e2 <strstr>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d009      	beq.n	800215c <init_gsm_module+0x398>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002148:	223c      	movs	r2, #60	; 0x3c
 800214a:	2100      	movs	r1, #0
 800214c:	481b      	ldr	r0, [pc, #108]	; (80021bc <init_gsm_module+0x3f8>)
 800214e:	f007 f80b 	bl	8009168 <memset>
				answer_4 = 1;
 8002152:	2301      	movs	r3, #1
 8002154:	733b      	strb	r3, [r7, #12]
				ansver_flag = 1;
 8002156:	4b17      	ldr	r3, [pc, #92]	; (80021b4 <init_gsm_module+0x3f0>)
 8002158:	2201      	movs	r2, #1
 800215a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	429a      	cmp	r2, r3
 8002162:	d301      	bcc.n	8002168 <init_gsm_module+0x3a4>
		{
			no_answer = true;               // Out from waiting answer
 8002164:	2301      	movs	r3, #1
 8002166:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002168:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <init_gsm_module+0x3f0>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d009      	beq.n	8002184 <init_gsm_module+0x3c0>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	429a      	cmp	r2, r3
 8002176:	d805      	bhi.n	8002184 <init_gsm_module+0x3c0>
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	f083 0301 	eor.w	r3, r3, #1
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1d0      	bne.n	8002126 <init_gsm_module+0x362>
		}
	}
	HAL_Delay(DELAY);
 8002184:	4b0f      	ldr	r3, [pc, #60]	; (80021c4 <init_gsm_module+0x400>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f002 fd0d 	bl	8004ba8 <HAL_Delay>
	////////////////////////////////////////////////////////////////


	if(answer_1 && answer_2 && answer_3 && answer_4)
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d00a      	beq.n	80021aa <init_gsm_module+0x3e6>
 8002194:	7bbb      	ldrb	r3, [r7, #14]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d007      	beq.n	80021aa <init_gsm_module+0x3e6>
 800219a:	7b7b      	ldrb	r3, [r7, #13]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d004      	beq.n	80021aa <init_gsm_module+0x3e6>
 80021a0:	7b3b      	ldrb	r3, [r7, #12]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <init_gsm_module+0x3e6>
	{
		return 0;            // If init OK
 80021a6:	2300      	movs	r3, #0
 80021a8:	e000      	b.n	80021ac <init_gsm_module+0x3e8>
	}
	else
	{
		return 1;
 80021aa:	2301      	movs	r3, #1
	}
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	2000027c 	.word	0x2000027c
 80021b8:	0800c654 	.word	0x0800c654
 80021bc:	20000240 	.word	0x20000240
 80021c0:	0800c640 	.word	0x0800c640
 80021c4:	20000000 	.word	0x20000000

080021c8 <read_T_and_H_SI7021>:
		memset(str, 0 , sizeof(str));
	#endif
}
// --------------------------------------------------------------------------------
void read_T_and_H_SI7021(void)
{
 80021c8:	b590      	push	{r4, r7, lr}
 80021ca:	b08b      	sub	sp, #44	; 0x2c
 80021cc:	af00      	add	r7, sp, #0
	uint8_t size=0;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char str[10]={0};
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
 80021dc:	811a      	strh	r2, [r3, #8]
	int8_t STATUS = -1;
 80021de:	23ff      	movs	r3, #255	; 0xff
 80021e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	float data = 0;
 80021e4:	f04f 0300 	mov.w	r3, #0
 80021e8:	603b      	str	r3, [r7, #0]

	// Read temperature
	STATUS = r_single_Si7021(&data, Temperature);
 80021ea:	463b      	mov	r3, r7
 80021ec:	2101      	movs	r1, #1
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 f95a 	bl	80024a8 <r_single_Si7021>
 80021f4:	4603      	mov	r3, r0
 80021f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if(STATUS != 0)       	// If error
 80021fa:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d000      	beq.n	8002204 <read_T_and_H_SI7021+0x3c>
	{
		while(1){}
 8002202:	e7fe      	b.n	8002202 <read_T_and_H_SI7021+0x3a>
	}

	// For avoid float print
	char *tmpSign = (data < 0) ? "-" : "";
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	f04f 0100 	mov.w	r1, #0
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe ff42 	bl	8001094 <__aeabi_fcmplt>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <read_T_and_H_SI7021+0x52>
 8002216:	4b52      	ldr	r3, [pc, #328]	; (8002360 <read_T_and_H_SI7021+0x198>)
 8002218:	e000      	b.n	800221c <read_T_and_H_SI7021+0x54>
 800221a:	4b52      	ldr	r3, [pc, #328]	; (8002364 <read_T_and_H_SI7021+0x19c>)
 800221c:	623b      	str	r3, [r7, #32]
	float tmpVal = (data < 0) ? -data : data;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	f04f 0100 	mov.w	r1, #0
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe ff35 	bl	8001094 <__aeabi_fcmplt>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <read_T_and_H_SI7021+0x70>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002236:	e000      	b.n	800223a <read_T_and_H_SI7021+0x72>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	61fb      	str	r3, [r7, #28]

	int tmpInt1 = tmpVal;
 800223c:	69f8      	ldr	r0, [r7, #28]
 800223e:	f7fe ff51 	bl	80010e4 <__aeabi_f2iz>
 8002242:	4603      	mov	r3, r0
 8002244:	61bb      	str	r3, [r7, #24]
	float tmpFrac = (data - tmpInt1);
 8002246:	683c      	ldr	r4, [r7, #0]
 8002248:	69b8      	ldr	r0, [r7, #24]
 800224a:	f7fe fd31 	bl	8000cb0 <__aeabi_i2f>
 800224e:	4603      	mov	r3, r0
 8002250:	4619      	mov	r1, r3
 8002252:	4620      	mov	r0, r4
 8002254:	f7fe fc76 	bl	8000b44 <__aeabi_fsub>
 8002258:	4603      	mov	r3, r0
 800225a:	617b      	str	r3, [r7, #20]
	int tmpInt2 = trunc(tmpFrac * 10000);
 800225c:	4942      	ldr	r1, [pc, #264]	; (8002368 <read_T_and_H_SI7021+0x1a0>)
 800225e:	6978      	ldr	r0, [r7, #20]
 8002260:	f7fe fd7a 	bl	8000d58 <__aeabi_fmul>
 8002264:	4603      	mov	r3, r0
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe f8de 	bl	8000428 <__aeabi_f2d>
 800226c:	4603      	mov	r3, r0
 800226e:	460c      	mov	r4, r1
 8002270:	4618      	mov	r0, r3
 8002272:	4621      	mov	r1, r4
 8002274:	f00a f996 	bl	800c5a4 <trunc>
 8002278:	4603      	mov	r3, r0
 800227a:	460c      	mov	r4, r1
 800227c:	4618      	mov	r0, r3
 800227e:	4621      	mov	r1, r4
 8002280:	f7fe fbc4 	bl	8000a0c <__aeabi_d2iz>
 8002284:	4603      	mov	r3, r0
 8002286:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
		memset(str, 0 , sizeof(str));
	#endif

	// Save in global variable
	sprintf(str,"T:%s%d\0", tmpSign, tmpInt1);
 8002288:	1d38      	adds	r0, r7, #4
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	6a3a      	ldr	r2, [r7, #32]
 800228e:	4937      	ldr	r1, [pc, #220]	; (800236c <read_T_and_H_SI7021+0x1a4>)
 8002290:	f006 ff72 	bl	8009178 <siprintf>
	strcpy(temperature_si7021, str);
 8002294:	1d3b      	adds	r3, r7, #4
 8002296:	4619      	mov	r1, r3
 8002298:	4835      	ldr	r0, [pc, #212]	; (8002370 <read_T_and_H_SI7021+0x1a8>)
 800229a:	f006 ff9a 	bl	80091d2 <strcpy>
	memset(str, 0 , sizeof(str));
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	220a      	movs	r2, #10
 80022a2:	2100      	movs	r1, #0
 80022a4:	4618      	mov	r0, r3
 80022a6:	f006 ff5f 	bl	8009168 <memset>

	//// Read humidity `///////////////////////////////////
	STATUS = -1;
 80022aa:	23ff      	movs	r3, #255	; 0xff
 80022ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	STATUS = r_single_Si7021(&data, Humidity);
 80022b0:	463b      	mov	r3, r7
 80022b2:	2100      	movs	r1, #0
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 f8f7 	bl	80024a8 <r_single_Si7021>
 80022ba:	4603      	mov	r3, r0
 80022bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if(STATUS != 0)       	// If error
 80022c0:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d000      	beq.n	80022ca <read_T_and_H_SI7021+0x102>
	{
		while(1){}
 80022c8:	e7fe      	b.n	80022c8 <read_T_and_H_SI7021+0x100>
	}

	//// For avoid float print
	//// char *tmpSign = (data < 0) ? "-" : "";
	tmpVal = (data < 0) ? -data : data;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	f04f 0100 	mov.w	r1, #0
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe fedf 	bl	8001094 <__aeabi_fcmplt>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d003      	beq.n	80022e4 <read_T_and_H_SI7021+0x11c>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80022e2:	e000      	b.n	80022e6 <read_T_and_H_SI7021+0x11e>
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	61fb      	str	r3, [r7, #28]

	tmpInt1 = tmpVal;
 80022e8:	69f8      	ldr	r0, [r7, #28]
 80022ea:	f7fe fefb 	bl	80010e4 <__aeabi_f2iz>
 80022ee:	4603      	mov	r3, r0
 80022f0:	61bb      	str	r3, [r7, #24]
	tmpFrac = (data - tmpInt1);
 80022f2:	683c      	ldr	r4, [r7, #0]
 80022f4:	69b8      	ldr	r0, [r7, #24]
 80022f6:	f7fe fcdb 	bl	8000cb0 <__aeabi_i2f>
 80022fa:	4603      	mov	r3, r0
 80022fc:	4619      	mov	r1, r3
 80022fe:	4620      	mov	r0, r4
 8002300:	f7fe fc20 	bl	8000b44 <__aeabi_fsub>
 8002304:	4603      	mov	r3, r0
 8002306:	617b      	str	r3, [r7, #20]
	tmpInt2 = trunc(tmpFrac * 10000);
 8002308:	4917      	ldr	r1, [pc, #92]	; (8002368 <read_T_and_H_SI7021+0x1a0>)
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f7fe fd24 	bl	8000d58 <__aeabi_fmul>
 8002310:	4603      	mov	r3, r0
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe f888 	bl	8000428 <__aeabi_f2d>
 8002318:	4603      	mov	r3, r0
 800231a:	460c      	mov	r4, r1
 800231c:	4618      	mov	r0, r3
 800231e:	4621      	mov	r1, r4
 8002320:	f00a f940 	bl	800c5a4 <trunc>
 8002324:	4603      	mov	r3, r0
 8002326:	460c      	mov	r4, r1
 8002328:	4618      	mov	r0, r3
 800232a:	4621      	mov	r1, r4
 800232c:	f7fe fb6e 	bl	8000a0c <__aeabi_d2iz>
 8002330:	4603      	mov	r3, r0
 8002332:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
		memset(str, 0 , sizeof(str));
	#endif

	// Save in global variable
	sprintf(str,"H:%d\0", tmpInt1);
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	490e      	ldr	r1, [pc, #56]	; (8002374 <read_T_and_H_SI7021+0x1ac>)
 800233a:	4618      	mov	r0, r3
 800233c:	f006 ff1c 	bl	8009178 <siprintf>
	strcpy(humidity_si7021, str);
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	4619      	mov	r1, r3
 8002344:	480c      	ldr	r0, [pc, #48]	; (8002378 <read_T_and_H_SI7021+0x1b0>)
 8002346:	f006 ff44 	bl	80091d2 <strcpy>
	memset(str, 0 , sizeof(str));
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	220a      	movs	r2, #10
 800234e:	2100      	movs	r1, #0
 8002350:	4618      	mov	r0, r3
 8002352:	f006 ff09 	bl	8009168 <memset>
}
 8002356:	bf00      	nop
 8002358:	372c      	adds	r7, #44	; 0x2c
 800235a:	46bd      	mov	sp, r7
 800235c:	bd90      	pop	{r4, r7, pc}
 800235e:	bf00      	nop
 8002360:	0800c6ac 	.word	0x0800c6ac
 8002364:	0800c6b0 	.word	0x0800c6b0
 8002368:	461c4000 	.word	0x461c4000
 800236c:	0800c6b4 	.word	0x0800c6b4
 8002370:	200006a8 	.word	0x200006a8
 8002374:	0800c6bc 	.word	0x0800c6bc
 8002378:	200006b0 	.word	0x200006b0
 800237c:	00000000 	.word	0x00000000

08002380 <process_temp_code>:
static uint16_t convert_to_uint16(uint8_t bytes[]);
static int8_t w_reg(uint8_t value, Si7021_registers_t reg);
static int8_t r_reg(Si7021_registers_t reg);

static float process_temp_code(uint16_t temp_code)
{
 8002380:	b590      	push	{r4, r7, lr}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	80fb      	strh	r3, [r7, #6]
  return (float)(((175.72 * temp_code) / 65536.0) - 46.85);
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe f839 	bl	8000404 <__aeabi_i2d>
 8002392:	a311      	add	r3, pc, #68	; (adr r3, 80023d8 <process_temp_code+0x58>)
 8002394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002398:	f7fe f89e 	bl	80004d8 <__aeabi_dmul>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	4618      	mov	r0, r3
 80023a2:	4621      	mov	r1, r4
 80023a4:	f04f 0200 	mov.w	r2, #0
 80023a8:	4b0f      	ldr	r3, [pc, #60]	; (80023e8 <process_temp_code+0x68>)
 80023aa:	f7fe f9bf 	bl	800072c <__aeabi_ddiv>
 80023ae:	4603      	mov	r3, r0
 80023b0:	460c      	mov	r4, r1
 80023b2:	4618      	mov	r0, r3
 80023b4:	4621      	mov	r1, r4
 80023b6:	a30a      	add	r3, pc, #40	; (adr r3, 80023e0 <process_temp_code+0x60>)
 80023b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023bc:	f7fd fed4 	bl	8000168 <__aeabi_dsub>
 80023c0:	4603      	mov	r3, r0
 80023c2:	460c      	mov	r4, r1
 80023c4:	4618      	mov	r0, r3
 80023c6:	4621      	mov	r1, r4
 80023c8:	f7fe fb68 	bl	8000a9c <__aeabi_d2f>
 80023cc:	4603      	mov	r3, r0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd90      	pop	{r4, r7, pc}
 80023d6:	bf00      	nop
 80023d8:	3d70a3d7 	.word	0x3d70a3d7
 80023dc:	4065f70a 	.word	0x4065f70a
 80023e0:	cccccccd 	.word	0xcccccccd
 80023e4:	40476ccc 	.word	0x40476ccc
 80023e8:	40f00000 	.word	0x40f00000

080023ec <process_humi_code>:

static float process_humi_code(uint16_t humi_code)
{
 80023ec:	b590      	push	{r4, r7, lr}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	80fb      	strh	r3, [r7, #6]
  float value = (float)(((125.0 * humi_code) / 65536.0) - 6.0);
 80023f6:	88fb      	ldrh	r3, [r7, #6]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f803 	bl	8000404 <__aeabi_i2d>
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	4b1b      	ldr	r3, [pc, #108]	; (8002470 <process_humi_code+0x84>)
 8002404:	f7fe f868 	bl	80004d8 <__aeabi_dmul>
 8002408:	4603      	mov	r3, r0
 800240a:	460c      	mov	r4, r1
 800240c:	4618      	mov	r0, r3
 800240e:	4621      	mov	r1, r4
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	4b17      	ldr	r3, [pc, #92]	; (8002474 <process_humi_code+0x88>)
 8002416:	f7fe f989 	bl	800072c <__aeabi_ddiv>
 800241a:	4603      	mov	r3, r0
 800241c:	460c      	mov	r4, r1
 800241e:	4618      	mov	r0, r3
 8002420:	4621      	mov	r1, r4
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	4b14      	ldr	r3, [pc, #80]	; (8002478 <process_humi_code+0x8c>)
 8002428:	f7fd fe9e 	bl	8000168 <__aeabi_dsub>
 800242c:	4603      	mov	r3, r0
 800242e:	460c      	mov	r4, r1
 8002430:	4618      	mov	r0, r3
 8002432:	4621      	mov	r1, r4
 8002434:	f7fe fb32 	bl	8000a9c <__aeabi_d2f>
 8002438:	4603      	mov	r3, r0
 800243a:	60fb      	str	r3, [r7, #12]

  if(value < 0)
 800243c:	f04f 0100 	mov.w	r1, #0
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f7fe fe27 	bl	8001094 <__aeabi_fcmplt>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d002      	beq.n	8002452 <process_humi_code+0x66>
    return 0;
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	e009      	b.n	8002466 <process_humi_code+0x7a>
  else if(value > 100)
 8002452:	490a      	ldr	r1, [pc, #40]	; (800247c <process_humi_code+0x90>)
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f7fe fe3b 	bl	80010d0 <__aeabi_fcmpgt>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <process_humi_code+0x78>
    return 100;
 8002460:	4b06      	ldr	r3, [pc, #24]	; (800247c <process_humi_code+0x90>)
 8002462:	e000      	b.n	8002466 <process_humi_code+0x7a>
  else
    return (float)value;
 8002464:	68fb      	ldr	r3, [r7, #12]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3714      	adds	r7, #20
 800246a:	46bd      	mov	sp, r7
 800246c:	bd90      	pop	{r4, r7, pc}
 800246e:	bf00      	nop
 8002470:	405f4000 	.word	0x405f4000
 8002474:	40f00000 	.word	0x40f00000
 8002478:	40180000 	.word	0x40180000
 800247c:	42c80000 	.word	0x42c80000

08002480 <convert_to_uint16>:

static uint16_t convert_to_uint16(uint8_t bytes[])
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  return (uint16_t)((bytes[0]<<8) | bytes[1]);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	021b      	lsls	r3, r3, #8
 800248e:	b21a      	sxth	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3301      	adds	r3, #1
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	b21b      	sxth	r3, r3
 8002498:	4313      	orrs	r3, r2
 800249a:	b21b      	sxth	r3, r3
 800249c:	b29b      	uxth	r3, r3
}
 800249e:	4618      	mov	r0, r3
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <r_single_Si7021>:
  else
    return 0;
}

int8_t r_single_Si7021(float* data, Si7021_measurement_type_t type)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	70fb      	strb	r3, [r7, #3]
  uint8_t cmd;
  uint8_t buffer[2];
  uint16_t code;

  if(type == Humidity)
 80024b4:	78fb      	ldrb	r3, [r7, #3]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d102      	bne.n	80024c0 <r_single_Si7021+0x18>
    cmd = Humi_HM;
 80024ba:	23e5      	movs	r3, #229	; 0xe5
 80024bc:	737b      	strb	r3, [r7, #13]
 80024be:	e008      	b.n	80024d2 <r_single_Si7021+0x2a>
  else if(type == Temperature)
 80024c0:	78fb      	ldrb	r3, [r7, #3]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d102      	bne.n	80024cc <r_single_Si7021+0x24>
    cmd = Temp_HM;
 80024c6:	23e3      	movs	r3, #227	; 0xe3
 80024c8:	737b      	strb	r3, [r7, #13]
 80024ca:	e002      	b.n	80024d2 <r_single_Si7021+0x2a>
  else
    return -1;
 80024cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024d0:	e03c      	b.n	800254c <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR, &cmd, 1, 10000))
 80024d2:	2180      	movs	r1, #128	; 0x80
 80024d4:	f107 020d 	add.w	r2, r7, #13
 80024d8:	f242 7310 	movw	r3, #10000	; 0x2710
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	2301      	movs	r3, #1
 80024e0:	481c      	ldr	r0, [pc, #112]	; (8002554 <r_single_Si7021+0xac>)
 80024e2:	f003 f9b7 	bl	8005854 <HAL_I2C_Master_Transmit>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d002      	beq.n	80024f2 <r_single_Si7021+0x4a>
    return -1;
 80024ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024f0:	e02c      	b.n	800254c <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Receive(&hi2c1, I2C_ADDR, buffer, 2, 10000))
 80024f2:	2180      	movs	r1, #128	; 0x80
 80024f4:	f107 0208 	add.w	r2, r7, #8
 80024f8:	f242 7310 	movw	r3, #10000	; 0x2710
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	2302      	movs	r3, #2
 8002500:	4814      	ldr	r0, [pc, #80]	; (8002554 <r_single_Si7021+0xac>)
 8002502:	f003 faa5 	bl	8005a50 <HAL_I2C_Master_Receive>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <r_single_Si7021+0x6a>
    return -1;
 800250c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002510:	e01c      	b.n	800254c <r_single_Si7021+0xa4>

  code = convert_to_uint16(buffer);
 8002512:	f107 0308 	add.w	r3, r7, #8
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff ffb2 	bl	8002480 <convert_to_uint16>
 800251c:	4603      	mov	r3, r0
 800251e:	81fb      	strh	r3, [r7, #14]

  if(type == Humidity)
 8002520:	78fb      	ldrb	r3, [r7, #3]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d107      	bne.n	8002536 <r_single_Si7021+0x8e>
    *data = process_humi_code(code);
 8002526:	89fb      	ldrh	r3, [r7, #14]
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff ff5f 	bl	80023ec <process_humi_code>
 800252e:	4602      	mov	r2, r0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	e009      	b.n	800254a <r_single_Si7021+0xa2>
  else if(type == Temperature)
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d106      	bne.n	800254a <r_single_Si7021+0xa2>
    *data = process_temp_code(code);
 800253c:	89fb      	ldrh	r3, [r7, #14]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff1e 	bl	8002380 <process_temp_code>
 8002544:	4602      	mov	r2, r0
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	601a      	str	r2, [r3, #0]

  return 0;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000808 	.word	0x20000808

08002558 <I2C_1_scaner>:
uint32_t timeout=1000;						        // timeout for receive
uint16_t STATUS=0;								    // Status connect to device (if STATUS==0 - device

//----------------------------------------------------------------------------------------------------
void I2C_1_scaner(void)
{
 8002558:	b590      	push	{r4, r7, lr}
 800255a:	b087      	sub	sp, #28
 800255c:	af04      	add	r7, sp, #16
	/*Description function
	This function search devise connected to I2C in this case -hi2c1.
	After thet function print in console information about what to connect to I2C.
	*/
	uint8_t number_of_device=0;				// How many device controller is found
 800255e:	2300      	movs	r3, #0
 8002560:	71fb      	strb	r3, [r7, #7]
		size=sizeof(str3);
		HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
	#endif
	//HAL_Delay(500);

	for(addres_devise=0x00; addres_devise<0xFF; addres_devise++)  // addres_devise<0x7F
 8002562:	4b2a      	ldr	r3, [pc, #168]	; (800260c <I2C_1_scaner+0xb4>)
 8002564:	2200      	movs	r2, #0
 8002566:	701a      	strb	r2, [r3, #0]
 8002568:	e043      	b.n	80025f2 <I2C_1_scaner+0x9a>
	{
		HAL_Delay(1);
 800256a:	2001      	movs	r0, #1
 800256c:	f002 fb1c 	bl	8004ba8 <HAL_Delay>
		STATUS=HAL_I2C_Mem_Read(&hi2c1, (uint16_t)addres_devise<<1,(uint16_t)addr, (uint16_t) sizebuf_I2C, &buff, (uint16_t) sizebuf_I2C,(uint32_t) timeout);
 8002570:	4b26      	ldr	r3, [pc, #152]	; (800260c <I2C_1_scaner+0xb4>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	b29b      	uxth	r3, r3
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	b299      	uxth	r1, r3
 800257a:	4b25      	ldr	r3, [pc, #148]	; (8002610 <I2C_1_scaner+0xb8>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	b298      	uxth	r0, r3
 8002580:	4b24      	ldr	r3, [pc, #144]	; (8002614 <I2C_1_scaner+0xbc>)
 8002582:	881c      	ldrh	r4, [r3, #0]
 8002584:	4b23      	ldr	r3, [pc, #140]	; (8002614 <I2C_1_scaner+0xbc>)
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	4a23      	ldr	r2, [pc, #140]	; (8002618 <I2C_1_scaner+0xc0>)
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	9202      	str	r2, [sp, #8]
 800258e:	9301      	str	r3, [sp, #4]
 8002590:	4b22      	ldr	r3, [pc, #136]	; (800261c <I2C_1_scaner+0xc4>)
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	4623      	mov	r3, r4
 8002596:	4602      	mov	r2, r0
 8002598:	4821      	ldr	r0, [pc, #132]	; (8002620 <I2C_1_scaner+0xc8>)
 800259a:	f003 fdad 	bl	80060f8 <HAL_I2C_Mem_Read>
 800259e:	4603      	mov	r3, r0
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	4b20      	ldr	r3, [pc, #128]	; (8002624 <I2C_1_scaner+0xcc>)
 80025a4:	801a      	strh	r2, [r3, #0]

		if(STATUS==DEVICE_FOUND)																		// if devsice is found
 80025a6:	4b1f      	ldr	r3, [pc, #124]	; (8002624 <I2C_1_scaner+0xcc>)
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11b      	bne.n	80025e6 <I2C_1_scaner+0x8e>
		{
			number_of_device++;
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	3301      	adds	r3, #1
 80025b2:	71fb      	strb	r3, [r7, #7]

			if( (addres_devise == H_and_T_sensor_SI7021_I2C_ADDR) | (addres_devise == OLED_SSD136_I2C_ADDR))
 80025b4:	4b15      	ldr	r3, [pc, #84]	; (800260c <I2C_1_scaner+0xb4>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b40      	cmp	r3, #64	; 0x40
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	4b12      	ldr	r3, [pc, #72]	; (800260c <I2C_1_scaner+0xb4>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b3c      	cmp	r3, #60	; 0x3c
 80025c8:	bf0c      	ite	eq
 80025ca:	2301      	moveq	r3, #1
 80025cc:	2300      	movne	r3, #0
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <I2C_1_scaner+0x8e>
			{
				switch (addres_devise)
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <I2C_1_scaner+0xb4>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2b3c      	cmp	r3, #60	; 0x3c
 80025de:	d001      	beq.n	80025e4 <I2C_1_scaner+0x8c>
 80025e0:	2b40      	cmp	r3, #64	; 0x40
							sprintf(str3,"Device address-0x%x - found. It is Humidity and Temperature sensor SI7021 \r\n",addres_devise);      // convert   in  str
							size=sizeof(str3);
							HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
							memset(str3, 0 , sizeof(str3));   // Clean str3
					#endif
                    break;
 80025e2:	e000      	b.n	80025e6 <I2C_1_scaner+0x8e>
							sprintf(str3,"Device address-0x%x - found. It is OLED \r\n",addres_devise);      // convert   in  str
							size=sizeof(str3);
							HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
							memset(str3, 0 , sizeof(str3));   // Clean str3
						#endif
				    break;
 80025e4:	bf00      	nop
	for(addres_devise=0x00; addres_devise<0xFF; addres_devise++)  // addres_devise<0x7F
 80025e6:	4b09      	ldr	r3, [pc, #36]	; (800260c <I2C_1_scaner+0xb4>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	3301      	adds	r3, #1
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4b07      	ldr	r3, [pc, #28]	; (800260c <I2C_1_scaner+0xb4>)
 80025f0:	701a      	strb	r2, [r3, #0]
 80025f2:	4b06      	ldr	r3, [pc, #24]	; (800260c <I2C_1_scaner+0xb4>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2bff      	cmp	r3, #255	; 0xff
 80025f8:	d1b7      	bne.n	800256a <I2C_1_scaner+0x12>
		memset(str3, 0 , sizeof(str3));
		sprintf(str3,"DONE\r\n");      																	// convert   in  str
		size=sizeof(str3);
		HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
	#endif
	HAL_Delay(500);
 80025fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025fe:	f002 fad3 	bl	8004ba8 <HAL_Delay>
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	bd90      	pop	{r4, r7, pc}
 800260a:	bf00      	nop
 800260c:	2000027e 	.word	0x2000027e
 8002610:	2000027f 	.word	0x2000027f
 8002614:	20000038 	.word	0x20000038
 8002618:	2000003c 	.word	0x2000003c
 800261c:	20000280 	.word	0x20000280
 8002620:	20000808 	.word	0x20000808
 8002624:	20000282 	.word	0x20000282

08002628 <HAL_UART_RxCpltCallback>:
// Receive data from GPS module
#if GPS
	// GPS receive part///////////////////////////////////////////////////////
	uint8_t flag = 0;					// Flag signals what GPS buffer is full
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)    // was   void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
		flag = 1;
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <HAL_UART_RxCpltCallback+0x18>)
 8002632:	2201      	movs	r2, #1
 8002634:	701a      	strb	r2, [r3, #0]
	}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr
 8002640:	20000288 	.word	0x20000288

08002644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002646:	b0a3      	sub	sp, #140	; 0x8c
 8002648:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800264a:	f002 fa4b 	bl	8004ae4 <HAL_Init>
//
//  } global_data;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800264e:	f000 fd49 	bl	80030e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002652:	f000 ff7d 	bl	8003550 <MX_GPIO_Init>
  MX_DMA_Init();
 8002656:	f000 ff5d 	bl	8003514 <MX_DMA_Init>
  MX_TIM2_Init();
 800265a:	f000 fe8f 	bl	800337c <MX_TIM2_Init>
  MX_I2C1_Init();
 800265e:	f000 fd87 	bl	8003170 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002662:	f000 fed9 	bl	8003418 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002666:	f000 ff2b 	bl	80034c0 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 800266a:	f000 fdaf 	bl	80031cc <MX_SPI2_Init>
  MX_TIM1_Init();
 800266e:	f000 fde3 	bl	8003238 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002672:	f000 fefb 	bl	800346c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */



	#if I2C_SCANNER
  	  I2C_1_scaner();
 8002676:	f7ff ff6f 	bl	8002558 <I2C_1_scaner>
	#endif

	#if H_a_T_SI7021
  	  read_T_and_H_SI7021();
 800267a:	f7ff fda5 	bl	80021c8 <read_T_and_H_SI7021>
	#endif

	#if OLED
  	  init_oled();
 800267e:	f001 fa6b 	bl	8003b58 <init_oled>
	  //test_oled();
	#endif

  	  HAL_TIM_Base_Start_IT(&htim2);
 8002682:	487e      	ldr	r0, [pc, #504]	; (800287c <main+0x238>)
 8002684:	f005 f8ec 	bl	8007860 <HAL_TIM_Base_Start_IT>

	#if GPS
//  	  uint8_t GPS_buff[512];      						// main buffer for stream from GPS
  	  memset(GPS_buff ,0 ,sizeof(GPS_buff));
 8002688:	f44f 7200 	mov.w	r2, #512	; 0x200
 800268c:	2100      	movs	r1, #0
 800268e:	487c      	ldr	r0, [pc, #496]	; (8002880 <main+0x23c>)
 8002690:	f006 fd6a 	bl	8009168 <memset>
  	  HAL_UART_Receive_DMA(&huart3, GPS_buff, 512);
 8002694:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002698:	4979      	ldr	r1, [pc, #484]	; (8002880 <main+0x23c>)
 800269a:	487a      	ldr	r0, [pc, #488]	; (8002884 <main+0x240>)
 800269c:	f006 f892 	bl	80087c4 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  #if SOUND
  	uint16_t pulse = 2;
 80026a0:	2302      	movs	r3, #2
 80026a2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  	uint32_t period = 1;
 80026a4:	2301      	movs	r3, #1
 80026a6:	647b      	str	r3, [r7, #68]	; 0x44
  	uint16_t max = 200;
 80026a8:	23c8      	movs	r3, #200	; 0xc8
 80026aa:	877b      	strh	r3, [r7, #58]	; 0x3a
  	uint16_t min = 1;
 80026ac:	2301      	movs	r3, #1
 80026ae:	873b      	strh	r3, [r7, #56]	; 0x38
  	for(period = min; period < max; period++)
 80026b0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80026b2:	647b      	str	r3, [r7, #68]	; 0x44
 80026b4:	e01e      	b.n	80026f4 <main+0xb0>
  	{
  		pulse = period/2;
 80026b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026b8:	085b      	lsrs	r3, r3, #1
 80026ba:	87bb      	strh	r3, [r7, #60]	; 0x3c
  		buzzer_fricvency_setings(htim1, TIM_CHANNEL_1, period, pulse);
 80026bc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80026be:	4e72      	ldr	r6, [pc, #456]	; (8002888 <main+0x244>)
 80026c0:	930e      	str	r3, [sp, #56]	; 0x38
 80026c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026c4:	930d      	str	r3, [sp, #52]	; 0x34
 80026c6:	2300      	movs	r3, #0
 80026c8:	930c      	str	r3, [sp, #48]	; 0x30
 80026ca:	466d      	mov	r5, sp
 80026cc:	f106 0410 	add.w	r4, r6, #16
 80026d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026d8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026dc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80026e0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80026e4:	f000 ffe8 	bl	80036b8 <buzzer_fricvency_setings>
  		HAL_Delay(1);
 80026e8:	2001      	movs	r0, #1
 80026ea:	f002 fa5d 	bl	8004ba8 <HAL_Delay>
  	for(period = min; period < max; period++)
 80026ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026f0:	3301      	adds	r3, #1
 80026f2:	647b      	str	r3, [r7, #68]	; 0x44
 80026f4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80026f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d3dc      	bcc.n	80026b6 <main+0x72>
  	}
  	if(period >= max)
 80026fc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80026fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002700:	429a      	cmp	r2, r3
 8002702:	d325      	bcc.n	8002750 <main+0x10c>
  	{
  		for(period = max; period > min; period--)
 8002704:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002706:	647b      	str	r3, [r7, #68]	; 0x44
 8002708:	e01e      	b.n	8002748 <main+0x104>
  		{
  			pulse = period/2;
 800270a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800270c:	085b      	lsrs	r3, r3, #1
 800270e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  			buzzer_fricvency_setings(htim1, TIM_CHANNEL_1, period, pulse);
 8002710:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002712:	4e5d      	ldr	r6, [pc, #372]	; (8002888 <main+0x244>)
 8002714:	930e      	str	r3, [sp, #56]	; 0x38
 8002716:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002718:	930d      	str	r3, [sp, #52]	; 0x34
 800271a:	2300      	movs	r3, #0
 800271c:	930c      	str	r3, [sp, #48]	; 0x30
 800271e:	466d      	mov	r5, sp
 8002720:	f106 0410 	add.w	r4, r6, #16
 8002724:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002726:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002728:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800272a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800272c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002730:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002734:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002738:	f000 ffbe 	bl	80036b8 <buzzer_fricvency_setings>
  			HAL_Delay(1);
 800273c:	2001      	movs	r0, #1
 800273e:	f002 fa33 	bl	8004ba8 <HAL_Delay>
  		for(period = max; period > min; period--)
 8002742:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002744:	3b01      	subs	r3, #1
 8002746:	647b      	str	r3, [r7, #68]	; 0x44
 8002748:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800274a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800274c:	429a      	cmp	r2, r3
 800274e:	d8dc      	bhi.n	800270a <main+0xc6>
  		}
  	}
  	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1); // stop generation of pwm
 8002750:	2100      	movs	r1, #0
 8002752:	484d      	ldr	r0, [pc, #308]	; (8002888 <main+0x244>)
 8002754:	f005 f90e 	bl	8007974 <HAL_TIM_PWM_Stop>
  #endif

  	int EXIT = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	643b      	str	r3, [r7, #64]	; 0x40
/////////////////////////////////////////////////////////////////////////////////////////////////
while (1)
{
	EXIT = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	643b      	str	r3, [r7, #64]	; 0x40

	char str[50]={0};
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	2232      	movs	r2, #50	; 0x32
 8002764:	2100      	movs	r1, #0
 8002766:	4618      	mov	r0, r3
 8002768:	f006 fcfe 	bl	8009168 <memset>
	char sign = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	print_main_menu();  // Print main menu on OLED
 8002772:	f001 fa0f 	bl	8003b94 <print_main_menu>

	do                                                            // Whaite for choise
	{
		sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002776:	f000 ffd3 	bl	8003720 <read_one_sign_from_keyboard>
 800277a:	4603      	mov	r3, r0
 800277c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		// For debug ///////////
		//sign = '1';
		/////////////////////

		if(sign == '1')    // If select GSM mode
 8002780:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002784:	2b31      	cmp	r3, #49	; 0x31
 8002786:	d102      	bne.n	800278e <main+0x14a>
		{
			GPS_MODE = true;
 8002788:	4b40      	ldr	r3, [pc, #256]	; (800288c <main+0x248>)
 800278a:	2201      	movs	r2, #1
 800278c:	701a      	strb	r2, [r3, #0]
		}
		if(sign == '2')    // If select GPS mode
 800278e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002792:	2b32      	cmp	r3, #50	; 0x32
 8002794:	d102      	bne.n	800279c <main+0x158>
		{
			GSM_MODE = true;
 8002796:	4b3e      	ldr	r3, [pc, #248]	; (8002890 <main+0x24c>)
 8002798:	2201      	movs	r2, #1
 800279a:	701a      	strb	r2, [r3, #0]
		}
		if(sign == '3')    // If select GPS mode
 800279c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80027a0:	2b33      	cmp	r3, #51	; 0x33
 80027a2:	d102      	bne.n	80027aa <main+0x166>
		{
			FINGERPRINT_MODE = true;
 80027a4:	4b3b      	ldr	r3, [pc, #236]	; (8002894 <main+0x250>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	701a      	strb	r2, [r3, #0]
		}
		if(sign == '4')    // If select GPS mode
 80027aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80027ae:	2b34      	cmp	r3, #52	; 0x34
 80027b0:	d102      	bne.n	80027b8 <main+0x174>
		{
			SENSORS_MODE = true;
 80027b2:	4b39      	ldr	r3, [pc, #228]	; (8002898 <main+0x254>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	701a      	strb	r2, [r3, #0]
		}

		ssd1306_UpdateScreen();
 80027b8:	f001 fcf4 	bl	80041a4 <ssd1306_UpdateScreen>
		}while ((sign != '1') && (sign != '2') && (sign != '3') && (sign != '4'));     // Select one from 3 modes
 80027bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80027c0:	2b31      	cmp	r3, #49	; 0x31
 80027c2:	f000 8119 	beq.w	80029f8 <main+0x3b4>
 80027c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80027ca:	2b32      	cmp	r3, #50	; 0x32
 80027cc:	f000 8114 	beq.w	80029f8 <main+0x3b4>
 80027d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80027d4:	2b33      	cmp	r3, #51	; 0x33
 80027d6:	f000 810f 	beq.w	80029f8 <main+0x3b4>
 80027da:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80027de:	2b34      	cmp	r3, #52	; 0x34
 80027e0:	d1c9      	bne.n	8002776 <main+0x132>

    // MAIN MODES

	while(GSM_MODE && (EXIT == 0))  /////////////////////////////////////////////////////////////////////
 80027e2:	e109      	b.n	80029f8 <main+0x3b4>
	{
		// EXIT = gsm_mode(sign);

		ssd1306_Fill(Black);
 80027e4:	2000      	movs	r0, #0
 80027e6:	f001 fcbb 	bl	8004160 <ssd1306_Fill>
		ssd1306_UpdateScreen();
 80027ea:	f001 fcdb 	bl	80041a4 <ssd1306_UpdateScreen>
		// Print mode in head
		sprintf(str,"%s", "2.GSM: waiting...");
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	4a2a      	ldr	r2, [pc, #168]	; (800289c <main+0x258>)
 80027f2:	461c      	mov	r4, r3
 80027f4:	4615      	mov	r5, r2
 80027f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027fa:	682b      	ldr	r3, [r5, #0]
 80027fc:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 00);
 80027fe:	2100      	movs	r1, #0
 8002800:	2000      	movs	r0, #0
 8002802:	f001 fe05 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002806:	4a26      	ldr	r2, [pc, #152]	; (80028a0 <main+0x25c>)
 8002808:	1d38      	adds	r0, r7, #4
 800280a:	2301      	movs	r3, #1
 800280c:	ca06      	ldmia	r2, {r1, r2}
 800280e:	f001 fdd9 	bl	80043c4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8002812:	f001 fcc7 	bl	80041a4 <ssd1306_UpdateScreen>


		// Init GSM module////////////////////////////
		init_GSM_uart_comunication();
 8002816:	f7ff fac3 	bl	8001da0 <init_GSM_uart_comunication>
		if(init_gsm_module() == HAL_OK)
 800281a:	f7ff fad3 	bl	8001dc4 <init_gsm_module>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d145      	bne.n	80028b0 <main+0x26c>
		{
			// init OK
			GSM_INIT = 1;
 8002824:	4b1f      	ldr	r3, [pc, #124]	; (80028a4 <main+0x260>)
 8002826:	2201      	movs	r2, #1
 8002828:	701a      	strb	r2, [r3, #0]

			sprintf(str,"%s", "                    ");
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	4a1e      	ldr	r2, [pc, #120]	; (80028a8 <main+0x264>)
 800282e:	461c      	mov	r4, r3
 8002830:	4615      	mov	r5, r2
 8002832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002836:	e895 0003 	ldmia.w	r5, {r0, r1}
 800283a:	6020      	str	r0, [r4, #0]
 800283c:	3404      	adds	r4, #4
 800283e:	7021      	strb	r1, [r4, #0]
			ssd1306_SetCursor(00, 00);
 8002840:	2100      	movs	r1, #0
 8002842:	2000      	movs	r0, #0
 8002844:	f001 fde4 	bl	8004410 <ssd1306_SetCursor>
			ssd1306_WriteString(str, Font_7x10, White);
 8002848:	4a15      	ldr	r2, [pc, #84]	; (80028a0 <main+0x25c>)
 800284a:	1d38      	adds	r0, r7, #4
 800284c:	2301      	movs	r3, #1
 800284e:	ca06      	ldmia	r2, {r1, r2}
 8002850:	f001 fdb8 	bl	80043c4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8002854:	f001 fca6 	bl	80041a4 <ssd1306_UpdateScreen>

			sprintf(str,"%s", "2.GSM: OK");
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	4a14      	ldr	r2, [pc, #80]	; (80028ac <main+0x268>)
 800285c:	ca07      	ldmia	r2, {r0, r1, r2}
 800285e:	c303      	stmia	r3!, {r0, r1}
 8002860:	801a      	strh	r2, [r3, #0]
			ssd1306_SetCursor(00, 00);
 8002862:	2100      	movs	r1, #0
 8002864:	2000      	movs	r0, #0
 8002866:	f001 fdd3 	bl	8004410 <ssd1306_SetCursor>
			ssd1306_WriteString(str, Font_7x10, White);
 800286a:	4a0d      	ldr	r2, [pc, #52]	; (80028a0 <main+0x25c>)
 800286c:	1d38      	adds	r0, r7, #4
 800286e:	2301      	movs	r3, #1
 8002870:	ca06      	ldmia	r2, {r1, r2}
 8002872:	f001 fda7 	bl	80043c4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8002876:	f001 fc95 	bl	80041a4 <ssd1306_UpdateScreen>
 800287a:	e046      	b.n	800290a <main+0x2c6>
 800287c:	20000adc 	.word	0x20000adc
 8002880:	2000085c 	.word	0x2000085c
 8002884:	200007c8 	.word	0x200007c8
 8002888:	20000a9c 	.word	0x20000a9c
 800288c:	20000285 	.word	0x20000285
 8002890:	20000284 	.word	0x20000284
 8002894:	20000286 	.word	0x20000286
 8002898:	20000287 	.word	0x20000287
 800289c:	0800c6c4 	.word	0x0800c6c4
 80028a0:	20000030 	.word	0x20000030
 80028a4:	2000023d 	.word	0x2000023d
 80028a8:	0800c6d8 	.word	0x0800c6d8
 80028ac:	0800c6f0 	.word	0x0800c6f0
		}
		else
		{
			// GSM didn't init
			GSM_INIT = 0;
 80028b0:	4b5d      	ldr	r3, [pc, #372]	; (8002a28 <main+0x3e4>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	701a      	strb	r2, [r3, #0]

			sprintf(str,"%s", "                    ");
 80028b6:	1d3b      	adds	r3, r7, #4
 80028b8:	4a5c      	ldr	r2, [pc, #368]	; (8002a2c <main+0x3e8>)
 80028ba:	461c      	mov	r4, r3
 80028bc:	4615      	mov	r5, r2
 80028be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80028c6:	6020      	str	r0, [r4, #0]
 80028c8:	3404      	adds	r4, #4
 80028ca:	7021      	strb	r1, [r4, #0]
			ssd1306_SetCursor(00, 00);
 80028cc:	2100      	movs	r1, #0
 80028ce:	2000      	movs	r0, #0
 80028d0:	f001 fd9e 	bl	8004410 <ssd1306_SetCursor>
			ssd1306_WriteString(str, Font_7x10, White);
 80028d4:	4a56      	ldr	r2, [pc, #344]	; (8002a30 <main+0x3ec>)
 80028d6:	1d38      	adds	r0, r7, #4
 80028d8:	2301      	movs	r3, #1
 80028da:	ca06      	ldmia	r2, {r1, r2}
 80028dc:	f001 fd72 	bl	80043c4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80028e0:	f001 fc60 	bl	80041a4 <ssd1306_UpdateScreen>

			sprintf(str,"%s", "2.GSM: ERROR");
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	4a53      	ldr	r2, [pc, #332]	; (8002a34 <main+0x3f0>)
 80028e8:	461c      	mov	r4, r3
 80028ea:	4613      	mov	r3, r2
 80028ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ee:	c407      	stmia	r4!, {r0, r1, r2}
 80028f0:	7023      	strb	r3, [r4, #0]
			ssd1306_SetCursor(00, 00);
 80028f2:	2100      	movs	r1, #0
 80028f4:	2000      	movs	r0, #0
 80028f6:	f001 fd8b 	bl	8004410 <ssd1306_SetCursor>
			ssd1306_WriteString(str, Font_7x10, White);
 80028fa:	4a4d      	ldr	r2, [pc, #308]	; (8002a30 <main+0x3ec>)
 80028fc:	1d38      	adds	r0, r7, #4
 80028fe:	2301      	movs	r3, #1
 8002900:	ca06      	ldmia	r2, {r1, r2}
 8002902:	f001 fd5f 	bl	80043c4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8002906:	f001 fc4d 	bl	80041a4 <ssd1306_UpdateScreen>
		}
		// END INIT GSM MODULE  //////////////////////////

        if(GSM_INIT == 1)
 800290a:	4b47      	ldr	r3, [pc, #284]	; (8002a28 <main+0x3e4>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d15b      	bne.n	80029ca <main+0x386>
        {
			// Print GSM menu
			sprintf(str,"%s", "1.For make CALL");
 8002912:	1d3b      	adds	r3, r7, #4
 8002914:	4a48      	ldr	r2, [pc, #288]	; (8002a38 <main+0x3f4>)
 8002916:	461c      	mov	r4, r3
 8002918:	4613      	mov	r3, r2
 800291a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800291c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			ssd1306_SetCursor(00, 16);
 8002920:	2110      	movs	r1, #16
 8002922:	2000      	movs	r0, #0
 8002924:	f001 fd74 	bl	8004410 <ssd1306_SetCursor>
			ssd1306_WriteString(str, Font_7x10, White);
 8002928:	4a41      	ldr	r2, [pc, #260]	; (8002a30 <main+0x3ec>)
 800292a:	1d38      	adds	r0, r7, #4
 800292c:	2301      	movs	r3, #1
 800292e:	ca06      	ldmia	r2, {r1, r2}
 8002930:	f001 fd48 	bl	80043c4 <ssd1306_WriteString>
			memset(str, 0 , sizeof(str));
 8002934:	1d3b      	adds	r3, r7, #4
 8002936:	2232      	movs	r2, #50	; 0x32
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f006 fc14 	bl	8009168 <memset>

			sprintf(str,"%s", "2.For send SMS");
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	4a3e      	ldr	r2, [pc, #248]	; (8002a3c <main+0x3f8>)
 8002944:	461c      	mov	r4, r3
 8002946:	4613      	mov	r3, r2
 8002948:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800294a:	c407      	stmia	r4!, {r0, r1, r2}
 800294c:	8023      	strh	r3, [r4, #0]
 800294e:	3402      	adds	r4, #2
 8002950:	0c1b      	lsrs	r3, r3, #16
 8002952:	7023      	strb	r3, [r4, #0]
			ssd1306_SetCursor(00, 26);
 8002954:	211a      	movs	r1, #26
 8002956:	2000      	movs	r0, #0
 8002958:	f001 fd5a 	bl	8004410 <ssd1306_SetCursor>
			ssd1306_WriteString(str, Font_7x10, White);
 800295c:	4a34      	ldr	r2, [pc, #208]	; (8002a30 <main+0x3ec>)
 800295e:	1d38      	adds	r0, r7, #4
 8002960:	2301      	movs	r3, #1
 8002962:	ca06      	ldmia	r2, {r1, r2}
 8002964:	f001 fd2e 	bl	80043c4 <ssd1306_WriteString>
			memset(str, 0 , sizeof(str));
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	2232      	movs	r2, #50	; 0x32
 800296c:	2100      	movs	r1, #0
 800296e:	4618      	mov	r0, r3
 8002970:	f006 fbfa 	bl	8009168 <memset>

			ssd1306_UpdateScreen();
 8002974:	f001 fc16 	bl	80041a4 <ssd1306_UpdateScreen>
			//
			//      2.   
			//
			do                                                            // Whaite for choise
			{
				sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002978:	f000 fed2 	bl	8003720 <read_one_sign_from_keyboard>
 800297c:	4603      	mov	r3, r0
 800297e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				if(sign == '2')    // If select SMS mode
				{


				}
				if(sign == '*')    // If select EXIT  // Exit in main menu
 8002982:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002986:	2b2a      	cmp	r3, #42	; 0x2a
 8002988:	d112      	bne.n	80029b0 <main+0x36c>
				{
					EXIT = 1;      // Flag_fro exit from there
 800298a:	2301      	movs	r3, #1
 800298c:	643b      	str	r3, [r7, #64]	; 0x40
					// Clear all OLED
					ssd1306_Fill(Black);
 800298e:	2000      	movs	r0, #0
 8002990:	f001 fbe6 	bl	8004160 <ssd1306_Fill>
					ssd1306_UpdateScreen();
 8002994:	f001 fc06 	bl	80041a4 <ssd1306_UpdateScreen>

					GPS_MODE = false;
 8002998:	4b29      	ldr	r3, [pc, #164]	; (8002a40 <main+0x3fc>)
 800299a:	2200      	movs	r2, #0
 800299c:	701a      	strb	r2, [r3, #0]
					GSM_MODE = false;
 800299e:	4b29      	ldr	r3, [pc, #164]	; (8002a44 <main+0x400>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	701a      	strb	r2, [r3, #0]
					FINGERPRINT_MODE = false;
 80029a4:	4b28      	ldr	r3, [pc, #160]	; (8002a48 <main+0x404>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	701a      	strb	r2, [r3, #0]
					SENSORS_MODE = false;
 80029aa:	4b28      	ldr	r3, [pc, #160]	; (8002a4c <main+0x408>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
				}

				}while ((sign != '1') && (sign != '2') && (sign != '*') );     // Select one from 3 modes
 80029b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80029b4:	2b31      	cmp	r3, #49	; 0x31
 80029b6:	d01f      	beq.n	80029f8 <main+0x3b4>
 80029b8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80029bc:	2b32      	cmp	r3, #50	; 0x32
 80029be:	d01b      	beq.n	80029f8 <main+0x3b4>
 80029c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80029c4:	2b2a      	cmp	r3, #42	; 0x2a
 80029c6:	d1d7      	bne.n	8002978 <main+0x334>
 80029c8:	e016      	b.n	80029f8 <main+0x3b4>
			}
        else
        {
        	HAL_Delay(2000);
 80029ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80029ce:	f002 f8eb 	bl	8004ba8 <HAL_Delay>

        	// Exit from GSM menu
        	EXIT = 1;      // Flag_fro exit from there
 80029d2:	2301      	movs	r3, #1
 80029d4:	643b      	str	r3, [r7, #64]	; 0x40
        	// Clear all OLED
        	ssd1306_Fill(Black);
 80029d6:	2000      	movs	r0, #0
 80029d8:	f001 fbc2 	bl	8004160 <ssd1306_Fill>
        	ssd1306_UpdateScreen();
 80029dc:	f001 fbe2 	bl	80041a4 <ssd1306_UpdateScreen>

        	GPS_MODE = false;
 80029e0:	4b17      	ldr	r3, [pc, #92]	; (8002a40 <main+0x3fc>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	701a      	strb	r2, [r3, #0]
        	GSM_MODE = false;
 80029e6:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <main+0x400>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	701a      	strb	r2, [r3, #0]
        	FINGERPRINT_MODE = false;
 80029ec:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <main+0x404>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	701a      	strb	r2, [r3, #0]
        	SENSORS_MODE = false;
 80029f2:	4b16      	ldr	r3, [pc, #88]	; (8002a4c <main+0x408>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	701a      	strb	r2, [r3, #0]
	while(GSM_MODE && (EXIT == 0))  /////////////////////////////////////////////////////////////////////
 80029f8:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <main+0x400>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00a      	beq.n	8002a16 <main+0x3d2>
 8002a00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f43f aeee 	beq.w	80027e4 <main+0x1a0>
        }

	}
	while (GPS_MODE && (EXIT == 0)) /////////////////////////////////////////////////////////////////////
 8002a08:	e005      	b.n	8002a16 <main+0x3d2>
	{
		EXIT = gps_mode(sign);
 8002a0a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 ffba 	bl	8003988 <gps_mode>
 8002a14:	6438      	str	r0, [r7, #64]	; 0x40
	while (GPS_MODE && (EXIT == 0)) /////////////////////////////////////////////////////////////////////
 8002a16:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <main+0x3fc>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 8198 	beq.w	8002d50 <main+0x70c>
 8002a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f1      	beq.n	8002a0a <main+0x3c6>
	}

	while (FINGERPRINT_MODE && (EXIT == 0)) /////////////////////////////////////////////////////////////////////
 8002a26:	e193      	b.n	8002d50 <main+0x70c>
 8002a28:	2000023d 	.word	0x2000023d
 8002a2c:	0800c6d8 	.word	0x0800c6d8
 8002a30:	20000030 	.word	0x20000030
 8002a34:	0800c6fc 	.word	0x0800c6fc
 8002a38:	0800c70c 	.word	0x0800c70c
 8002a3c:	0800c71c 	.word	0x0800c71c
 8002a40:	20000285 	.word	0x20000285
 8002a44:	20000284 	.word	0x20000284
 8002a48:	20000286 	.word	0x20000286
 8002a4c:	20000287 	.word	0x20000287
	{
		ssd1306_Fill(Black);
 8002a50:	2000      	movs	r0, #0
 8002a52:	f001 fb85 	bl	8004160 <ssd1306_Fill>
		ssd1306_UpdateScreen();
 8002a56:	f001 fba5 	bl	80041a4 <ssd1306_UpdateScreen>
		// Fingerprint code place where
		// Print mode in head
		memset(str, 0 , sizeof(str));
 8002a5a:	1d3b      	adds	r3, r7, #4
 8002a5c:	2232      	movs	r2, #50	; 0x32
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f006 fb81 	bl	8009168 <memset>
		sprintf(str,"%s", "3.FINGERPRINT");
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	4abe      	ldr	r2, [pc, #760]	; (8002d64 <main+0x720>)
 8002a6a:	461c      	mov	r4, r3
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a70:	c407      	stmia	r4!, {r0, r1, r2}
 8002a72:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 00);
 8002a74:	2100      	movs	r1, #0
 8002a76:	2000      	movs	r0, #0
 8002a78:	f001 fcca 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002a7c:	4aba      	ldr	r2, [pc, #744]	; (8002d68 <main+0x724>)
 8002a7e:	1d38      	adds	r0, r7, #4
 8002a80:	2301      	movs	r3, #1
 8002a82:	ca06      	ldmia	r2, {r1, r2}
 8002a84:	f001 fc9e 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	2232      	movs	r2, #50	; 0x32
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f006 fb6a 	bl	8009168 <memset>

		// Print meu fingerprint
		memset(str, 0 , sizeof(str));
 8002a94:	1d3b      	adds	r3, r7, #4
 8002a96:	2232      	movs	r2, #50	; 0x32
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f006 fb64 	bl	8009168 <memset>
		sprintf(str,"%s", "1. function 1");
 8002aa0:	1d3b      	adds	r3, r7, #4
 8002aa2:	4ab2      	ldr	r2, [pc, #712]	; (8002d6c <main+0x728>)
 8002aa4:	461c      	mov	r4, r3
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002aaa:	c407      	stmia	r4!, {r0, r1, r2}
 8002aac:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 16);
 8002aae:	2110      	movs	r1, #16
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	f001 fcad 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002ab6:	4aac      	ldr	r2, [pc, #688]	; (8002d68 <main+0x724>)
 8002ab8:	1d38      	adds	r0, r7, #4
 8002aba:	2301      	movs	r3, #1
 8002abc:	ca06      	ldmia	r2, {r1, r2}
 8002abe:	f001 fc81 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002ac2:	1d3b      	adds	r3, r7, #4
 8002ac4:	2232      	movs	r2, #50	; 0x32
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f006 fb4d 	bl	8009168 <memset>

		memset(str, 0 , sizeof(str));
 8002ace:	1d3b      	adds	r3, r7, #4
 8002ad0:	2232      	movs	r2, #50	; 0x32
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f006 fb47 	bl	8009168 <memset>
		sprintf(str,"%s", "2. function 2");
 8002ada:	1d3b      	adds	r3, r7, #4
 8002adc:	4aa4      	ldr	r2, [pc, #656]	; (8002d70 <main+0x72c>)
 8002ade:	461c      	mov	r4, r3
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ae4:	c407      	stmia	r4!, {r0, r1, r2}
 8002ae6:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 26);
 8002ae8:	211a      	movs	r1, #26
 8002aea:	2000      	movs	r0, #0
 8002aec:	f001 fc90 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002af0:	4a9d      	ldr	r2, [pc, #628]	; (8002d68 <main+0x724>)
 8002af2:	1d38      	adds	r0, r7, #4
 8002af4:	2301      	movs	r3, #1
 8002af6:	ca06      	ldmia	r2, {r1, r2}
 8002af8:	f001 fc64 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	2232      	movs	r2, #50	; 0x32
 8002b00:	2100      	movs	r1, #0
 8002b02:	4618      	mov	r0, r3
 8002b04:	f006 fb30 	bl	8009168 <memset>

		memset(str, 0 , sizeof(str));
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	2232      	movs	r2, #50	; 0x32
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f006 fb2a 	bl	8009168 <memset>
		sprintf(str,"%s", "3. function 3");
 8002b14:	1d3b      	adds	r3, r7, #4
 8002b16:	4a97      	ldr	r2, [pc, #604]	; (8002d74 <main+0x730>)
 8002b18:	461c      	mov	r4, r3
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b1e:	c407      	stmia	r4!, {r0, r1, r2}
 8002b20:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 36);
 8002b22:	2124      	movs	r1, #36	; 0x24
 8002b24:	2000      	movs	r0, #0
 8002b26:	f001 fc73 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002b2a:	4a8f      	ldr	r2, [pc, #572]	; (8002d68 <main+0x724>)
 8002b2c:	1d38      	adds	r0, r7, #4
 8002b2e:	2301      	movs	r3, #1
 8002b30:	ca06      	ldmia	r2, {r1, r2}
 8002b32:	f001 fc47 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002b36:	1d3b      	adds	r3, r7, #4
 8002b38:	2232      	movs	r2, #50	; 0x32
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f006 fb13 	bl	8009168 <memset>

		ssd1306_UpdateScreen();
 8002b42:	f001 fb2f 	bl	80041a4 <ssd1306_UpdateScreen>

		do                                                            // Whaite for choise
		{
			// Place for sensors code

			sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002b46:	f000 fdeb 	bl	8003720 <read_one_sign_from_keyboard>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		    if(sign == '1')
 8002b50:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b54:	2b31      	cmp	r3, #49	; 0x31
 8002b56:	d143      	bne.n	8002be0 <main+0x59c>
		    {
		    	// Clear all OLED
		        ssd1306_Fill(Black);
 8002b58:	2000      	movs	r0, #0
 8002b5a:	f001 fb01 	bl	8004160 <ssd1306_Fill>
		        ssd1306_UpdateScreen();
 8002b5e:	f001 fb21 	bl	80041a4 <ssd1306_UpdateScreen>
		        // Print mode in head

		        // Ptint selected menu
		        memset(str, 0 , sizeof(str));
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	2232      	movs	r2, #50	; 0x32
 8002b66:	2100      	movs	r1, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f006 fafd 	bl	8009168 <memset>
		        sprintf(str,"%s", "1. function 1");
 8002b6e:	1d3b      	adds	r3, r7, #4
 8002b70:	4a7e      	ldr	r2, [pc, #504]	; (8002d6c <main+0x728>)
 8002b72:	461c      	mov	r4, r3
 8002b74:	4613      	mov	r3, r2
 8002b76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b78:	c407      	stmia	r4!, {r0, r1, r2}
 8002b7a:	8023      	strh	r3, [r4, #0]
		        ssd1306_SetCursor(00, 00);
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	2000      	movs	r0, #0
 8002b80:	f001 fc46 	bl	8004410 <ssd1306_SetCursor>
		        ssd1306_WriteString(str, Font_7x10, White);
 8002b84:	4a78      	ldr	r2, [pc, #480]	; (8002d68 <main+0x724>)
 8002b86:	1d38      	adds	r0, r7, #4
 8002b88:	2301      	movs	r3, #1
 8002b8a:	ca06      	ldmia	r2, {r1, r2}
 8002b8c:	f001 fc1a 	bl	80043c4 <ssd1306_WriteString>
		        memset(str, 0 , sizeof(str));
 8002b90:	1d3b      	adds	r3, r7, #4
 8002b92:	2232      	movs	r2, #50	; 0x32
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f006 fae6 	bl	8009168 <memset>

		        ssd1306_UpdateScreen();
 8002b9c:	f001 fb02 	bl	80041a4 <ssd1306_UpdateScreen>

		        do                                                            // Whaite for choise
		        {
		            // Place for code function 1

		            sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002ba0:	f000 fdbe 	bl	8003720 <read_one_sign_from_keyboard>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		            if(sign == '*')    // If select EXIT  // Exit in main menu
 8002baa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002bae:	2b2a      	cmp	r3, #42	; 0x2a
 8002bb0:	d112      	bne.n	8002bd8 <main+0x594>
		            {
		            	EXIT = 1;      // Flag_fro exit from there
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	643b      	str	r3, [r7, #64]	; 0x40
		            	// Clear all OLED
		            	ssd1306_Fill(Black);
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	f001 fad2 	bl	8004160 <ssd1306_Fill>
		            	ssd1306_UpdateScreen();
 8002bbc:	f001 faf2 	bl	80041a4 <ssd1306_UpdateScreen>

		            	GPS_MODE = false;
 8002bc0:	4b6d      	ldr	r3, [pc, #436]	; (8002d78 <main+0x734>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	701a      	strb	r2, [r3, #0]
		            	GSM_MODE = false;
 8002bc6:	4b6d      	ldr	r3, [pc, #436]	; (8002d7c <main+0x738>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	701a      	strb	r2, [r3, #0]
		            	FINGERPRINT_MODE = false;
 8002bcc:	4b6c      	ldr	r3, [pc, #432]	; (8002d80 <main+0x73c>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
		            	SENSORS_MODE = false;
 8002bd2:	4b6c      	ldr	r3, [pc, #432]	; (8002d84 <main+0x740>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	701a      	strb	r2, [r3, #0]
		            }
		         }while (sign != '*');     // Select EXIT
 8002bd8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002bdc:	2b2a      	cmp	r3, #42	; 0x2a
 8002bde:	d1df      	bne.n	8002ba0 <main+0x55c>
		     }

		     if(sign == '2')
 8002be0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002be4:	2b32      	cmp	r3, #50	; 0x32
 8002be6:	d143      	bne.n	8002c70 <main+0x62c>
		     {
		        // Clear all OLED
		        ssd1306_Fill(Black);
 8002be8:	2000      	movs	r0, #0
 8002bea:	f001 fab9 	bl	8004160 <ssd1306_Fill>
		        ssd1306_UpdateScreen();
 8002bee:	f001 fad9 	bl	80041a4 <ssd1306_UpdateScreen>
		        // Print mode in head

		        // Ptint selected menu
		        memset(str, 0 , sizeof(str));
 8002bf2:	1d3b      	adds	r3, r7, #4
 8002bf4:	2232      	movs	r2, #50	; 0x32
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f006 fab5 	bl	8009168 <memset>
		        sprintf(str,"%s", "1. function 2");
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	4a61      	ldr	r2, [pc, #388]	; (8002d88 <main+0x744>)
 8002c02:	461c      	mov	r4, r3
 8002c04:	4613      	mov	r3, r2
 8002c06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c08:	c407      	stmia	r4!, {r0, r1, r2}
 8002c0a:	8023      	strh	r3, [r4, #0]
		        ssd1306_SetCursor(00, 00);
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f001 fbfe 	bl	8004410 <ssd1306_SetCursor>
		        ssd1306_WriteString(str, Font_7x10, White);
 8002c14:	4a54      	ldr	r2, [pc, #336]	; (8002d68 <main+0x724>)
 8002c16:	1d38      	adds	r0, r7, #4
 8002c18:	2301      	movs	r3, #1
 8002c1a:	ca06      	ldmia	r2, {r1, r2}
 8002c1c:	f001 fbd2 	bl	80043c4 <ssd1306_WriteString>
		        memset(str, 0 , sizeof(str));
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	2232      	movs	r2, #50	; 0x32
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f006 fa9e 	bl	8009168 <memset>

		        ssd1306_UpdateScreen();
 8002c2c:	f001 faba 	bl	80041a4 <ssd1306_UpdateScreen>

		        do                                                            // Whaite for choise
		        {
		        	// Place for code function 2

		        	sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002c30:	f000 fd76 	bl	8003720 <read_one_sign_from_keyboard>
 8002c34:	4603      	mov	r3, r0
 8002c36:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		            if(sign == '*')    // If select EXIT  // Exit in main menu
 8002c3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002c3e:	2b2a      	cmp	r3, #42	; 0x2a
 8002c40:	d112      	bne.n	8002c68 <main+0x624>
		            {
		             	EXIT = 1;      // Flag_fro exit from there
 8002c42:	2301      	movs	r3, #1
 8002c44:	643b      	str	r3, [r7, #64]	; 0x40
		                // Clear all OLED
		                ssd1306_Fill(Black);
 8002c46:	2000      	movs	r0, #0
 8002c48:	f001 fa8a 	bl	8004160 <ssd1306_Fill>
		                ssd1306_UpdateScreen();
 8002c4c:	f001 faaa 	bl	80041a4 <ssd1306_UpdateScreen>

		                GPS_MODE = false;
 8002c50:	4b49      	ldr	r3, [pc, #292]	; (8002d78 <main+0x734>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	701a      	strb	r2, [r3, #0]
		                GSM_MODE = false;
 8002c56:	4b49      	ldr	r3, [pc, #292]	; (8002d7c <main+0x738>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]
		                FINGERPRINT_MODE = false;
 8002c5c:	4b48      	ldr	r3, [pc, #288]	; (8002d80 <main+0x73c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	701a      	strb	r2, [r3, #0]
		                SENSORS_MODE = false;
 8002c62:	4b48      	ldr	r3, [pc, #288]	; (8002d84 <main+0x740>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	701a      	strb	r2, [r3, #0]
		            }
		         }while (sign != '*');     // Select EXIT
 8002c68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8002c6e:	d1df      	bne.n	8002c30 <main+0x5ec>
		      }

		      if(sign == '3')
 8002c70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002c74:	2b33      	cmp	r3, #51	; 0x33
 8002c76:	d143      	bne.n	8002d00 <main+0x6bc>
		      {
		    	  // Clear all OLED
		          ssd1306_Fill(Black);
 8002c78:	2000      	movs	r0, #0
 8002c7a:	f001 fa71 	bl	8004160 <ssd1306_Fill>
		          ssd1306_UpdateScreen();
 8002c7e:	f001 fa91 	bl	80041a4 <ssd1306_UpdateScreen>
		          // Print mode in head

		          // Ptint selected menu
		          memset(str, 0 , sizeof(str));
 8002c82:	1d3b      	adds	r3, r7, #4
 8002c84:	2232      	movs	r2, #50	; 0x32
 8002c86:	2100      	movs	r1, #0
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f006 fa6d 	bl	8009168 <memset>
		          sprintf(str,"%s", "1. function 3");
 8002c8e:	1d3b      	adds	r3, r7, #4
 8002c90:	4a3e      	ldr	r2, [pc, #248]	; (8002d8c <main+0x748>)
 8002c92:	461c      	mov	r4, r3
 8002c94:	4613      	mov	r3, r2
 8002c96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c98:	c407      	stmia	r4!, {r0, r1, r2}
 8002c9a:	8023      	strh	r3, [r4, #0]
		          ssd1306_SetCursor(00, 00);
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	f001 fbb6 	bl	8004410 <ssd1306_SetCursor>
		          ssd1306_WriteString(str, Font_7x10, White);
 8002ca4:	4a30      	ldr	r2, [pc, #192]	; (8002d68 <main+0x724>)
 8002ca6:	1d38      	adds	r0, r7, #4
 8002ca8:	2301      	movs	r3, #1
 8002caa:	ca06      	ldmia	r2, {r1, r2}
 8002cac:	f001 fb8a 	bl	80043c4 <ssd1306_WriteString>
		          memset(str, 0 , sizeof(str));
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	2232      	movs	r2, #50	; 0x32
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f006 fa56 	bl	8009168 <memset>

		          ssd1306_UpdateScreen();
 8002cbc:	f001 fa72 	bl	80041a4 <ssd1306_UpdateScreen>

		          do                                                            // Whaite for choise
		          {
		        	  // Place for code function 3

		               sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002cc0:	f000 fd2e 	bl	8003720 <read_one_sign_from_keyboard>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		               if(sign == '*')    // If select EXIT  // Exit in main menu
 8002cca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002cce:	2b2a      	cmp	r3, #42	; 0x2a
 8002cd0:	d112      	bne.n	8002cf8 <main+0x6b4>
		               {
		                   EXIT = 1;      // Flag_fro exit from there
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	643b      	str	r3, [r7, #64]	; 0x40
		                   // Clear all OLED
		                   ssd1306_Fill(Black);
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f001 fa42 	bl	8004160 <ssd1306_Fill>
		                   ssd1306_UpdateScreen();
 8002cdc:	f001 fa62 	bl	80041a4 <ssd1306_UpdateScreen>

		                   GPS_MODE = false;
 8002ce0:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <main+0x734>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	701a      	strb	r2, [r3, #0]
		                   GSM_MODE = false;
 8002ce6:	4b25      	ldr	r3, [pc, #148]	; (8002d7c <main+0x738>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]
		                   FINGERPRINT_MODE = false;
 8002cec:	4b24      	ldr	r3, [pc, #144]	; (8002d80 <main+0x73c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	701a      	strb	r2, [r3, #0]
		                   SENSORS_MODE = false;
 8002cf2:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <main+0x740>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	701a      	strb	r2, [r3, #0]
		                }
		           }while (sign != '*');     // Select EXIT
 8002cf8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002cfc:	2b2a      	cmp	r3, #42	; 0x2a
 8002cfe:	d1df      	bne.n	8002cc0 <main+0x67c>
		       }

			   if(sign == '*')    // If select EXIT  // Exit in main menu
 8002d00:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002d04:	2b2a      	cmp	r3, #42	; 0x2a
 8002d06:	d112      	bne.n	8002d2e <main+0x6ea>
			   {
				   EXIT = 1;      // Flag_fro exit from there
 8002d08:	2301      	movs	r3, #1
 8002d0a:	643b      	str	r3, [r7, #64]	; 0x40
				    // Clear all OLED
					ssd1306_Fill(Black);
 8002d0c:	2000      	movs	r0, #0
 8002d0e:	f001 fa27 	bl	8004160 <ssd1306_Fill>
					ssd1306_UpdateScreen();
 8002d12:	f001 fa47 	bl	80041a4 <ssd1306_UpdateScreen>

					GPS_MODE = false;
 8002d16:	4b18      	ldr	r3, [pc, #96]	; (8002d78 <main+0x734>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
					GSM_MODE = false;
 8002d1c:	4b17      	ldr	r3, [pc, #92]	; (8002d7c <main+0x738>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]
					FINGERPRINT_MODE = false;
 8002d22:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <main+0x73c>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
					SENSORS_MODE = false;
 8002d28:	4b16      	ldr	r3, [pc, #88]	; (8002d84 <main+0x740>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
				}
			   }while ((sign != '1') && (sign != '2') && (sign != '3') && (sign != '*') );     // Select one from 3 modes
 8002d2e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002d32:	2b31      	cmp	r3, #49	; 0x31
 8002d34:	d00c      	beq.n	8002d50 <main+0x70c>
 8002d36:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002d3a:	2b32      	cmp	r3, #50	; 0x32
 8002d3c:	d008      	beq.n	8002d50 <main+0x70c>
 8002d3e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002d42:	2b33      	cmp	r3, #51	; 0x33
 8002d44:	d004      	beq.n	8002d50 <main+0x70c>
 8002d46:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8002d4c:	f47f aefb 	bne.w	8002b46 <main+0x502>
	while (FINGERPRINT_MODE && (EXIT == 0)) /////////////////////////////////////////////////////////////////////
 8002d50:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <main+0x73c>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 81a3 	beq.w	80030a0 <main+0xa5c>
 8002d5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f43f ae77 	beq.w	8002a50 <main+0x40c>

	}

	while (SENSORS_MODE && (EXIT == 0))  /////////////////////////////////////////////////////////////////////
 8002d62:	e19d      	b.n	80030a0 <main+0xa5c>
 8002d64:	0800c72c 	.word	0x0800c72c
 8002d68:	20000030 	.word	0x20000030
 8002d6c:	0800c73c 	.word	0x0800c73c
 8002d70:	0800c74c 	.word	0x0800c74c
 8002d74:	0800c75c 	.word	0x0800c75c
 8002d78:	20000285 	.word	0x20000285
 8002d7c:	20000284 	.word	0x20000284
 8002d80:	20000286 	.word	0x20000286
 8002d84:	20000287 	.word	0x20000287
 8002d88:	0800c76c 	.word	0x0800c76c
 8002d8c:	0800c77c 	.word	0x0800c77c
	{
		ssd1306_Fill(Black);
 8002d90:	2000      	movs	r0, #0
 8002d92:	f001 f9e5 	bl	8004160 <ssd1306_Fill>
		ssd1306_UpdateScreen();
 8002d96:	f001 fa05 	bl	80041a4 <ssd1306_UpdateScreen>
		// Sensors code place where
		// Print mode in head
		memset(str, 0 , sizeof(str));
 8002d9a:	1d3b      	adds	r3, r7, #4
 8002d9c:	2232      	movs	r2, #50	; 0x32
 8002d9e:	2100      	movs	r1, #0
 8002da0:	4618      	mov	r0, r3
 8002da2:	f006 f9e1 	bl	8009168 <memset>
		sprintf(str,"%s", "4.SENSORS");
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	4ac3      	ldr	r2, [pc, #780]	; (80030b8 <main+0xa74>)
 8002daa:	ca07      	ldmia	r2, {r0, r1, r2}
 8002dac:	c303      	stmia	r3!, {r0, r1}
 8002dae:	801a      	strh	r2, [r3, #0]
		ssd1306_SetCursor(00, 00);
 8002db0:	2100      	movs	r1, #0
 8002db2:	2000      	movs	r0, #0
 8002db4:	f001 fb2c 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002db8:	4ac0      	ldr	r2, [pc, #768]	; (80030bc <main+0xa78>)
 8002dba:	1d38      	adds	r0, r7, #4
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	ca06      	ldmia	r2, {r1, r2}
 8002dc0:	f001 fb00 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002dc4:	1d3b      	adds	r3, r7, #4
 8002dc6:	2232      	movs	r2, #50	; 0x32
 8002dc8:	2100      	movs	r1, #0
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f006 f9cc 	bl	8009168 <memset>

		// Print meu fingerprint
		memset(str, 0 , sizeof(str));
 8002dd0:	1d3b      	adds	r3, r7, #4
 8002dd2:	2232      	movs	r2, #50	; 0x32
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f006 f9c6 	bl	8009168 <memset>
		sprintf(str,"%s", "1. Run all sensors");
 8002ddc:	1d3b      	adds	r3, r7, #4
 8002dde:	4ab8      	ldr	r2, [pc, #736]	; (80030c0 <main+0xa7c>)
 8002de0:	461c      	mov	r4, r3
 8002de2:	4615      	mov	r5, r2
 8002de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002de8:	682b      	ldr	r3, [r5, #0]
 8002dea:	461a      	mov	r2, r3
 8002dec:	8022      	strh	r2, [r4, #0]
 8002dee:	3402      	adds	r4, #2
 8002df0:	0c1b      	lsrs	r3, r3, #16
 8002df2:	7023      	strb	r3, [r4, #0]
		ssd1306_SetCursor(00, 16);
 8002df4:	2110      	movs	r1, #16
 8002df6:	2000      	movs	r0, #0
 8002df8:	f001 fb0a 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002dfc:	4aaf      	ldr	r2, [pc, #700]	; (80030bc <main+0xa78>)
 8002dfe:	1d38      	adds	r0, r7, #4
 8002e00:	2301      	movs	r3, #1
 8002e02:	ca06      	ldmia	r2, {r1, r2}
 8002e04:	f001 fade 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002e08:	1d3b      	adds	r3, r7, #4
 8002e0a:	2232      	movs	r2, #50	; 0x32
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f006 f9aa 	bl	8009168 <memset>

		memset(str, 0 , sizeof(str));
 8002e14:	1d3b      	adds	r3, r7, #4
 8002e16:	2232      	movs	r2, #50	; 0x32
 8002e18:	2100      	movs	r1, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f006 f9a4 	bl	8009168 <memset>
		sprintf(str,"%s", "2. function 2");
 8002e20:	1d3b      	adds	r3, r7, #4
 8002e22:	4aa8      	ldr	r2, [pc, #672]	; (80030c4 <main+0xa80>)
 8002e24:	461c      	mov	r4, r3
 8002e26:	4613      	mov	r3, r2
 8002e28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e2a:	c407      	stmia	r4!, {r0, r1, r2}
 8002e2c:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 26);
 8002e2e:	211a      	movs	r1, #26
 8002e30:	2000      	movs	r0, #0
 8002e32:	f001 faed 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002e36:	4aa1      	ldr	r2, [pc, #644]	; (80030bc <main+0xa78>)
 8002e38:	1d38      	adds	r0, r7, #4
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	ca06      	ldmia	r2, {r1, r2}
 8002e3e:	f001 fac1 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002e42:	1d3b      	adds	r3, r7, #4
 8002e44:	2232      	movs	r2, #50	; 0x32
 8002e46:	2100      	movs	r1, #0
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f006 f98d 	bl	8009168 <memset>

		memset(str, 0 , sizeof(str));
 8002e4e:	1d3b      	adds	r3, r7, #4
 8002e50:	2232      	movs	r2, #50	; 0x32
 8002e52:	2100      	movs	r1, #0
 8002e54:	4618      	mov	r0, r3
 8002e56:	f006 f987 	bl	8009168 <memset>
		sprintf(str,"%s", "3. function 3");
 8002e5a:	1d3b      	adds	r3, r7, #4
 8002e5c:	4a9a      	ldr	r2, [pc, #616]	; (80030c8 <main+0xa84>)
 8002e5e:	461c      	mov	r4, r3
 8002e60:	4613      	mov	r3, r2
 8002e62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e64:	c407      	stmia	r4!, {r0, r1, r2}
 8002e66:	8023      	strh	r3, [r4, #0]
		ssd1306_SetCursor(00, 36);
 8002e68:	2124      	movs	r1, #36	; 0x24
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	f001 fad0 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8002e70:	4a92      	ldr	r2, [pc, #584]	; (80030bc <main+0xa78>)
 8002e72:	1d38      	adds	r0, r7, #4
 8002e74:	2301      	movs	r3, #1
 8002e76:	ca06      	ldmia	r2, {r1, r2}
 8002e78:	f001 faa4 	bl	80043c4 <ssd1306_WriteString>
		memset(str, 0 , sizeof(str));
 8002e7c:	1d3b      	adds	r3, r7, #4
 8002e7e:	2232      	movs	r2, #50	; 0x32
 8002e80:	2100      	movs	r1, #0
 8002e82:	4618      	mov	r0, r3
 8002e84:	f006 f970 	bl	8009168 <memset>

		ssd1306_UpdateScreen();
 8002e88:	f001 f98c 	bl	80041a4 <ssd1306_UpdateScreen>

		do                                                            // Whaite for choise
			{
			// Place for sensors code

			sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002e8c:	f000 fc48 	bl	8003720 <read_one_sign_from_keyboard>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
            if(sign == '1')
 8002e96:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002e9a:	2b31      	cmp	r3, #49	; 0x31
 8002e9c:	d148      	bne.n	8002f30 <main+0x8ec>
            {
            	// Clear all OLED
            	ssd1306_Fill(Black);
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	f001 f95e 	bl	8004160 <ssd1306_Fill>
            	ssd1306_UpdateScreen();
 8002ea4:	f001 f97e 	bl	80041a4 <ssd1306_UpdateScreen>

            	// Ptint selected menu
            	memset(str, 0 , sizeof(str));
 8002ea8:	1d3b      	adds	r3, r7, #4
 8002eaa:	2232      	movs	r2, #50	; 0x32
 8002eac:	2100      	movs	r1, #0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f006 f95a 	bl	8009168 <memset>
            	sprintf(str,"%s", "1. Run all sensors");
 8002eb4:	1d3b      	adds	r3, r7, #4
 8002eb6:	4a82      	ldr	r2, [pc, #520]	; (80030c0 <main+0xa7c>)
 8002eb8:	461c      	mov	r4, r3
 8002eba:	4615      	mov	r5, r2
 8002ebc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ebe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ec0:	682b      	ldr	r3, [r5, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	8022      	strh	r2, [r4, #0]
 8002ec6:	3402      	adds	r4, #2
 8002ec8:	0c1b      	lsrs	r3, r3, #16
 8002eca:	7023      	strb	r3, [r4, #0]
            	ssd1306_SetCursor(00, 00);
 8002ecc:	2100      	movs	r1, #0
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f001 fa9e 	bl	8004410 <ssd1306_SetCursor>
            	ssd1306_WriteString(str, Font_7x10, White);
 8002ed4:	4a79      	ldr	r2, [pc, #484]	; (80030bc <main+0xa78>)
 8002ed6:	1d38      	adds	r0, r7, #4
 8002ed8:	2301      	movs	r3, #1
 8002eda:	ca06      	ldmia	r2, {r1, r2}
 8002edc:	f001 fa72 	bl	80043c4 <ssd1306_WriteString>
            	memset(str, 0 , sizeof(str));
 8002ee0:	1d3b      	adds	r3, r7, #4
 8002ee2:	2232      	movs	r2, #50	; 0x32
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f006 f93e 	bl	8009168 <memset>

            	ssd1306_UpdateScreen();
 8002eec:	f001 f95a 	bl	80041a4 <ssd1306_UpdateScreen>

            	do                                                            // Whaite for choise
            	{
            		// Place for code function 1

            		sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002ef0:	f000 fc16 	bl	8003720 <read_one_sign_from_keyboard>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

            		if(sign == '*')    // If select EXIT  // Exit in main menu
 8002efa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002efe:	2b2a      	cmp	r3, #42	; 0x2a
 8002f00:	d112      	bne.n	8002f28 <main+0x8e4>
            		{
            			EXIT = 1;      // Flag_fro exit from there
 8002f02:	2301      	movs	r3, #1
 8002f04:	643b      	str	r3, [r7, #64]	; 0x40
            			// Clear all OLED
            			ssd1306_Fill(Black);
 8002f06:	2000      	movs	r0, #0
 8002f08:	f001 f92a 	bl	8004160 <ssd1306_Fill>
            			ssd1306_UpdateScreen();
 8002f0c:	f001 f94a 	bl	80041a4 <ssd1306_UpdateScreen>

            			GPS_MODE = false;
 8002f10:	4b6e      	ldr	r3, [pc, #440]	; (80030cc <main+0xa88>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	701a      	strb	r2, [r3, #0]
            			GSM_MODE = false;
 8002f16:	4b6e      	ldr	r3, [pc, #440]	; (80030d0 <main+0xa8c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]
            			FINGERPRINT_MODE = false;
 8002f1c:	4b6d      	ldr	r3, [pc, #436]	; (80030d4 <main+0xa90>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	701a      	strb	r2, [r3, #0]
            			SENSORS_MODE = false;
 8002f22:	4b6d      	ldr	r3, [pc, #436]	; (80030d8 <main+0xa94>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	701a      	strb	r2, [r3, #0]
            		}
            	}while (sign != '*');     // Select EXIT
 8002f28:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f2c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f2e:	d1df      	bne.n	8002ef0 <main+0x8ac>
            }

            if(sign == '2')
 8002f30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f34:	2b32      	cmp	r3, #50	; 0x32
 8002f36:	d143      	bne.n	8002fc0 <main+0x97c>
            {
                // Clear all OLED
                ssd1306_Fill(Black);
 8002f38:	2000      	movs	r0, #0
 8002f3a:	f001 f911 	bl	8004160 <ssd1306_Fill>
               	ssd1306_UpdateScreen();
 8002f3e:	f001 f931 	bl	80041a4 <ssd1306_UpdateScreen>

                // Ptint selected menu
                memset(str, 0 , sizeof(str));
 8002f42:	1d3b      	adds	r3, r7, #4
 8002f44:	2232      	movs	r2, #50	; 0x32
 8002f46:	2100      	movs	r1, #0
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f006 f90d 	bl	8009168 <memset>
                sprintf(str,"%s", "1. function 2");
 8002f4e:	1d3b      	adds	r3, r7, #4
 8002f50:	4a62      	ldr	r2, [pc, #392]	; (80030dc <main+0xa98>)
 8002f52:	461c      	mov	r4, r3
 8002f54:	4613      	mov	r3, r2
 8002f56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f58:	c407      	stmia	r4!, {r0, r1, r2}
 8002f5a:	8023      	strh	r3, [r4, #0]
                ssd1306_SetCursor(00, 00);
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	2000      	movs	r0, #0
 8002f60:	f001 fa56 	bl	8004410 <ssd1306_SetCursor>
                ssd1306_WriteString(str, Font_7x10, White);
 8002f64:	4a55      	ldr	r2, [pc, #340]	; (80030bc <main+0xa78>)
 8002f66:	1d38      	adds	r0, r7, #4
 8002f68:	2301      	movs	r3, #1
 8002f6a:	ca06      	ldmia	r2, {r1, r2}
 8002f6c:	f001 fa2a 	bl	80043c4 <ssd1306_WriteString>
                memset(str, 0 , sizeof(str));
 8002f70:	1d3b      	adds	r3, r7, #4
 8002f72:	2232      	movs	r2, #50	; 0x32
 8002f74:	2100      	movs	r1, #0
 8002f76:	4618      	mov	r0, r3
 8002f78:	f006 f8f6 	bl	8009168 <memset>

                ssd1306_UpdateScreen();
 8002f7c:	f001 f912 	bl	80041a4 <ssd1306_UpdateScreen>

                do                                                            // Whaite for choise
                {
                       // Place for code function 2

                       sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8002f80:	f000 fbce 	bl	8003720 <read_one_sign_from_keyboard>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

                       if(sign == '*')    // If select EXIT  // Exit in main menu
 8002f8a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f8e:	2b2a      	cmp	r3, #42	; 0x2a
 8002f90:	d112      	bne.n	8002fb8 <main+0x974>
                       {
                            EXIT = 1;      // Flag_fro exit from there
 8002f92:	2301      	movs	r3, #1
 8002f94:	643b      	str	r3, [r7, #64]	; 0x40
                            // Clear all OLED
                            ssd1306_Fill(Black);
 8002f96:	2000      	movs	r0, #0
 8002f98:	f001 f8e2 	bl	8004160 <ssd1306_Fill>
                            ssd1306_UpdateScreen();
 8002f9c:	f001 f902 	bl	80041a4 <ssd1306_UpdateScreen>

                            GPS_MODE = false;
 8002fa0:	4b4a      	ldr	r3, [pc, #296]	; (80030cc <main+0xa88>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	701a      	strb	r2, [r3, #0]
                            GSM_MODE = false;
 8002fa6:	4b4a      	ldr	r3, [pc, #296]	; (80030d0 <main+0xa8c>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	701a      	strb	r2, [r3, #0]
                            FINGERPRINT_MODE = false;
 8002fac:	4b49      	ldr	r3, [pc, #292]	; (80030d4 <main+0xa90>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	701a      	strb	r2, [r3, #0]
                            SENSORS_MODE = false;
 8002fb2:	4b49      	ldr	r3, [pc, #292]	; (80030d8 <main+0xa94>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
                       }
                 }while (sign != '*');     // Select EXIT
 8002fb8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8002fbe:	d1df      	bne.n	8002f80 <main+0x93c>

                // Place for code function 2
            }

            if(sign == '3')
 8002fc0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002fc4:	2b33      	cmp	r3, #51	; 0x33
 8002fc6:	d143      	bne.n	8003050 <main+0xa0c>
            {
                 // Clear all OLED
                 ssd1306_Fill(Black);
 8002fc8:	2000      	movs	r0, #0
 8002fca:	f001 f8c9 	bl	8004160 <ssd1306_Fill>
                 ssd1306_UpdateScreen();
 8002fce:	f001 f8e9 	bl	80041a4 <ssd1306_UpdateScreen>
                 // Print mode in head

                 // Ptint selected menu
                 memset(str, 0 , sizeof(str));
 8002fd2:	1d3b      	adds	r3, r7, #4
 8002fd4:	2232      	movs	r2, #50	; 0x32
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f006 f8c5 	bl	8009168 <memset>
                 sprintf(str,"%s", "1. function 3");
 8002fde:	1d3b      	adds	r3, r7, #4
 8002fe0:	4a3f      	ldr	r2, [pc, #252]	; (80030e0 <main+0xa9c>)
 8002fe2:	461c      	mov	r4, r3
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fe8:	c407      	stmia	r4!, {r0, r1, r2}
 8002fea:	8023      	strh	r3, [r4, #0]
                 ssd1306_SetCursor(00, 00);
 8002fec:	2100      	movs	r1, #0
 8002fee:	2000      	movs	r0, #0
 8002ff0:	f001 fa0e 	bl	8004410 <ssd1306_SetCursor>
                 ssd1306_WriteString(str, Font_7x10, White);
 8002ff4:	4a31      	ldr	r2, [pc, #196]	; (80030bc <main+0xa78>)
 8002ff6:	1d38      	adds	r0, r7, #4
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	ca06      	ldmia	r2, {r1, r2}
 8002ffc:	f001 f9e2 	bl	80043c4 <ssd1306_WriteString>
                 memset(str, 0 , sizeof(str));
 8003000:	1d3b      	adds	r3, r7, #4
 8003002:	2232      	movs	r2, #50	; 0x32
 8003004:	2100      	movs	r1, #0
 8003006:	4618      	mov	r0, r3
 8003008:	f006 f8ae 	bl	8009168 <memset>

                 ssd1306_UpdateScreen();
 800300c:	f001 f8ca 	bl	80041a4 <ssd1306_UpdateScreen>

                 do                                                            // Whaite for choise
                 {
                      // Place for code function 3

                      sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8003010:	f000 fb86 	bl	8003720 <read_one_sign_from_keyboard>
 8003014:	4603      	mov	r3, r0
 8003016:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

                      if(sign == '*')    // If select EXIT  // Exit in main menu
 800301a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800301e:	2b2a      	cmp	r3, #42	; 0x2a
 8003020:	d112      	bne.n	8003048 <main+0xa04>
                      {
                           EXIT = 1;      // Flag_fro exit from there
 8003022:	2301      	movs	r3, #1
 8003024:	643b      	str	r3, [r7, #64]	; 0x40
                           // Clear all OLED
                           ssd1306_Fill(Black);
 8003026:	2000      	movs	r0, #0
 8003028:	f001 f89a 	bl	8004160 <ssd1306_Fill>
                           ssd1306_UpdateScreen();
 800302c:	f001 f8ba 	bl	80041a4 <ssd1306_UpdateScreen>

                           GPS_MODE = false;
 8003030:	4b26      	ldr	r3, [pc, #152]	; (80030cc <main+0xa88>)
 8003032:	2200      	movs	r2, #0
 8003034:	701a      	strb	r2, [r3, #0]
                           GSM_MODE = false;
 8003036:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <main+0xa8c>)
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]
                           FINGERPRINT_MODE = false;
 800303c:	4b25      	ldr	r3, [pc, #148]	; (80030d4 <main+0xa90>)
 800303e:	2200      	movs	r2, #0
 8003040:	701a      	strb	r2, [r3, #0]
                           SENSORS_MODE = false;
 8003042:	4b25      	ldr	r3, [pc, #148]	; (80030d8 <main+0xa94>)
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
                      }
                  }while (sign != '*');     // Select EXIT
 8003048:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800304c:	2b2a      	cmp	r3, #42	; 0x2a
 800304e:	d1df      	bne.n	8003010 <main+0x9cc>

                 // Place for code function 3
            }

			if(sign == '*')    // If select EXIT  // Exit in main menu
 8003050:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003054:	2b2a      	cmp	r3, #42	; 0x2a
 8003056:	d112      	bne.n	800307e <main+0xa3a>
			{
				EXIT = 1;      // Flag_fro exit from there
 8003058:	2301      	movs	r3, #1
 800305a:	643b      	str	r3, [r7, #64]	; 0x40
				// Clear all OLED
				ssd1306_Fill(Black);
 800305c:	2000      	movs	r0, #0
 800305e:	f001 f87f 	bl	8004160 <ssd1306_Fill>
				ssd1306_UpdateScreen();
 8003062:	f001 f89f 	bl	80041a4 <ssd1306_UpdateScreen>

				GPS_MODE = false;
 8003066:	4b19      	ldr	r3, [pc, #100]	; (80030cc <main+0xa88>)
 8003068:	2200      	movs	r2, #0
 800306a:	701a      	strb	r2, [r3, #0]
				GSM_MODE = false;
 800306c:	4b18      	ldr	r3, [pc, #96]	; (80030d0 <main+0xa8c>)
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
				FINGERPRINT_MODE = false;
 8003072:	4b18      	ldr	r3, [pc, #96]	; (80030d4 <main+0xa90>)
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
				SENSORS_MODE = false;
 8003078:	4b17      	ldr	r3, [pc, #92]	; (80030d8 <main+0xa94>)
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]
			}
		}while ((sign != '1') && (sign != '2') && (sign != '3') && (sign != '*') );     // Select one from 3 modes
 800307e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003082:	2b31      	cmp	r3, #49	; 0x31
 8003084:	d00c      	beq.n	80030a0 <main+0xa5c>
 8003086:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800308a:	2b32      	cmp	r3, #50	; 0x32
 800308c:	d008      	beq.n	80030a0 <main+0xa5c>
 800308e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003092:	2b33      	cmp	r3, #51	; 0x33
 8003094:	d004      	beq.n	80030a0 <main+0xa5c>
 8003096:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800309a:	2b2a      	cmp	r3, #42	; 0x2a
 800309c:	f47f aef6 	bne.w	8002e8c <main+0x848>
	while (SENSORS_MODE && (EXIT == 0))  /////////////////////////////////////////////////////////////////////
 80030a0:	4b0d      	ldr	r3, [pc, #52]	; (80030d8 <main+0xa94>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f43f ab59 	beq.w	800275c <main+0x118>
 80030aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f43f ae6f 	beq.w	8002d90 <main+0x74c>
{
 80030b2:	f7ff bb53 	b.w	800275c <main+0x118>
 80030b6:	bf00      	nop
 80030b8:	0800c78c 	.word	0x0800c78c
 80030bc:	20000030 	.word	0x20000030
 80030c0:	0800c798 	.word	0x0800c798
 80030c4:	0800c74c 	.word	0x0800c74c
 80030c8:	0800c75c 	.word	0x0800c75c
 80030cc:	20000285 	.word	0x20000285
 80030d0:	20000284 	.word	0x20000284
 80030d4:	20000286 	.word	0x20000286
 80030d8:	20000287 	.word	0x20000287
 80030dc:	0800c76c 	.word	0x0800c76c
 80030e0:	0800c77c 	.word	0x0800c77c

080030e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b090      	sub	sp, #64	; 0x40
 80030e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030ea:	f107 0318 	add.w	r3, r7, #24
 80030ee:	2228      	movs	r2, #40	; 0x28
 80030f0:	2100      	movs	r1, #0
 80030f2:	4618      	mov	r0, r3
 80030f4:	f006 f838 	bl	8009168 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030f8:	1d3b      	adds	r3, r7, #4
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	605a      	str	r2, [r3, #4]
 8003100:	609a      	str	r2, [r3, #8]
 8003102:	60da      	str	r2, [r3, #12]
 8003104:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003106:	2301      	movs	r3, #1
 8003108:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800310a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800310e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003110:	2300      	movs	r3, #0
 8003112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003114:	2301      	movs	r3, #1
 8003116:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003118:	2302      	movs	r3, #2
 800311a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800311c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003120:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003122:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003126:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003128:	f107 0318 	add.w	r3, r7, #24
 800312c:	4618      	mov	r0, r3
 800312e:	f003 feef 	bl	8006f10 <HAL_RCC_OscConfig>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003138:	f000 fd08 	bl	8003b4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800313c:	230f      	movs	r3, #15
 800313e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003140:	2302      	movs	r3, #2
 8003142:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003144:	2300      	movs	r3, #0
 8003146:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003148:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800314c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003152:	1d3b      	adds	r3, r7, #4
 8003154:	2102      	movs	r1, #2
 8003156:	4618      	mov	r0, r3
 8003158:	f004 f95a 	bl	8007410 <HAL_RCC_ClockConfig>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8003162:	f000 fcf3 	bl	8003b4c <Error_Handler>
  }
}
 8003166:	bf00      	nop
 8003168:	3740      	adds	r7, #64	; 0x40
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
	...

08003170 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003174:	4b12      	ldr	r3, [pc, #72]	; (80031c0 <MX_I2C1_Init+0x50>)
 8003176:	4a13      	ldr	r2, [pc, #76]	; (80031c4 <MX_I2C1_Init+0x54>)
 8003178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800317a:	4b11      	ldr	r3, [pc, #68]	; (80031c0 <MX_I2C1_Init+0x50>)
 800317c:	4a12      	ldr	r2, [pc, #72]	; (80031c8 <MX_I2C1_Init+0x58>)
 800317e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003180:	4b0f      	ldr	r3, [pc, #60]	; (80031c0 <MX_I2C1_Init+0x50>)
 8003182:	2200      	movs	r2, #0
 8003184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003186:	4b0e      	ldr	r3, [pc, #56]	; (80031c0 <MX_I2C1_Init+0x50>)
 8003188:	2200      	movs	r2, #0
 800318a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800318c:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <MX_I2C1_Init+0x50>)
 800318e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003192:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003194:	4b0a      	ldr	r3, [pc, #40]	; (80031c0 <MX_I2C1_Init+0x50>)
 8003196:	2200      	movs	r2, #0
 8003198:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800319a:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <MX_I2C1_Init+0x50>)
 800319c:	2200      	movs	r2, #0
 800319e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031a0:	4b07      	ldr	r3, [pc, #28]	; (80031c0 <MX_I2C1_Init+0x50>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031a6:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <MX_I2C1_Init+0x50>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031ac:	4804      	ldr	r0, [pc, #16]	; (80031c0 <MX_I2C1_Init+0x50>)
 80031ae:	f002 fa19 	bl	80055e4 <HAL_I2C_Init>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80031b8:	f000 fcc8 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80031bc:	bf00      	nop
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	20000808 	.word	0x20000808
 80031c4:	40005400 	.word	0x40005400
 80031c8:	000186a0 	.word	0x000186a0

080031cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80031d0:	4b17      	ldr	r3, [pc, #92]	; (8003230 <MX_SPI2_Init+0x64>)
 80031d2:	4a18      	ldr	r2, [pc, #96]	; (8003234 <MX_SPI2_Init+0x68>)
 80031d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80031d6:	4b16      	ldr	r3, [pc, #88]	; (8003230 <MX_SPI2_Init+0x64>)
 80031d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80031dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80031de:	4b14      	ldr	r3, [pc, #80]	; (8003230 <MX_SPI2_Init+0x64>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80031e4:	4b12      	ldr	r3, [pc, #72]	; (8003230 <MX_SPI2_Init+0x64>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80031ea:	4b11      	ldr	r3, [pc, #68]	; (8003230 <MX_SPI2_Init+0x64>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031f0:	4b0f      	ldr	r3, [pc, #60]	; (8003230 <MX_SPI2_Init+0x64>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80031f6:	4b0e      	ldr	r3, [pc, #56]	; (8003230 <MX_SPI2_Init+0x64>)
 80031f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031fe:	4b0c      	ldr	r3, [pc, #48]	; (8003230 <MX_SPI2_Init+0x64>)
 8003200:	2200      	movs	r2, #0
 8003202:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003204:	4b0a      	ldr	r3, [pc, #40]	; (8003230 <MX_SPI2_Init+0x64>)
 8003206:	2200      	movs	r2, #0
 8003208:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <MX_SPI2_Init+0x64>)
 800320c:	2200      	movs	r2, #0
 800320e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003210:	4b07      	ldr	r3, [pc, #28]	; (8003230 <MX_SPI2_Init+0x64>)
 8003212:	2200      	movs	r2, #0
 8003214:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003216:	4b06      	ldr	r3, [pc, #24]	; (8003230 <MX_SPI2_Init+0x64>)
 8003218:	220a      	movs	r2, #10
 800321a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800321c:	4804      	ldr	r0, [pc, #16]	; (8003230 <MX_SPI2_Init+0x64>)
 800321e:	f004 fa93 	bl	8007748 <HAL_SPI_Init>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003228:	f000 fc90 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800322c:	bf00      	nop
 800322e:	bd80      	pop	{r7, pc}
 8003230:	2000072c 	.word	0x2000072c
 8003234:	40003800 	.word	0x40003800

08003238 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b096      	sub	sp, #88	; 0x58
 800323c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800323e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	605a      	str	r2, [r3, #4]
 8003248:	609a      	str	r2, [r3, #8]
 800324a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800324c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	609a      	str	r2, [r3, #8]
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	611a      	str	r2, [r3, #16]
 8003266:	615a      	str	r2, [r3, #20]
 8003268:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800326a:	1d3b      	adds	r3, r7, #4
 800326c:	2220      	movs	r2, #32
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f005 ff79 	bl	8009168 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003276:	4b3f      	ldr	r3, [pc, #252]	; (8003374 <MX_TIM1_Init+0x13c>)
 8003278:	4a3f      	ldr	r2, [pc, #252]	; (8003378 <MX_TIM1_Init+0x140>)
 800327a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15600;
 800327c:	4b3d      	ldr	r3, [pc, #244]	; (8003374 <MX_TIM1_Init+0x13c>)
 800327e:	f643 42f0 	movw	r2, #15600	; 0x3cf0
 8003282:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003284:	4b3b      	ldr	r3, [pc, #236]	; (8003374 <MX_TIM1_Init+0x13c>)
 8003286:	2200      	movs	r2, #0
 8003288:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4000;
 800328a:	4b3a      	ldr	r3, [pc, #232]	; (8003374 <MX_TIM1_Init+0x13c>)
 800328c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003290:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003292:	4b38      	ldr	r3, [pc, #224]	; (8003374 <MX_TIM1_Init+0x13c>)
 8003294:	2200      	movs	r2, #0
 8003296:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003298:	4b36      	ldr	r3, [pc, #216]	; (8003374 <MX_TIM1_Init+0x13c>)
 800329a:	2200      	movs	r2, #0
 800329c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800329e:	4b35      	ldr	r3, [pc, #212]	; (8003374 <MX_TIM1_Init+0x13c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80032a4:	4833      	ldr	r0, [pc, #204]	; (8003374 <MX_TIM1_Init+0x13c>)
 80032a6:	f004 fab0 	bl	800780a <HAL_TIM_Base_Init>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80032b0:	f000 fc4c 	bl	8003b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032b8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032be:	4619      	mov	r1, r3
 80032c0:	482c      	ldr	r0, [pc, #176]	; (8003374 <MX_TIM1_Init+0x13c>)
 80032c2:	f004 fd71 	bl	8007da8 <HAL_TIM_ConfigClockSource>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80032cc:	f000 fc3e 	bl	8003b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80032d0:	4828      	ldr	r0, [pc, #160]	; (8003374 <MX_TIM1_Init+0x13c>)
 80032d2:	f004 fae8 	bl	80078a6 <HAL_TIM_PWM_Init>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80032dc:	f000 fc36 	bl	8003b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032e0:	2300      	movs	r3, #0
 80032e2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e4:	2300      	movs	r3, #0
 80032e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032ec:	4619      	mov	r1, r3
 80032ee:	4821      	ldr	r0, [pc, #132]	; (8003374 <MX_TIM1_Init+0x13c>)
 80032f0:	f005 f8da 	bl	80084a8 <HAL_TIMEx_MasterConfigSynchronization>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80032fa:	f000 fc27 	bl	8003b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032fe:	2360      	movs	r3, #96	; 0x60
 8003300:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2000;
 8003302:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003306:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003308:	2300      	movs	r3, #0
 800330a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800330c:	2300      	movs	r3, #0
 800330e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003310:	2300      	movs	r3, #0
 8003312:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003314:	2300      	movs	r3, #0
 8003316:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003318:	2300      	movs	r3, #0
 800331a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800331c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003320:	2200      	movs	r2, #0
 8003322:	4619      	mov	r1, r3
 8003324:	4813      	ldr	r0, [pc, #76]	; (8003374 <MX_TIM1_Init+0x13c>)
 8003326:	f004 fc79 	bl	8007c1c <HAL_TIM_PWM_ConfigChannel>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8003330:	f000 fc0c 	bl	8003b4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003334:	2300      	movs	r3, #0
 8003336:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003338:	2300      	movs	r3, #0
 800333a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003344:	2300      	movs	r3, #0
 8003346:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003348:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800334c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800334e:	2300      	movs	r3, #0
 8003350:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003352:	1d3b      	adds	r3, r7, #4
 8003354:	4619      	mov	r1, r3
 8003356:	4807      	ldr	r0, [pc, #28]	; (8003374 <MX_TIM1_Init+0x13c>)
 8003358:	f005 f8ea 	bl	8008530 <HAL_TIMEx_ConfigBreakDeadTime>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8003362:	f000 fbf3 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003366:	4803      	ldr	r0, [pc, #12]	; (8003374 <MX_TIM1_Init+0x13c>)
 8003368:	f001 f95e 	bl	8004628 <HAL_TIM_MspPostInit>

}
 800336c:	bf00      	nop
 800336e:	3758      	adds	r7, #88	; 0x58
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20000a9c 	.word	0x20000a9c
 8003378:	40012c00 	.word	0x40012c00

0800337c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003382:	f107 0308 	add.w	r3, r7, #8
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	605a      	str	r2, [r3, #4]
 800338c:	609a      	str	r2, [r3, #8]
 800338e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003390:	463b      	mov	r3, r7
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003398:	4b1e      	ldr	r3, [pc, #120]	; (8003414 <MX_TIM2_Init+0x98>)
 800339a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800339e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440;
 80033a0:	4b1c      	ldr	r3, [pc, #112]	; (8003414 <MX_TIM2_Init+0x98>)
 80033a2:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 80033a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033a8:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <MX_TIM2_Init+0x98>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 80033ae:	4b19      	ldr	r3, [pc, #100]	; (8003414 <MX_TIM2_Init+0x98>)
 80033b0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80033b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b6:	4b17      	ldr	r3, [pc, #92]	; (8003414 <MX_TIM2_Init+0x98>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033bc:	4b15      	ldr	r3, [pc, #84]	; (8003414 <MX_TIM2_Init+0x98>)
 80033be:	2200      	movs	r2, #0
 80033c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033c2:	4814      	ldr	r0, [pc, #80]	; (8003414 <MX_TIM2_Init+0x98>)
 80033c4:	f004 fa21 	bl	800780a <HAL_TIM_Base_Init>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80033ce:	f000 fbbd 	bl	8003b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033d8:	f107 0308 	add.w	r3, r7, #8
 80033dc:	4619      	mov	r1, r3
 80033de:	480d      	ldr	r0, [pc, #52]	; (8003414 <MX_TIM2_Init+0x98>)
 80033e0:	f004 fce2 	bl	8007da8 <HAL_TIM_ConfigClockSource>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80033ea:	f000 fbaf 	bl	8003b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033ee:	2300      	movs	r3, #0
 80033f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033f2:	2300      	movs	r3, #0
 80033f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033f6:	463b      	mov	r3, r7
 80033f8:	4619      	mov	r1, r3
 80033fa:	4806      	ldr	r0, [pc, #24]	; (8003414 <MX_TIM2_Init+0x98>)
 80033fc:	f005 f854 	bl	80084a8 <HAL_TIMEx_MasterConfigSynchronization>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003406:	f000 fba1 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800340a:	bf00      	nop
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	20000adc 	.word	0x20000adc

08003418 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800341c:	4b11      	ldr	r3, [pc, #68]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 800341e:	4a12      	ldr	r2, [pc, #72]	; (8003468 <MX_USART1_UART_Init+0x50>)
 8003420:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003422:	4b10      	ldr	r3, [pc, #64]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 8003424:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003428:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800342a:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 800342c:	2200      	movs	r2, #0
 800342e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003430:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 8003432:	2200      	movs	r2, #0
 8003434:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003436:	4b0b      	ldr	r3, [pc, #44]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 8003438:	2200      	movs	r2, #0
 800343a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800343c:	4b09      	ldr	r3, [pc, #36]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 800343e:	220c      	movs	r2, #12
 8003440:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003442:	4b08      	ldr	r3, [pc, #32]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 8003444:	2200      	movs	r2, #0
 8003446:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003448:	4b06      	ldr	r3, [pc, #24]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 800344a:	2200      	movs	r2, #0
 800344c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800344e:	4805      	ldr	r0, [pc, #20]	; (8003464 <MX_USART1_UART_Init+0x4c>)
 8003450:	f005 f8d1 	bl	80085f6 <HAL_UART_Init>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800345a:	f000 fb77 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800345e:	bf00      	nop
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20000a5c 	.word	0x20000a5c
 8003468:	40013800 	.word	0x40013800

0800346c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003470:	4b11      	ldr	r3, [pc, #68]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 8003472:	4a12      	ldr	r2, [pc, #72]	; (80034bc <MX_USART2_UART_Init+0x50>)
 8003474:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003476:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 8003478:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800347c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800347e:	4b0e      	ldr	r3, [pc, #56]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 8003480:	2200      	movs	r2, #0
 8003482:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003484:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 8003486:	2200      	movs	r2, #0
 8003488:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800348a:	4b0b      	ldr	r3, [pc, #44]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 800348c:	2200      	movs	r2, #0
 800348e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003490:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 8003492:	220c      	movs	r2, #12
 8003494:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003496:	4b08      	ldr	r3, [pc, #32]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 8003498:	2200      	movs	r2, #0
 800349a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800349c:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 800349e:	2200      	movs	r2, #0
 80034a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80034a2:	4805      	ldr	r0, [pc, #20]	; (80034b8 <MX_USART2_UART_Init+0x4c>)
 80034a4:	f005 f8a7 	bl	80085f6 <HAL_UART_Init>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80034ae:	f000 fb4d 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000b1c 	.word	0x20000b1c
 80034bc:	40004400 	.word	0x40004400

080034c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80034c4:	4b11      	ldr	r3, [pc, #68]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034c6:	4a12      	ldr	r2, [pc, #72]	; (8003510 <MX_USART3_UART_Init+0x50>)
 80034c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80034ca:	4b10      	ldr	r3, [pc, #64]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80034d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80034d2:	4b0e      	ldr	r3, [pc, #56]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034d8:	4b0c      	ldr	r3, [pc, #48]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034da:	2200      	movs	r2, #0
 80034dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80034de:	4b0b      	ldr	r3, [pc, #44]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034e4:	4b09      	ldr	r3, [pc, #36]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034e6:	220c      	movs	r2, #12
 80034e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034ea:	4b08      	ldr	r3, [pc, #32]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034f0:	4b06      	ldr	r3, [pc, #24]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80034f6:	4805      	ldr	r0, [pc, #20]	; (800350c <MX_USART3_UART_Init+0x4c>)
 80034f8:	f005 f87d 	bl	80085f6 <HAL_UART_Init>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003502:	f000 fb23 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	200007c8 	.word	0x200007c8
 8003510:	40004800 	.word	0x40004800

08003514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800351a:	4b0c      	ldr	r3, [pc, #48]	; (800354c <MX_DMA_Init+0x38>)
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	4a0b      	ldr	r2, [pc, #44]	; (800354c <MX_DMA_Init+0x38>)
 8003520:	f043 0301 	orr.w	r3, r3, #1
 8003524:	6153      	str	r3, [r2, #20]
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <MX_DMA_Init+0x38>)
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	607b      	str	r3, [r7, #4]
 8003530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003532:	2200      	movs	r2, #0
 8003534:	2100      	movs	r1, #0
 8003536:	200d      	movs	r0, #13
 8003538:	f001 fc2f 	bl	8004d9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800353c:	200d      	movs	r0, #13
 800353e:	f001 fc48 	bl	8004dd2 <HAL_NVIC_EnableIRQ>

}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40021000 	.word	0x40021000

08003550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003556:	f107 0310 	add.w	r3, r7, #16
 800355a:	2200      	movs	r2, #0
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	605a      	str	r2, [r3, #4]
 8003560:	609a      	str	r2, [r3, #8]
 8003562:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003564:	4b46      	ldr	r3, [pc, #280]	; (8003680 <MX_GPIO_Init+0x130>)
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	4a45      	ldr	r2, [pc, #276]	; (8003680 <MX_GPIO_Init+0x130>)
 800356a:	f043 0310 	orr.w	r3, r3, #16
 800356e:	6193      	str	r3, [r2, #24]
 8003570:	4b43      	ldr	r3, [pc, #268]	; (8003680 <MX_GPIO_Init+0x130>)
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	f003 0310 	and.w	r3, r3, #16
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800357c:	4b40      	ldr	r3, [pc, #256]	; (8003680 <MX_GPIO_Init+0x130>)
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	4a3f      	ldr	r2, [pc, #252]	; (8003680 <MX_GPIO_Init+0x130>)
 8003582:	f043 0320 	orr.w	r3, r3, #32
 8003586:	6193      	str	r3, [r2, #24]
 8003588:	4b3d      	ldr	r3, [pc, #244]	; (8003680 <MX_GPIO_Init+0x130>)
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	f003 0320 	and.w	r3, r3, #32
 8003590:	60bb      	str	r3, [r7, #8]
 8003592:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003594:	4b3a      	ldr	r3, [pc, #232]	; (8003680 <MX_GPIO_Init+0x130>)
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	4a39      	ldr	r2, [pc, #228]	; (8003680 <MX_GPIO_Init+0x130>)
 800359a:	f043 0304 	orr.w	r3, r3, #4
 800359e:	6193      	str	r3, [r2, #24]
 80035a0:	4b37      	ldr	r3, [pc, #220]	; (8003680 <MX_GPIO_Init+0x130>)
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ac:	4b34      	ldr	r3, [pc, #208]	; (8003680 <MX_GPIO_Init+0x130>)
 80035ae:	699b      	ldr	r3, [r3, #24]
 80035b0:	4a33      	ldr	r2, [pc, #204]	; (8003680 <MX_GPIO_Init+0x130>)
 80035b2:	f043 0308 	orr.w	r3, r3, #8
 80035b6:	6193      	str	r3, [r2, #24]
 80035b8:	4b31      	ldr	r3, [pc, #196]	; (8003680 <MX_GPIO_Init+0x130>)
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	603b      	str	r3, [r7, #0]
 80035c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80035c4:	2200      	movs	r2, #0
 80035c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035ca:	482e      	ldr	r0, [pc, #184]	; (8003684 <MX_GPIO_Init+0x134>)
 80035cc:	f001 fff1 	bl	80055b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_M25Q_Pin|GPIO_PIN_3, GPIO_PIN_RESET);
 80035d0:	2200      	movs	r2, #0
 80035d2:	f241 0108 	movw	r1, #4104	; 0x1008
 80035d6:	482c      	ldr	r0, [pc, #176]	; (8003688 <MX_GPIO_Init+0x138>)
 80035d8:	f001 ffeb 	bl	80055b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 80035dc:	2200      	movs	r2, #0
 80035de:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 80035e2:	482a      	ldr	r0, [pc, #168]	; (800368c <MX_GPIO_Init+0x13c>)
 80035e4:	f001 ffe5 	bl	80055b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80035e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ee:	2301      	movs	r3, #1
 80035f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f2:	2300      	movs	r3, #0
 80035f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f6:	2302      	movs	r3, #2
 80035f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035fa:	f107 0310 	add.w	r3, r7, #16
 80035fe:	4619      	mov	r1, r3
 8003600:	4820      	ldr	r0, [pc, #128]	; (8003684 <MX_GPIO_Init+0x134>)
 8003602:	f001 fe65 	bl	80052d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_M25Q_Pin */
  GPIO_InitStruct.Pin = CS_M25Q_Pin;
 8003606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800360a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800360c:	2301      	movs	r3, #1
 800360e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003610:	2300      	movs	r3, #0
 8003612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003614:	2301      	movs	r3, #1
 8003616:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_M25Q_GPIO_Port, &GPIO_InitStruct);
 8003618:	f107 0310 	add.w	r3, r7, #16
 800361c:	4619      	mov	r1, r3
 800361e:	481a      	ldr	r0, [pc, #104]	; (8003688 <MX_GPIO_Init+0x138>)
 8003620:	f001 fe56 	bl	80052d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8003624:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 8003628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800362a:	2301      	movs	r3, #1
 800362c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362e:	2300      	movs	r3, #0
 8003630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003632:	2302      	movs	r3, #2
 8003634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003636:	f107 0310 	add.w	r3, r7, #16
 800363a:	4619      	mov	r1, r3
 800363c:	4813      	ldr	r0, [pc, #76]	; (800368c <MX_GPIO_Init+0x13c>)
 800363e:	f001 fe47 	bl	80052d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003642:	2308      	movs	r3, #8
 8003644:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003646:	2301      	movs	r3, #1
 8003648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364a:	2300      	movs	r3, #0
 800364c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364e:	2302      	movs	r3, #2
 8003650:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003652:	f107 0310 	add.w	r3, r7, #16
 8003656:	4619      	mov	r1, r3
 8003658:	480b      	ldr	r0, [pc, #44]	; (8003688 <MX_GPIO_Init+0x138>)
 800365a:	f001 fe39 	bl	80052d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 800365e:	f44f 734c 	mov.w	r3, #816	; 0x330
 8003662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003664:	2300      	movs	r3, #0
 8003666:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003668:	2302      	movs	r3, #2
 800366a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800366c:	f107 0310 	add.w	r3, r7, #16
 8003670:	4619      	mov	r1, r3
 8003672:	4805      	ldr	r0, [pc, #20]	; (8003688 <MX_GPIO_Init+0x138>)
 8003674:	f001 fe2c 	bl	80052d0 <HAL_GPIO_Init>

}
 8003678:	bf00      	nop
 800367a:	3720      	adds	r7, #32
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40021000 	.word	0x40021000
 8003684:	40011000 	.word	0x40011000
 8003688:	40010c00 	.word	0x40010c00
 800368c:	40010800 	.word	0x40010800

08003690 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */


// ----------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
        if(htim->Instance == TIM2) //check if the interrupt comes from TIM2
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a0:	d102      	bne.n	80036a8 <HAL_TIM_PeriodElapsedCallback+0x18>
        {
        	//read_T_and_H_SI7021();
        	interrupt_flag = 1;
 80036a2:	4b04      	ldr	r3, [pc, #16]	; (80036b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80036a4:	2201      	movs	r2, #1
 80036a6:	701a      	strb	r2, [r3, #0]
        }
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	20000289 	.word	0x20000289

080036b8 <buzzer_fricvency_setings>:
// ----------------------------------------------------------------------------
// Function for generate
void buzzer_fricvency_setings(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 80036b8:	b084      	sub	sp, #16
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b088      	sub	sp, #32
 80036be:	af00      	add	r7, sp, #0
 80036c0:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80036c4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	 HAL_TIM_PWM_Stop(&timer, channel); // stop generation of pwm
 80036c8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80036ca:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80036ce:	f004 f951 	bl	8007974 <HAL_TIM_PWM_Stop>
	 TIM_OC_InitTypeDef sConfigOC;
	 timer.Init.Prescaler = 720;
 80036d2:	f44f 7334 	mov.w	r3, #720	; 0x2d0
 80036d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	 timer.Init.Period = period; // set the period duration
 80036d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80036dc:	637b      	str	r3, [r7, #52]	; 0x34
	 HAL_TIM_PWM_Init(&timer); // reinititialise with new period value
 80036de:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80036e2:	f004 f8e0 	bl	80078a6 <HAL_TIM_PWM_Init>
	 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036e6:	2360      	movs	r3, #96	; 0x60
 80036e8:	607b      	str	r3, [r7, #4]
	 sConfigOC.Pulse = pulse; // set the pulse duration
 80036ea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80036ee:	60bb      	str	r3, [r7, #8]
	 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036f0:	2300      	movs	r3, #0
 80036f2:	60fb      	str	r3, [r7, #12]
	 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
	 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 80036f8:	1d3b      	adds	r3, r7, #4
 80036fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036fc:	4619      	mov	r1, r3
 80036fe:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8003702:	f004 fa8b 	bl	8007c1c <HAL_TIM_PWM_ConfigChannel>
	 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 8003706:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003708:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800370c:	f004 f900 	bl	8007910 <HAL_TIM_PWM_Start>
}
 8003710:	bf00      	nop
 8003712:	3720      	adds	r7, #32
 8003714:	46bd      	mov	sp, r7
 8003716:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800371a:	b004      	add	sp, #16
 800371c:	4770      	bx	lr
	...

08003720 <read_one_sign_from_keyboard>:
// ---------------------------------------------------------------------------
/*
  Its function read one sing from keyboard
 */
char read_one_sign_from_keyboard(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
	  // 2.       
	  //
	  //HAL_Delay(100);

	  char sign = 0;
 8003726:	2300      	movs	r3, #0
 8003728:	71fb      	strb	r3, [r7, #7]
	  uint8_t readed_status = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	71bb      	strb	r3, [r7, #6]

	  readed_status = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	71bb      	strb	r3, [r7, #6]
	  uint8_t i = 0;
 8003732:	2300      	movs	r3, #0
 8003734:	717b      	strb	r3, [r7, #5]

	  for(i=1; i<=4; i++)
 8003736:	2301      	movs	r3, #1
 8003738:	717b      	strb	r3, [r7, #5]
 800373a:	e118      	b.n	800396e <read_one_sign_from_keyboard+0x24e>
	  {
		  if((i == 1) && (readed_status != 1))
 800373c:	797b      	ldrb	r3, [r7, #5]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d142      	bne.n	80037c8 <read_one_sign_from_keyboard+0xa8>
 8003742:	79bb      	ldrb	r3, [r7, #6]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d03f      	beq.n	80037c8 <read_one_sign_from_keyboard+0xa8>
		  {
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);     // For detect 123A
 8003748:	2201      	movs	r2, #1
 800374a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800374e:	488c      	ldr	r0, [pc, #560]	; (8003980 <read_one_sign_from_keyboard+0x260>)
 8003750:	f001 ff2f 	bl	80055b2 <HAL_GPIO_WritePin>
			  HAL_Delay(1);
 8003754:	2001      	movs	r0, #1
 8003756:	f001 fa27 	bl	8004ba8 <HAL_Delay>
			  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 800375a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800375e:	4889      	ldr	r0, [pc, #548]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003760:	f001 ff10 	bl	8005584 <HAL_GPIO_ReadPin>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d004      	beq.n	8003774 <read_one_sign_from_keyboard+0x54>
			  {
			  		sign = 'A';
 800376a:	2341      	movs	r3, #65	; 0x41
 800376c:	71fb      	strb	r3, [r7, #7]
			  		readed_status = 1;
 800376e:	2301      	movs	r3, #1
 8003770:	71bb      	strb	r3, [r7, #6]
 8003772:	e023      	b.n	80037bc <read_one_sign_from_keyboard+0x9c>
			  }

			  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003778:	4882      	ldr	r0, [pc, #520]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 800377a:	f001 ff03 	bl	8005584 <HAL_GPIO_ReadPin>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d004      	beq.n	800378e <read_one_sign_from_keyboard+0x6e>
			  {
			  		sign = '3';
 8003784:	2333      	movs	r3, #51	; 0x33
 8003786:	71fb      	strb	r3, [r7, #7]
			  		readed_status = 1;
 8003788:	2301      	movs	r3, #1
 800378a:	71bb      	strb	r3, [r7, #6]
 800378c:	e016      	b.n	80037bc <read_one_sign_from_keyboard+0x9c>
			  }

			  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 800378e:	2120      	movs	r1, #32
 8003790:	487c      	ldr	r0, [pc, #496]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003792:	f001 fef7 	bl	8005584 <HAL_GPIO_ReadPin>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d004      	beq.n	80037a6 <read_one_sign_from_keyboard+0x86>
			  {
			  	    sign = '2';
 800379c:	2332      	movs	r3, #50	; 0x32
 800379e:	71fb      	strb	r3, [r7, #7]
			  	    readed_status = 1;
 80037a0:	2301      	movs	r3, #1
 80037a2:	71bb      	strb	r3, [r7, #6]
 80037a4:	e00a      	b.n	80037bc <read_one_sign_from_keyboard+0x9c>
			  }

			  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 80037a6:	2110      	movs	r1, #16
 80037a8:	4876      	ldr	r0, [pc, #472]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 80037aa:	f001 feeb 	bl	8005584 <HAL_GPIO_ReadPin>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <read_one_sign_from_keyboard+0x9c>
			  {
			  		sign = '1';
 80037b4:	2331      	movs	r3, #49	; 0x31
 80037b6:	71fb      	strb	r3, [r7, #7]
			  		readed_status = 1;
 80037b8:	2301      	movs	r3, #1
 80037ba:	71bb      	strb	r3, [r7, #6]
			  }
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 80037bc:	2200      	movs	r2, #0
 80037be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80037c2:	486f      	ldr	r0, [pc, #444]	; (8003980 <read_one_sign_from_keyboard+0x260>)
 80037c4:	f001 fef5 	bl	80055b2 <HAL_GPIO_WritePin>
		  }

		  if((i == 2) && (readed_status != 1))
 80037c8:	797b      	ldrb	r3, [r7, #5]
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d142      	bne.n	8003854 <read_one_sign_from_keyboard+0x134>
 80037ce:	79bb      	ldrb	r3, [r7, #6]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d03f      	beq.n	8003854 <read_one_sign_from_keyboard+0x134>
		  {
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);     // For detect 123A
 80037d4:	2201      	movs	r2, #1
 80037d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037da:	4869      	ldr	r0, [pc, #420]	; (8003980 <read_one_sign_from_keyboard+0x260>)
 80037dc:	f001 fee9 	bl	80055b2 <HAL_GPIO_WritePin>
				HAL_Delay(1);
 80037e0:	2001      	movs	r0, #1
 80037e2:	f001 f9e1 	bl	8004ba8 <HAL_Delay>
				if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 80037e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80037ea:	4866      	ldr	r0, [pc, #408]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 80037ec:	f001 feca 	bl	8005584 <HAL_GPIO_ReadPin>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <read_one_sign_from_keyboard+0xe0>
				{
					  sign = 'B';
 80037f6:	2342      	movs	r3, #66	; 0x42
 80037f8:	71fb      	strb	r3, [r7, #7]
					  readed_status = 1;
 80037fa:	2301      	movs	r3, #1
 80037fc:	71bb      	strb	r3, [r7, #6]
 80037fe:	e023      	b.n	8003848 <read_one_sign_from_keyboard+0x128>
				}

				else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003800:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003804:	485f      	ldr	r0, [pc, #380]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003806:	f001 febd 	bl	8005584 <HAL_GPIO_ReadPin>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d004      	beq.n	800381a <read_one_sign_from_keyboard+0xfa>
				{
					  sign = '6';
 8003810:	2336      	movs	r3, #54	; 0x36
 8003812:	71fb      	strb	r3, [r7, #7]
					  readed_status = 1;
 8003814:	2301      	movs	r3, #1
 8003816:	71bb      	strb	r3, [r7, #6]
 8003818:	e016      	b.n	8003848 <read_one_sign_from_keyboard+0x128>
				}

				else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 800381a:	2120      	movs	r1, #32
 800381c:	4859      	ldr	r0, [pc, #356]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 800381e:	f001 feb1 	bl	8005584 <HAL_GPIO_ReadPin>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d004      	beq.n	8003832 <read_one_sign_from_keyboard+0x112>
				{
					  sign = '5';
 8003828:	2335      	movs	r3, #53	; 0x35
 800382a:	71fb      	strb	r3, [r7, #7]
					  readed_status = 1;
 800382c:	2301      	movs	r3, #1
 800382e:	71bb      	strb	r3, [r7, #6]
 8003830:	e00a      	b.n	8003848 <read_one_sign_from_keyboard+0x128>
				}

				else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8003832:	2110      	movs	r1, #16
 8003834:	4853      	ldr	r0, [pc, #332]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003836:	f001 fea5 	bl	8005584 <HAL_GPIO_ReadPin>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d003      	beq.n	8003848 <read_one_sign_from_keyboard+0x128>
				{
					  sign = '4';
 8003840:	2334      	movs	r3, #52	; 0x34
 8003842:	71fb      	strb	r3, [r7, #7]
					  readed_status = 1;
 8003844:	2301      	movs	r3, #1
 8003846:	71bb      	strb	r3, [r7, #6]
				}
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8003848:	2200      	movs	r2, #0
 800384a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800384e:	484c      	ldr	r0, [pc, #304]	; (8003980 <read_one_sign_from_keyboard+0x260>)
 8003850:	f001 feaf 	bl	80055b2 <HAL_GPIO_WritePin>
			}

		    if((i == 3) && (readed_status != 1))
 8003854:	797b      	ldrb	r3, [r7, #5]
 8003856:	2b03      	cmp	r3, #3
 8003858:	d142      	bne.n	80038e0 <read_one_sign_from_keyboard+0x1c0>
 800385a:	79bb      	ldrb	r3, [r7, #6]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d03f      	beq.n	80038e0 <read_one_sign_from_keyboard+0x1c0>
		 	{
		 		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);     // For detect 123A
 8003860:	2201      	movs	r2, #1
 8003862:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003866:	4846      	ldr	r0, [pc, #280]	; (8003980 <read_one_sign_from_keyboard+0x260>)
 8003868:	f001 fea3 	bl	80055b2 <HAL_GPIO_WritePin>
		 		HAL_Delay(1);
 800386c:	2001      	movs	r0, #1
 800386e:	f001 f99b 	bl	8004ba8 <HAL_Delay>
		 		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8003872:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003876:	4843      	ldr	r0, [pc, #268]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003878:	f001 fe84 	bl	8005584 <HAL_GPIO_ReadPin>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d004      	beq.n	800388c <read_one_sign_from_keyboard+0x16c>
		 		{
		 			sign = 'C';
 8003882:	2343      	movs	r3, #67	; 0x43
 8003884:	71fb      	strb	r3, [r7, #7]
		 			readed_status = 1;
 8003886:	2301      	movs	r3, #1
 8003888:	71bb      	strb	r3, [r7, #6]
 800388a:	e023      	b.n	80038d4 <read_one_sign_from_keyboard+0x1b4>
		 		}

		 		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 800388c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003890:	483c      	ldr	r0, [pc, #240]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003892:	f001 fe77 	bl	8005584 <HAL_GPIO_ReadPin>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d004      	beq.n	80038a6 <read_one_sign_from_keyboard+0x186>
		 		{
		 			sign = '9';
 800389c:	2339      	movs	r3, #57	; 0x39
 800389e:	71fb      	strb	r3, [r7, #7]
		 			readed_status = 1;
 80038a0:	2301      	movs	r3, #1
 80038a2:	71bb      	strb	r3, [r7, #6]
 80038a4:	e016      	b.n	80038d4 <read_one_sign_from_keyboard+0x1b4>
		 		}

		 		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 80038a6:	2120      	movs	r1, #32
 80038a8:	4836      	ldr	r0, [pc, #216]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 80038aa:	f001 fe6b 	bl	8005584 <HAL_GPIO_ReadPin>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d004      	beq.n	80038be <read_one_sign_from_keyboard+0x19e>
		 		{
		 			sign = '8';
 80038b4:	2338      	movs	r3, #56	; 0x38
 80038b6:	71fb      	strb	r3, [r7, #7]
		 			readed_status = 1;
 80038b8:	2301      	movs	r3, #1
 80038ba:	71bb      	strb	r3, [r7, #6]
 80038bc:	e00a      	b.n	80038d4 <read_one_sign_from_keyboard+0x1b4>
		 		}

		 		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 80038be:	2110      	movs	r1, #16
 80038c0:	4830      	ldr	r0, [pc, #192]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 80038c2:	f001 fe5f 	bl	8005584 <HAL_GPIO_ReadPin>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <read_one_sign_from_keyboard+0x1b4>
		 		{
		 			 sign = '7';
 80038cc:	2337      	movs	r3, #55	; 0x37
 80038ce:	71fb      	strb	r3, [r7, #7]
		 			readed_status = 1;
 80038d0:	2301      	movs	r3, #1
 80038d2:	71bb      	strb	r3, [r7, #6]
		 		}
		 		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 80038d4:	2200      	movs	r2, #0
 80038d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038da:	4829      	ldr	r0, [pc, #164]	; (8003980 <read_one_sign_from_keyboard+0x260>)
 80038dc:	f001 fe69 	bl	80055b2 <HAL_GPIO_WritePin>
		 	}


		    if((i == 3) && (readed_status != 1))
 80038e0:	797b      	ldrb	r3, [r7, #5]
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d140      	bne.n	8003968 <read_one_sign_from_keyboard+0x248>
 80038e6:	79bb      	ldrb	r3, [r7, #6]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d03d      	beq.n	8003968 <read_one_sign_from_keyboard+0x248>
		   		 	{
		   		 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);     // For detect 123A
 80038ec:	2201      	movs	r2, #1
 80038ee:	2108      	movs	r1, #8
 80038f0:	4824      	ldr	r0, [pc, #144]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 80038f2:	f001 fe5e 	bl	80055b2 <HAL_GPIO_WritePin>
		   		 		HAL_Delay(1);
 80038f6:	2001      	movs	r0, #1
 80038f8:	f001 f956 	bl	8004ba8 <HAL_Delay>
		   		 		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 80038fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003900:	4820      	ldr	r0, [pc, #128]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003902:	f001 fe3f 	bl	8005584 <HAL_GPIO_ReadPin>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <read_one_sign_from_keyboard+0x1f6>
		   		 		{
		   		 			sign = 'D';
 800390c:	2344      	movs	r3, #68	; 0x44
 800390e:	71fb      	strb	r3, [r7, #7]
		   		 			readed_status = 1;
 8003910:	2301      	movs	r3, #1
 8003912:	71bb      	strb	r3, [r7, #6]
 8003914:	e023      	b.n	800395e <read_one_sign_from_keyboard+0x23e>
		   		 		}

		   		 		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003916:	f44f 7180 	mov.w	r1, #256	; 0x100
 800391a:	481a      	ldr	r0, [pc, #104]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 800391c:	f001 fe32 	bl	8005584 <HAL_GPIO_ReadPin>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d004      	beq.n	8003930 <read_one_sign_from_keyboard+0x210>
		   		 		{
		   		 			sign = '#';
 8003926:	2323      	movs	r3, #35	; 0x23
 8003928:	71fb      	strb	r3, [r7, #7]
		   		 			readed_status = 1;
 800392a:	2301      	movs	r3, #1
 800392c:	71bb      	strb	r3, [r7, #6]
 800392e:	e016      	b.n	800395e <read_one_sign_from_keyboard+0x23e>
		   		 		}

		   		 		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8003930:	2120      	movs	r1, #32
 8003932:	4814      	ldr	r0, [pc, #80]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003934:	f001 fe26 	bl	8005584 <HAL_GPIO_ReadPin>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d004      	beq.n	8003948 <read_one_sign_from_keyboard+0x228>
		   		 		{
		   		 			sign = '0';
 800393e:	2330      	movs	r3, #48	; 0x30
 8003940:	71fb      	strb	r3, [r7, #7]
		   		 			readed_status = 1;
 8003942:	2301      	movs	r3, #1
 8003944:	71bb      	strb	r3, [r7, #6]
 8003946:	e00a      	b.n	800395e <read_one_sign_from_keyboard+0x23e>
		   		 		}

		   		 		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8003948:	2110      	movs	r1, #16
 800394a:	480e      	ldr	r0, [pc, #56]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 800394c:	f001 fe1a 	bl	8005584 <HAL_GPIO_ReadPin>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <read_one_sign_from_keyboard+0x23e>
		   		 		{
		   		 			 sign = '*';
 8003956:	232a      	movs	r3, #42	; 0x2a
 8003958:	71fb      	strb	r3, [r7, #7]
		   		 			readed_status = 1;
 800395a:	2301      	movs	r3, #1
 800395c:	71bb      	strb	r3, [r7, #6]
		   		 		}
		   		 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 800395e:	2200      	movs	r2, #0
 8003960:	2108      	movs	r1, #8
 8003962:	4808      	ldr	r0, [pc, #32]	; (8003984 <read_one_sign_from_keyboard+0x264>)
 8003964:	f001 fe25 	bl	80055b2 <HAL_GPIO_WritePin>
	  for(i=1; i<=4; i++)
 8003968:	797b      	ldrb	r3, [r7, #5]
 800396a:	3301      	adds	r3, #1
 800396c:	717b      	strb	r3, [r7, #5]
 800396e:	797b      	ldrb	r3, [r7, #5]
 8003970:	2b04      	cmp	r3, #4
 8003972:	f67f aee3 	bls.w	800373c <read_one_sign_from_keyboard+0x1c>
		   		 	}
	  }
	  return sign;
 8003976:	79fb      	ldrb	r3, [r7, #7]
}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40010800 	.word	0x40010800
 8003984:	40010c00 	.word	0x40010c00

08003988 <gps_mode>:
// ----------------------------------------------------------------------------
int gps_mode(sign)
{
 8003988:	b5b0      	push	{r4, r5, r7, lr}
 800398a:	b092      	sub	sp, #72	; 0x48
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	// Clearn OLED
	ssd1306_Fill(Black);
 8003990:	2000      	movs	r0, #0
 8003992:	f000 fbe5 	bl	8004160 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8003996:	f000 fc05 	bl	80041a4 <ssd1306_UpdateScreen>
	// Print mode in head
	char str_gps[50]={0};
 800399a:	f107 030c 	add.w	r3, r7, #12
 800399e:	2232      	movs	r2, #50	; 0x32
 80039a0:	2100      	movs	r1, #0
 80039a2:	4618      	mov	r0, r3
 80039a4:	f005 fbe0 	bl	8009168 <memset>
	memset(str_gps, 0 , sizeof(str_gps));
 80039a8:	f107 030c 	add.w	r3, r7, #12
 80039ac:	2232      	movs	r2, #50	; 0x32
 80039ae:	2100      	movs	r1, #0
 80039b0:	4618      	mov	r0, r3
 80039b2:	f005 fbd9 	bl	8009168 <memset>
	sprintf(str_gps,"%s", "1.GPS: waiting...");
 80039b6:	f107 030c 	add.w	r3, r7, #12
 80039ba:	4a5a      	ldr	r2, [pc, #360]	; (8003b24 <gps_mode+0x19c>)
 80039bc:	461c      	mov	r4, r3
 80039be:	4615      	mov	r5, r2
 80039c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c4:	682b      	ldr	r3, [r5, #0]
 80039c6:	8023      	strh	r3, [r4, #0]
	ssd1306_SetCursor(00, 00);
 80039c8:	2100      	movs	r1, #0
 80039ca:	2000      	movs	r0, #0
 80039cc:	f000 fd20 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str_gps, Font_7x10, White);
 80039d0:	4a55      	ldr	r2, [pc, #340]	; (8003b28 <gps_mode+0x1a0>)
 80039d2:	f107 000c 	add.w	r0, r7, #12
 80039d6:	2301      	movs	r3, #1
 80039d8:	ca06      	ldmia	r2, {r1, r2}
 80039da:	f000 fcf3 	bl	80043c4 <ssd1306_WriteString>
	memset(str_gps, 0 , sizeof(str_gps));
 80039de:	f107 030c 	add.w	r3, r7, #12
 80039e2:	2232      	movs	r2, #50	; 0x32
 80039e4:	2100      	movs	r1, #0
 80039e6:	4618      	mov	r0, r3
 80039e8:	f005 fbbe 	bl	8009168 <memset>

	ssd1306_UpdateScreen();
 80039ec:	f000 fbda 	bl	80041a4 <ssd1306_UpdateScreen>

	uint8_t broken_packet_counter = 0;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	do                                                            	// Wait on choie
	{
		sign = read_one_sign_from_keyboard();                       // Read sign from keyboard
 80039f6:	f7ff fe93 	bl	8003720 <read_one_sign_from_keyboard>
 80039fa:	4603      	mov	r3, r0
 80039fc:	607b      	str	r3, [r7, #4]

		if(sign == '*')    	// If select EXIT  // Exit in main menu
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b2a      	cmp	r3, #42	; 0x2a
 8003a02:	d112      	bne.n	8003a2a <gps_mode+0xa2>
		{
			// Clear all OLED
			ssd1306_Fill(Black);
 8003a04:	2000      	movs	r0, #0
 8003a06:	f000 fbab 	bl	8004160 <ssd1306_Fill>
			ssd1306_UpdateScreen();
 8003a0a:	f000 fbcb 	bl	80041a4 <ssd1306_UpdateScreen>

			GPS_MODE = false;
 8003a0e:	4b47      	ldr	r3, [pc, #284]	; (8003b2c <gps_mode+0x1a4>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]
			GSM_MODE = false;
 8003a14:	4b46      	ldr	r3, [pc, #280]	; (8003b30 <gps_mode+0x1a8>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
			FINGERPRINT_MODE = false;
 8003a1a:	4b46      	ldr	r3, [pc, #280]	; (8003b34 <gps_mode+0x1ac>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	701a      	strb	r2, [r3, #0]
			SENSORS_MODE = false;
 8003a20:	4b45      	ldr	r3, [pc, #276]	; (8003b38 <gps_mode+0x1b0>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	701a      	strb	r2, [r3, #0]

			return 1;   // Flag_fro exit from there
 8003a26:	2301      	movs	r3, #1
 8003a28:	e078      	b.n	8003b1c <gps_mode+0x194>
		}
		else
		{
			// Parsing data form GPS
			parsing_GPS(GPS_buff, 512);
 8003a2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a2e:	4843      	ldr	r0, [pc, #268]	; (8003b3c <gps_mode+0x1b4>)
 8003a30:	f7fe f90c 	bl	8001c4c <parsing_GPS>
			int GPS_SELECTED = 1;							// Flag for print GPS data on OLED
 8003a34:	2301      	movs	r3, #1
 8003a36:	643b      	str	r3, [r7, #64]	; 0x40
			OLED_prinr_all_data(GPS_SELECTED);
 8003a38:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003a3a:	f000 f89c 	bl	8003b76 <OLED_prinr_all_data>

			if(GPGGA_data_is_ready == 1)					// Check if data from GPS device was correct ( parsed GPGLL line correct)
 8003a3e:	4b40      	ldr	r3, [pc, #256]	; (8003b40 <gps_mode+0x1b8>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d12b      	bne.n	8003a9e <gps_mode+0x116>
			{
				// Print the data that GPS is valid
				memset(str_gps, 0 , sizeof(str_gps));
 8003a46:	f107 030c 	add.w	r3, r7, #12
 8003a4a:	2232      	movs	r2, #50	; 0x32
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f005 fb8a 	bl	8009168 <memset>
				sprintf(str_gps,"%s", "1.GPS: OK            ");
 8003a54:	f107 030c 	add.w	r3, r7, #12
 8003a58:	4a3a      	ldr	r2, [pc, #232]	; (8003b44 <gps_mode+0x1bc>)
 8003a5a:	461c      	mov	r4, r3
 8003a5c:	4615      	mov	r5, r2
 8003a5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a62:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003a66:	6020      	str	r0, [r4, #0]
 8003a68:	3404      	adds	r4, #4
 8003a6a:	8021      	strh	r1, [r4, #0]
				ssd1306_SetCursor(00, 00);
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f000 fcce 	bl	8004410 <ssd1306_SetCursor>
				ssd1306_WriteString(str_gps, Font_7x10, White);
 8003a74:	4a2c      	ldr	r2, [pc, #176]	; (8003b28 <gps_mode+0x1a0>)
 8003a76:	f107 000c 	add.w	r0, r7, #12
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	ca06      	ldmia	r2, {r1, r2}
 8003a7e:	f000 fca1 	bl	80043c4 <ssd1306_WriteString>
				memset(str_gps, 0 , sizeof(str_gps));
 8003a82:	f107 030c 	add.w	r3, r7, #12
 8003a86:	2232      	movs	r2, #50	; 0x32
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f005 fb6c 	bl	8009168 <memset>

				//receive_gps_signal = 0;
				broken_packet_counter = 0;
 8003a90:	2300      	movs	r3, #0
 8003a92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				GPGGA_data_is_ready = 0;
 8003a96:	4b2a      	ldr	r3, [pc, #168]	; (8003b40 <gps_mode+0x1b8>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	e038      	b.n	8003b10 <gps_mode+0x188>
			}
			else
			{
				broken_packet_counter ++;
 8003a9e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				//HAL_Delay(500);
				if((GPGGA_data_is_ready != 1) && (broken_packet_counter >= 20))
 8003aa8:	4b25      	ldr	r3, [pc, #148]	; (8003b40 <gps_mode+0x1b8>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d02f      	beq.n	8003b10 <gps_mode+0x188>
 8003ab0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ab4:	2b13      	cmp	r3, #19
 8003ab6:	d92b      	bls.n	8003b10 <gps_mode+0x188>
				{
					// Print the data that GPS is does not valid
					GPGGA_data_is_ready = 0;
 8003ab8:	4b21      	ldr	r3, [pc, #132]	; (8003b40 <gps_mode+0x1b8>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]
					broken_packet_counter = 0;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

					memset(str_gps, 0 , sizeof(str_gps));
 8003ac4:	f107 030c 	add.w	r3, r7, #12
 8003ac8:	2232      	movs	r2, #50	; 0x32
 8003aca:	2100      	movs	r1, #0
 8003acc:	4618      	mov	r0, r3
 8003ace:	f005 fb4b 	bl	8009168 <memset>
					sprintf(str_gps,"%s", "1.GPS: NO SIGNAL  ");
 8003ad2:	f107 030c 	add.w	r3, r7, #12
 8003ad6:	4a1c      	ldr	r2, [pc, #112]	; (8003b48 <gps_mode+0x1c0>)
 8003ad8:	461c      	mov	r4, r3
 8003ada:	4615      	mov	r5, r2
 8003adc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ade:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ae0:	682b      	ldr	r3, [r5, #0]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	8022      	strh	r2, [r4, #0]
 8003ae6:	3402      	adds	r4, #2
 8003ae8:	0c1b      	lsrs	r3, r3, #16
 8003aea:	7023      	strb	r3, [r4, #0]
					ssd1306_SetCursor(00, 00);
 8003aec:	2100      	movs	r1, #0
 8003aee:	2000      	movs	r0, #0
 8003af0:	f000 fc8e 	bl	8004410 <ssd1306_SetCursor>
					ssd1306_WriteString(str_gps, Font_7x10, White);
 8003af4:	4a0c      	ldr	r2, [pc, #48]	; (8003b28 <gps_mode+0x1a0>)
 8003af6:	f107 000c 	add.w	r0, r7, #12
 8003afa:	2301      	movs	r3, #1
 8003afc:	ca06      	ldmia	r2, {r1, r2}
 8003afe:	f000 fc61 	bl	80043c4 <ssd1306_WriteString>
					memset(str_gps, 0 , sizeof(str_gps));
 8003b02:	f107 030c 	add.w	r3, r7, #12
 8003b06:	2232      	movs	r2, #50	; 0x32
 8003b08:	2100      	movs	r1, #0
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f005 fb2c 	bl	8009168 <memset>
				}
			}

			ssd1306_UpdateScreen();
 8003b10:	f000 fb48 	bl	80041a4 <ssd1306_UpdateScreen>
		}
	}while ( (sign != '*'));     // Select one from 3 modes
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b2a      	cmp	r3, #42	; 0x2a
 8003b18:	f47f af6d 	bne.w	80039f6 <gps_mode+0x6e>
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3748      	adds	r7, #72	; 0x48
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bdb0      	pop	{r4, r5, r7, pc}
 8003b24:	0800c7ac 	.word	0x0800c7ac
 8003b28:	20000030 	.word	0x20000030
 8003b2c:	20000285 	.word	0x20000285
 8003b30:	20000284 	.word	0x20000284
 8003b34:	20000286 	.word	0x20000286
 8003b38:	20000287 	.word	0x20000287
 8003b3c:	2000085c 	.word	0x2000085c
 8003b40:	20000238 	.word	0x20000238
 8003b44:	0800c7c0 	.word	0x0800c7c0
 8003b48:	0800c7d8 	.word	0x0800c7d8

08003b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr

08003b58 <init_oled>:

void print_GPS_data(void);

// -----------------------------------------------------------------------------------
void init_oled(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8003b5c:	f000 fa94 	bl	8004088 <ssd1306_Init>
	HAL_Delay(500);
 8003b60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b64:	f001 f820 	bl	8004ba8 <HAL_Delay>
	ssd1306_Fill(Black);
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f000 faf9 	bl	8004160 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8003b6e:	f000 fb19 	bl	80041a4 <ssd1306_UpdateScreen>
}
 8003b72:	bf00      	nop
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <OLED_prinr_all_data>:
		}
	}
}
// -----------------------------------------------------------------------------------
void OLED_prinr_all_data(int GPS_SELECTED)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b082      	sub	sp, #8
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
    // Print all data in OLED
    if(GPS_SELECTED == 1)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d101      	bne.n	8003b88 <OLED_prinr_all_data+0x12>
    {
    	print_GPS_data();
 8003b84:	f000 f898 	bl	8003cb8 <print_GPS_data>
    //    	if(SENSORS_SELECTED == 0)
    //        {
    //
    //        }

    ssd1306_UpdateScreen();
 8003b88:	f000 fb0c 	bl	80041a4 <ssd1306_UpdateScreen>
}
 8003b8c:	bf00      	nop
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <print_main_menu>:
// -----------------------------------------------------------------------------------
void print_main_menu(void)
{
 8003b94:	b5b0      	push	{r4, r5, r7, lr}
 8003b96:	b08e      	sub	sp, #56	; 0x38
 8003b98:	af00      	add	r7, sp, #0
	char str[50]={0};
 8003b9a:	1d3b      	adds	r3, r7, #4
 8003b9c:	2232      	movs	r2, #50	; 0x32
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f005 fae1 	bl	8009168 <memset>
	// Print message
	sprintf(str,"%s", " SELECT MODE...");
 8003ba6:	1d3b      	adds	r3, r7, #4
 8003ba8:	4a3d      	ldr	r2, [pc, #244]	; (8003ca0 <print_main_menu+0x10c>)
 8003baa:	461c      	mov	r4, r3
 8003bac:	4613      	mov	r3, r2
 8003bae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ssd1306_SetCursor(00, 00);
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	f000 fc2a 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003bbc:	4a39      	ldr	r2, [pc, #228]	; (8003ca4 <print_main_menu+0x110>)
 8003bbe:	1d38      	adds	r0, r7, #4
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	ca06      	ldmia	r2, {r1, r2}
 8003bc4:	f000 fbfe 	bl	80043c4 <ssd1306_WriteString>

	sprintf(str,"%s", "1.GPS MODE");
 8003bc8:	1d3b      	adds	r3, r7, #4
 8003bca:	4a37      	ldr	r2, [pc, #220]	; (8003ca8 <print_main_menu+0x114>)
 8003bcc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003bce:	c303      	stmia	r3!, {r0, r1}
 8003bd0:	801a      	strh	r2, [r3, #0]
 8003bd2:	3302      	adds	r3, #2
 8003bd4:	0c12      	lsrs	r2, r2, #16
 8003bd6:	701a      	strb	r2, [r3, #0]
	ssd1306_SetCursor(00, 16);
 8003bd8:	2110      	movs	r1, #16
 8003bda:	2000      	movs	r0, #0
 8003bdc:	f000 fc18 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003be0:	4a30      	ldr	r2, [pc, #192]	; (8003ca4 <print_main_menu+0x110>)
 8003be2:	1d38      	adds	r0, r7, #4
 8003be4:	2301      	movs	r3, #1
 8003be6:	ca06      	ldmia	r2, {r1, r2}
 8003be8:	f000 fbec 	bl	80043c4 <ssd1306_WriteString>
	memset(str, 0 , sizeof(str));
 8003bec:	1d3b      	adds	r3, r7, #4
 8003bee:	2232      	movs	r2, #50	; 0x32
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f005 fab8 	bl	8009168 <memset>

	sprintf(str,"%s", "2.GSM MODE");
 8003bf8:	1d3b      	adds	r3, r7, #4
 8003bfa:	4a2c      	ldr	r2, [pc, #176]	; (8003cac <print_main_menu+0x118>)
 8003bfc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003bfe:	c303      	stmia	r3!, {r0, r1}
 8003c00:	801a      	strh	r2, [r3, #0]
 8003c02:	3302      	adds	r3, #2
 8003c04:	0c12      	lsrs	r2, r2, #16
 8003c06:	701a      	strb	r2, [r3, #0]
	ssd1306_SetCursor(00, 26);
 8003c08:	211a      	movs	r1, #26
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	f000 fc00 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003c10:	4a24      	ldr	r2, [pc, #144]	; (8003ca4 <print_main_menu+0x110>)
 8003c12:	1d38      	adds	r0, r7, #4
 8003c14:	2301      	movs	r3, #1
 8003c16:	ca06      	ldmia	r2, {r1, r2}
 8003c18:	f000 fbd4 	bl	80043c4 <ssd1306_WriteString>
	memset(str, 0 , sizeof(str));
 8003c1c:	1d3b      	adds	r3, r7, #4
 8003c1e:	2232      	movs	r2, #50	; 0x32
 8003c20:	2100      	movs	r1, #0
 8003c22:	4618      	mov	r0, r3
 8003c24:	f005 faa0 	bl	8009168 <memset>

	sprintf(str,"%s", "3.FINGERPRINT MODE");
 8003c28:	1d3b      	adds	r3, r7, #4
 8003c2a:	4a21      	ldr	r2, [pc, #132]	; (8003cb0 <print_main_menu+0x11c>)
 8003c2c:	461c      	mov	r4, r3
 8003c2e:	4615      	mov	r5, r2
 8003c30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c34:	682b      	ldr	r3, [r5, #0]
 8003c36:	461a      	mov	r2, r3
 8003c38:	8022      	strh	r2, [r4, #0]
 8003c3a:	3402      	adds	r4, #2
 8003c3c:	0c1b      	lsrs	r3, r3, #16
 8003c3e:	7023      	strb	r3, [r4, #0]
	ssd1306_SetCursor(00, 36);
 8003c40:	2124      	movs	r1, #36	; 0x24
 8003c42:	2000      	movs	r0, #0
 8003c44:	f000 fbe4 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003c48:	4a16      	ldr	r2, [pc, #88]	; (8003ca4 <print_main_menu+0x110>)
 8003c4a:	1d38      	adds	r0, r7, #4
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	ca06      	ldmia	r2, {r1, r2}
 8003c50:	f000 fbb8 	bl	80043c4 <ssd1306_WriteString>
	memset(str, 0 , sizeof(str));
 8003c54:	1d3b      	adds	r3, r7, #4
 8003c56:	2232      	movs	r2, #50	; 0x32
 8003c58:	2100      	movs	r1, #0
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f005 fa84 	bl	8009168 <memset>

	sprintf(str,"%s", "4.SENSORS MODE");
 8003c60:	1d3b      	adds	r3, r7, #4
 8003c62:	4a14      	ldr	r2, [pc, #80]	; (8003cb4 <print_main_menu+0x120>)
 8003c64:	461c      	mov	r4, r3
 8003c66:	4613      	mov	r3, r2
 8003c68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c6a:	c407      	stmia	r4!, {r0, r1, r2}
 8003c6c:	8023      	strh	r3, [r4, #0]
 8003c6e:	3402      	adds	r4, #2
 8003c70:	0c1b      	lsrs	r3, r3, #16
 8003c72:	7023      	strb	r3, [r4, #0]
	ssd1306_SetCursor(00, 46);
 8003c74:	212e      	movs	r1, #46	; 0x2e
 8003c76:	2000      	movs	r0, #0
 8003c78:	f000 fbca 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003c7c:	4a09      	ldr	r2, [pc, #36]	; (8003ca4 <print_main_menu+0x110>)
 8003c7e:	1d38      	adds	r0, r7, #4
 8003c80:	2301      	movs	r3, #1
 8003c82:	ca06      	ldmia	r2, {r1, r2}
 8003c84:	f000 fb9e 	bl	80043c4 <ssd1306_WriteString>
	memset(str, 0 , sizeof(str));
 8003c88:	1d3b      	adds	r3, r7, #4
 8003c8a:	2232      	movs	r2, #50	; 0x32
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f005 fa6a 	bl	8009168 <memset>

	ssd1306_UpdateScreen();
 8003c94:	f000 fa86 	bl	80041a4 <ssd1306_UpdateScreen>
}
 8003c98:	bf00      	nop
 8003c9a:	3738      	adds	r7, #56	; 0x38
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8003ca0:	0800c7f8 	.word	0x0800c7f8
 8003ca4:	20000030 	.word	0x20000030
 8003ca8:	0800c808 	.word	0x0800c808
 8003cac:	0800c814 	.word	0x0800c814
 8003cb0:	0800c820 	.word	0x0800c820
 8003cb4:	0800c834 	.word	0x0800c834

08003cb8 <print_GPS_data>:
// -----------------------------------------------------------------------------------
void print_GPS_data(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b09a      	sub	sp, #104	; 0x68
 8003cbc:	af00      	add	r7, sp, #0
	// 1. Print Lat and Lon ////////////////////////////////
	char str[50]={0};
 8003cbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cc2:	2232      	movs	r2, #50	; 0x32
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f005 fa4e 	bl	8009168 <memset>
	memset(str, 0 , sizeof(str));
 8003ccc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cd0:	2232      	movs	r2, #50	; 0x32
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f005 fa47 	bl	8009168 <memset>

	// Print data from GPS module  ( Lat )
	char lat_str[]="Lat:";
 8003cda:	4ad3      	ldr	r2, [pc, #844]	; (8004028 <print_GPS_data+0x370>)
 8003cdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ce0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ce4:	6018      	str	r0, [r3, #0]
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	7019      	strb	r1, [r3, #0]
	memcpy(str, lat_str, sizeof(lat_str));
 8003cea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cee:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8003cf2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003cf6:	6018      	str	r0, [r3, #0]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	7019      	strb	r1, [r3, #0]
	ssd1306_SetCursor(0, 16);
 8003cfc:	2110      	movs	r1, #16
 8003cfe:	2000      	movs	r0, #0
 8003d00:	f000 fb86 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003d04:	4ac9      	ldr	r2, [pc, #804]	; (800402c <print_GPS_data+0x374>)
 8003d06:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	ca06      	ldmia	r2, {r1, r2}
 8003d0e:	f000 fb59 	bl	80043c4 <ssd1306_WriteString>
	memset(str, 0 , sizeof(str));
 8003d12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d16:	2232      	movs	r2, #50	; 0x32
 8003d18:	2100      	movs	r1, #0
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f005 fa24 	bl	8009168 <memset>
	// Print data
	ssd1306_SetCursor(30, 16);
 8003d20:	2110      	movs	r1, #16
 8003d22:	201e      	movs	r0, #30
 8003d24:	f000 fb74 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(gps_latitude, Font_7x10, White);
 8003d28:	4ac0      	ldr	r2, [pc, #768]	; (800402c <print_GPS_data+0x374>)
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	ca06      	ldmia	r2, {r1, r2}
 8003d2e:	48c0      	ldr	r0, [pc, #768]	; (8004030 <print_GPS_data+0x378>)
 8003d30:	f000 fb48 	bl	80043c4 <ssd1306_WriteString>

	// Print data from GPS module  ( Lon )
	char lon_str[]="Lon:";
 8003d34:	4abf      	ldr	r2, [pc, #764]	; (8004034 <print_GPS_data+0x37c>)
 8003d36:	f107 031c 	add.w	r3, r7, #28
 8003d3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003d3e:	6018      	str	r0, [r3, #0]
 8003d40:	3304      	adds	r3, #4
 8003d42:	7019      	strb	r1, [r3, #0]
	memcpy(str, lon_str, sizeof(lon_str));
 8003d44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d48:	f107 021c 	add.w	r2, r7, #28
 8003d4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003d50:	6018      	str	r0, [r3, #0]
 8003d52:	3304      	adds	r3, #4
 8003d54:	7019      	strb	r1, [r3, #0]
	ssd1306_SetCursor(0, 26);
 8003d56:	211a      	movs	r1, #26
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f000 fb59 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003d5e:	4ab3      	ldr	r2, [pc, #716]	; (800402c <print_GPS_data+0x374>)
 8003d60:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003d64:	2301      	movs	r3, #1
 8003d66:	ca06      	ldmia	r2, {r1, r2}
 8003d68:	f000 fb2c 	bl	80043c4 <ssd1306_WriteString>
	memset(str, 0 , sizeof(str));
 8003d6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d70:	2232      	movs	r2, #50	; 0x32
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f005 f9f7 	bl	8009168 <memset>

	ssd1306_SetCursor(30, 26);
 8003d7a:	211a      	movs	r1, #26
 8003d7c:	201e      	movs	r0, #30
 8003d7e:	f000 fb47 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(gps_lontitude, Font_7x10, White);
 8003d82:	4aaa      	ldr	r2, [pc, #680]	; (800402c <print_GPS_data+0x374>)
 8003d84:	2301      	movs	r3, #1
 8003d86:	ca06      	ldmia	r2, {r1, r2}
 8003d88:	48ab      	ldr	r0, [pc, #684]	; (8004038 <print_GPS_data+0x380>)
 8003d8a:	f000 fb1b 	bl	80043c4 <ssd1306_WriteString>

	// 2. Print time  ////////////////////////////////
	if (GPGGA_data_is_ready == 1)
 8003d8e:	4bab      	ldr	r3, [pc, #684]	; (800403c <print_GPS_data+0x384>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	f040 80e3 	bne.w	8003f5e <print_GPS_data+0x2a6>
	{
		char hours[2]={0};
 8003d98:	2300      	movs	r3, #0
 8003d9a:	813b      	strh	r3, [r7, #8]
		char minutes[2]={0};
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	80bb      	strh	r3, [r7, #4]
		char semicolum = ':';
 8003da0:	233a      	movs	r3, #58	; 0x3a
 8003da2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

		// divide hours and minutes
		uint8_t i=0;
 8003da6:	2300      	movs	r3, #0
 8003da8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		for(i=0; i<=3; i++)
 8003dac:	2300      	movs	r3, #0
 8003dae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003db2:	e020      	b.n	8003df6 <print_GPS_data+0x13e>
		{
			if(i<=1)
 8003db4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d80b      	bhi.n	8003dd4 <print_GPS_data+0x11c>
			{
				hours[i] = gps_time[i];
 8003dbc:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8003dc0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003dc4:	499e      	ldr	r1, [pc, #632]	; (8004040 <print_GPS_data+0x388>)
 8003dc6:	5c8a      	ldrb	r2, [r1, r2]
 8003dc8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003dcc:	440b      	add	r3, r1
 8003dce:	f803 2c60 	strb.w	r2, [r3, #-96]
 8003dd2:	e00b      	b.n	8003dec <print_GPS_data+0x134>
			}
			else
			{
				minutes[i-2] = gps_time[i];
 8003dd4:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8003dd8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003ddc:	3b02      	subs	r3, #2
 8003dde:	4998      	ldr	r1, [pc, #608]	; (8004040 <print_GPS_data+0x388>)
 8003de0:	5c8a      	ldrb	r2, [r1, r2]
 8003de2:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003de6:	440b      	add	r3, r1
 8003de8:	f803 2c64 	strb.w	r2, [r3, #-100]
		for(i=0; i<=3; i++)
 8003dec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003df0:	3301      	adds	r3, #1
 8003df2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003df6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003dfa:	2b03      	cmp	r3, #3
 8003dfc:	d9da      	bls.n	8003db4 <print_GPS_data+0xfc>
			}
		}
		// Add 3 hours
		int int_hours = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	663b      	str	r3, [r7, #96]	; 0x60
		uint8_t dozens = 0;
 8003e02:	2300      	movs	r3, #0
 8003e04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		uint8_t units = 0;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e

		dozens = hours[0];
 8003e0e:	7a3b      	ldrb	r3, [r7, #8]
 8003e10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		units = hours[1];
 8003e14:	7a7b      	ldrb	r3, [r7, #9]
 8003e16:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		dozens = dozens - 48;
 8003e1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003e1e:	3b30      	subs	r3, #48	; 0x30
 8003e20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		units = units - 48;
 8003e24:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003e28:	3b30      	subs	r3, #48	; 0x30
 8003e2a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e

		int_hours = units +(dozens *10);
 8003e2e:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8003e32:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8003e36:	4613      	mov	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4413      	add	r3, r2
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	440b      	add	r3, r1
 8003e40:	663b      	str	r3, [r7, #96]	; 0x60
		int_hours = int_hours+2;
 8003e42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e44:	3302      	adds	r3, #2
 8003e46:	663b      	str	r3, [r7, #96]	; 0x60

		dozens = (int_hours/10) + 48;
 8003e48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e4a:	4a7e      	ldr	r2, [pc, #504]	; (8004044 <print_GPS_data+0x38c>)
 8003e4c:	fb82 1203 	smull	r1, r2, r2, r3
 8003e50:	1092      	asrs	r2, r2, #2
 8003e52:	17db      	asrs	r3, r3, #31
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	3330      	adds	r3, #48	; 0x30
 8003e5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		units = (int_hours%10) + 48;
 8003e5e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e60:	4b78      	ldr	r3, [pc, #480]	; (8004044 <print_GPS_data+0x38c>)
 8003e62:	fb83 1302 	smull	r1, r3, r3, r2
 8003e66:	1099      	asrs	r1, r3, #2
 8003e68:	17d3      	asrs	r3, r2, #31
 8003e6a:	1ac9      	subs	r1, r1, r3
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	1ad1      	subs	r1, r2, r3
 8003e76:	b2cb      	uxtb	r3, r1
 8003e78:	3330      	adds	r3, #48	; 0x30
 8003e7a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		hours[0] = dozens;
 8003e7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003e82:	723b      	strb	r3, [r7, #8]
		hours[1] = units;
 8003e84:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003e88:	727b      	strb	r3, [r7, #9]

		if(int_hours == 24)
 8003e8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e8c:	2b18      	cmp	r3, #24
 8003e8e:	d103      	bne.n	8003e98 <print_GPS_data+0x1e0>
		{
			hours[0] = '0';
 8003e90:	2330      	movs	r3, #48	; 0x30
 8003e92:	723b      	strb	r3, [r7, #8]
			hours[1] = '0';
 8003e94:	2330      	movs	r3, #48	; 0x30
 8003e96:	727b      	strb	r3, [r7, #9]
		}
		if(int_hours == 25)
 8003e98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e9a:	2b19      	cmp	r3, #25
 8003e9c:	d103      	bne.n	8003ea6 <print_GPS_data+0x1ee>
		{
			hours[0] = '0';
 8003e9e:	2330      	movs	r3, #48	; 0x30
 8003ea0:	723b      	strb	r3, [r7, #8]
			hours[1] = '1';
 8003ea2:	2331      	movs	r3, #49	; 0x31
 8003ea4:	727b      	strb	r3, [r7, #9]
		}
		if(int_hours == 26)
 8003ea6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ea8:	2b1a      	cmp	r3, #26
 8003eaa:	d103      	bne.n	8003eb4 <print_GPS_data+0x1fc>
		{
			hours[0] = '0';
 8003eac:	2330      	movs	r3, #48	; 0x30
 8003eae:	723b      	strb	r3, [r7, #8]
			hours[1] = '2';
 8003eb0:	2332      	movs	r3, #50	; 0x32
 8003eb2:	727b      	strb	r3, [r7, #9]
		}

		if((int_hours >=0) && (int_hours<=9))
 8003eb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	db09      	blt.n	8003ece <print_GPS_data+0x216>
 8003eba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ebc:	2b09      	cmp	r3, #9
 8003ebe:	dc06      	bgt.n	8003ece <print_GPS_data+0x216>
		{
			hours[0] = '0';
 8003ec0:	2330      	movs	r3, #48	; 0x30
 8003ec2:	723b      	strb	r3, [r7, #8]
			hours[1] = int_hours +48;
 8003ec4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	3330      	adds	r3, #48	; 0x30
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	727b      	strb	r3, [r7, #9]
		}

		// connect  hours and minutes with colon
		//i=5;
		for(i=0; i<5; i++)
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003ed4:	e034      	b.n	8003f40 <print_GPS_data+0x288>
		{
			if(i<=1)
 8003ed6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d80e      	bhi.n	8003efc <print_GPS_data+0x244>
			{
				str[i] = hours[i];
 8003ede:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8003ee2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003ee6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003eea:	440a      	add	r2, r1
 8003eec:	f812 2c60 	ldrb.w	r2, [r2, #-96]
 8003ef0:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003ef4:	440b      	add	r3, r1
 8003ef6:	f803 2c3c 	strb.w	r2, [r3, #-60]
 8003efa:	e01c      	b.n	8003f36 <print_GPS_data+0x27e>
			}
			else
			{
				if(i==2)
 8003efc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d109      	bne.n	8003f18 <print_GPS_data+0x260>
				{
					str[i] = semicolum;
 8003f04:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003f08:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003f0c:	4413      	add	r3, r2
 8003f0e:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 8003f12:	f803 2c3c 	strb.w	r2, [r3, #-60]
 8003f16:	e00e      	b.n	8003f36 <print_GPS_data+0x27e>
				}
				else
				{
					str[i]=minutes[i-3];
 8003f18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003f1c:	1eda      	subs	r2, r3, #3
 8003f1e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003f22:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003f26:	440a      	add	r2, r1
 8003f28:	f812 2c64 	ldrb.w	r2, [r2, #-100]
 8003f2c:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003f30:	440b      	add	r3, r1
 8003f32:	f803 2c3c 	strb.w	r2, [r3, #-60]
		for(i=0; i<5; i++)
 8003f36:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003f40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003f44:	2b04      	cmp	r3, #4
 8003f46:	d9c6      	bls.n	8003ed6 <print_GPS_data+0x21e>
				}
			}
		}

		ssd1306_SetCursor(0, 36);
 8003f48:	2124      	movs	r1, #36	; 0x24
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f000 fa60 	bl	8004410 <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8003f50:	4a36      	ldr	r2, [pc, #216]	; (800402c <print_GPS_data+0x374>)
 8003f52:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003f56:	2301      	movs	r3, #1
 8003f58:	ca06      	ldmia	r2, {r1, r2}
 8003f5a:	f000 fa33 	bl	80043c4 <ssd1306_WriteString>
	}

	// 3. Print number of satalits  ////////////////////////////////
	char numbers_of_satalits_str[]="N:  ";
 8003f5e:	4a3a      	ldr	r2, [pc, #232]	; (8004048 <print_GPS_data+0x390>)
 8003f60:	f107 0314 	add.w	r3, r7, #20
 8003f64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f68:	6018      	str	r0, [r3, #0]
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	7019      	strb	r1, [r3, #0]
	memcpy(str, numbers_of_satalits_str, sizeof(numbers_of_satalits_str));
 8003f6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f72:	f107 0214 	add.w	r2, r7, #20
 8003f76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f7a:	6018      	str	r0, [r3, #0]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	7019      	strb	r1, [r3, #0]
	ssd1306_SetCursor(40, 36);
 8003f80:	2124      	movs	r1, #36	; 0x24
 8003f82:	2028      	movs	r0, #40	; 0x28
 8003f84:	f000 fa44 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003f88:	4a28      	ldr	r2, [pc, #160]	; (800402c <print_GPS_data+0x374>)
 8003f8a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003f8e:	2301      	movs	r3, #1
 8003f90:	ca06      	ldmia	r2, {r1, r2}
 8003f92:	f000 fa17 	bl	80043c4 <ssd1306_WriteString>

	memset(str, 0 , sizeof(str));
 8003f96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f9a:	2232      	movs	r2, #50	; 0x32
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f005 f8e2 	bl	8009168 <memset>
	ssd1306_SetCursor(55, 36);
 8003fa4:	2124      	movs	r1, #36	; 0x24
 8003fa6:	2037      	movs	r0, #55	; 0x37
 8003fa8:	f000 fa32 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(gps_number_of_satellites, Font_7x10, White);
 8003fac:	4a1f      	ldr	r2, [pc, #124]	; (800402c <print_GPS_data+0x374>)
 8003fae:	2301      	movs	r3, #1
 8003fb0:	ca06      	ldmia	r2, {r1, r2}
 8003fb2:	4826      	ldr	r0, [pc, #152]	; (800404c <print_GPS_data+0x394>)
 8003fb4:	f000 fa06 	bl	80043c4 <ssd1306_WriteString>

	// 4. Print number of satalits  ////////////////////////////////
	//gps_speed
	char speed_str[]="S:    ";
 8003fb8:	4a25      	ldr	r2, [pc, #148]	; (8004050 <print_GPS_data+0x398>)
 8003fba:	f107 030c 	add.w	r3, r7, #12
 8003fbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fc2:	6018      	str	r0, [r3, #0]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	8019      	strh	r1, [r3, #0]
 8003fc8:	3302      	adds	r3, #2
 8003fca:	0c0a      	lsrs	r2, r1, #16
 8003fcc:	701a      	strb	r2, [r3, #0]
	memcpy(str, speed_str, sizeof(speed_str));
 8003fce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fd2:	f107 020c 	add.w	r2, r7, #12
 8003fd6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fda:	6018      	str	r0, [r3, #0]
 8003fdc:	3304      	adds	r3, #4
 8003fde:	8019      	strh	r1, [r3, #0]
 8003fe0:	3302      	adds	r3, #2
 8003fe2:	0c0a      	lsrs	r2, r1, #16
 8003fe4:	701a      	strb	r2, [r3, #0]
	ssd1306_SetCursor(75, 36);
 8003fe6:	2124      	movs	r1, #36	; 0x24
 8003fe8:	204b      	movs	r0, #75	; 0x4b
 8003fea:	f000 fa11 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8003fee:	4a0f      	ldr	r2, [pc, #60]	; (800402c <print_GPS_data+0x374>)
 8003ff0:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	ca06      	ldmia	r2, {r1, r2}
 8003ff8:	f000 f9e4 	bl	80043c4 <ssd1306_WriteString>

	memset(str, 0 , sizeof(str));
 8003ffc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004000:	2232      	movs	r2, #50	; 0x32
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f005 f8af 	bl	8009168 <memset>
	ssd1306_SetCursor(90, 36);
 800400a:	2124      	movs	r1, #36	; 0x24
 800400c:	205a      	movs	r0, #90	; 0x5a
 800400e:	f000 f9ff 	bl	8004410 <ssd1306_SetCursor>
	ssd1306_WriteString(gps_speed, Font_7x10, White);
 8004012:	4a06      	ldr	r2, [pc, #24]	; (800402c <print_GPS_data+0x374>)
 8004014:	2301      	movs	r3, #1
 8004016:	ca06      	ldmia	r2, {r1, r2}
 8004018:	480e      	ldr	r0, [pc, #56]	; (8004054 <print_GPS_data+0x39c>)
 800401a:	f000 f9d3 	bl	80043c4 <ssd1306_WriteString>
}
 800401e:	bf00      	nop
 8004020:	3768      	adds	r7, #104	; 0x68
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	0800c844 	.word	0x0800c844
 800402c:	20000030 	.word	0x20000030
 8004030:	200006c0 	.word	0x200006c0
 8004034:	0800c84c 	.word	0x0800c84c
 8004038:	2000071c 	.word	0x2000071c
 800403c:	20000238 	.word	0x20000238
 8004040:	200006ec 	.word	0x200006ec
 8004044:	66666667 	.word	0x66666667
 8004048:	0800c854 	.word	0x0800c854
 800404c:	200006dc 	.word	0x200006dc
 8004050:	0800c85c 	.word	0x0800c85c
 8004054:	200006b8 	.word	0x200006b8

08004058 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af04      	add	r7, sp, #16
 800405e:	4603      	mov	r3, r0
 8004060:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 8004062:	230a      	movs	r3, #10
 8004064:	9302      	str	r3, [sp, #8]
 8004066:	2301      	movs	r3, #1
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	1dfb      	adds	r3, r7, #7
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2301      	movs	r3, #1
 8004070:	2200      	movs	r2, #0
 8004072:	2178      	movs	r1, #120	; 0x78
 8004074:	4803      	ldr	r0, [pc, #12]	; (8004084 <ssd1306_WriteCommand+0x2c>)
 8004076:	f001 ff45 	bl	8005f04 <HAL_I2C_Mem_Write>
}
 800407a:	bf00      	nop
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20000808 	.word	0x20000808

08004088 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{	
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 800408c:	2064      	movs	r0, #100	; 0x64
 800408e:	f000 fd8b 	bl	8004ba8 <HAL_Delay>
	
	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 8004092:	20ae      	movs	r0, #174	; 0xae
 8004094:	f7ff ffe0 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8004098:	2020      	movs	r0, #32
 800409a:	f7ff ffdd 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800409e:	2010      	movs	r0, #16
 80040a0:	f7ff ffda 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80040a4:	20b0      	movs	r0, #176	; 0xb0
 80040a6:	f7ff ffd7 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80040aa:	20c8      	movs	r0, #200	; 0xc8
 80040ac:	f7ff ffd4 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 80040b0:	2000      	movs	r0, #0
 80040b2:	f7ff ffd1 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 80040b6:	2010      	movs	r0, #16
 80040b8:	f7ff ffce 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 80040bc:	2040      	movs	r0, #64	; 0x40
 80040be:	f7ff ffcb 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 80040c2:	2081      	movs	r0, #129	; 0x81
 80040c4:	f7ff ffc8 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 80040c8:	20ff      	movs	r0, #255	; 0xff
 80040ca:	f7ff ffc5 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 80040ce:	20a1      	movs	r0, #161	; 0xa1
 80040d0:	f7ff ffc2 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 80040d4:	20a6      	movs	r0, #166	; 0xa6
 80040d6:	f7ff ffbf 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 80040da:	20a8      	movs	r0, #168	; 0xa8
 80040dc:	f7ff ffbc 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 80040e0:	203f      	movs	r0, #63	; 0x3f
 80040e2:	f7ff ffb9 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80040e6:	20a4      	movs	r0, #164	; 0xa4
 80040e8:	f7ff ffb6 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 80040ec:	20d3      	movs	r0, #211	; 0xd3
 80040ee:	f7ff ffb3 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 80040f2:	2000      	movs	r0, #0
 80040f4:	f7ff ffb0 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80040f8:	20d5      	movs	r0, #213	; 0xd5
 80040fa:	f7ff ffad 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 80040fe:	20f0      	movs	r0, #240	; 0xf0
 8004100:	f7ff ffaa 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8004104:	20d9      	movs	r0, #217	; 0xd9
 8004106:	f7ff ffa7 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 800410a:	2022      	movs	r0, #34	; 0x22
 800410c:	f7ff ffa4 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8004110:	20da      	movs	r0, #218	; 0xda
 8004112:	f7ff ffa1 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 8004116:	2012      	movs	r0, #18
 8004118:	f7ff ff9e 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 800411c:	20db      	movs	r0, #219	; 0xdb
 800411e:	f7ff ff9b 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004122:	2020      	movs	r0, #32
 8004124:	f7ff ff98 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004128:	208d      	movs	r0, #141	; 0x8d
 800412a:	f7ff ff95 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 800412e:	2014      	movs	r0, #20
 8004130:	f7ff ff92 	bl	8004058 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8004134:	20af      	movs	r0, #175	; 0xaf
 8004136:	f7ff ff8f 	bl	8004058 <ssd1306_WriteCommand>
	
	// Clear screen
	ssd1306_Fill(Black);
 800413a:	2000      	movs	r0, #0
 800413c:	f000 f810 	bl	8004160 <ssd1306_Fill>
	
	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8004140:	f000 f830 	bl	80041a4 <ssd1306_UpdateScreen>
	
	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <ssd1306_Init+0xd4>)
 8004146:	2200      	movs	r2, #0
 8004148:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800414a:	4b04      	ldr	r3, [pc, #16]	; (800415c <ssd1306_Init+0xd4>)
 800414c:	2200      	movs	r2, #0
 800414e:	805a      	strh	r2, [r3, #2]
	
	SSD1306.Initialized = 1;
 8004150:	4b02      	ldr	r3, [pc, #8]	; (800415c <ssd1306_Init+0xd4>)
 8004152:	2201      	movs	r2, #1
 8004154:	715a      	strb	r2, [r3, #5]
	
	return 1;
 8004156:	2301      	movs	r3, #1
}
 8004158:	4618      	mov	r0, r3
 800415a:	bd80      	pop	{r7, pc}
 800415c:	2000068c 	.word	0x2000068c

08004160 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color) 
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	e00d      	b.n	800418c <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <ssd1306_Fill+0x1a>
 8004176:	2100      	movs	r1, #0
 8004178:	e000      	b.n	800417c <ssd1306_Fill+0x1c>
 800417a:	21ff      	movs	r1, #255	; 0xff
 800417c:	4a08      	ldr	r2, [pc, #32]	; (80041a0 <ssd1306_Fill+0x40>)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4413      	add	r3, r2
 8004182:	460a      	mov	r2, r1
 8004184:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	3301      	adds	r3, #1
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004192:	d3ed      	bcc.n	8004170 <ssd1306_Fill+0x10>
	}
}
 8004194:	bf00      	nop
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	bc80      	pop	{r7}
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	2000028c 	.word	0x2000028c

080041a4 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void) 
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af04      	add	r7, sp, #16
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 80041aa:	2300      	movs	r3, #0
 80041ac:	71fb      	strb	r3, [r7, #7]
 80041ae:	e01d      	b.n	80041ec <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 80041b0:	79fb      	ldrb	r3, [r7, #7]
 80041b2:	3b50      	subs	r3, #80	; 0x50
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff ff4e 	bl	8004058 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 80041bc:	2000      	movs	r0, #0
 80041be:	f7ff ff4b 	bl	8004058 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 80041c2:	2010      	movs	r0, #16
 80041c4:	f7ff ff48 	bl	8004058 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80041c8:	79fb      	ldrb	r3, [r7, #7]
 80041ca:	01db      	lsls	r3, r3, #7
 80041cc:	4a0b      	ldr	r2, [pc, #44]	; (80041fc <ssd1306_UpdateScreen+0x58>)
 80041ce:	4413      	add	r3, r2
 80041d0:	2264      	movs	r2, #100	; 0x64
 80041d2:	9202      	str	r2, [sp, #8]
 80041d4:	2280      	movs	r2, #128	; 0x80
 80041d6:	9201      	str	r2, [sp, #4]
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	2301      	movs	r3, #1
 80041dc:	2240      	movs	r2, #64	; 0x40
 80041de:	2178      	movs	r1, #120	; 0x78
 80041e0:	4807      	ldr	r0, [pc, #28]	; (8004200 <ssd1306_UpdateScreen+0x5c>)
 80041e2:	f001 fe8f 	bl	8005f04 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	3301      	adds	r3, #1
 80041ea:	71fb      	strb	r3, [r7, #7]
 80041ec:	79fb      	ldrb	r3, [r7, #7]
 80041ee:	2b07      	cmp	r3, #7
 80041f0:	d9de      	bls.n	80041b0 <ssd1306_UpdateScreen+0xc>
	}
}
 80041f2:	bf00      	nop
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	2000028c 	.word	0x2000028c
 8004200:	20000808 	.word	0x20000808

08004204 <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	71fb      	strb	r3, [r7, #7]
 800420e:	460b      	mov	r3, r1
 8004210:	71bb      	strb	r3, [r7, #6]
 8004212:	4613      	mov	r3, r2
 8004214:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8004216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421a:	2b00      	cmp	r3, #0
 800421c:	db48      	blt.n	80042b0 <ssd1306_DrawPixel+0xac>
 800421e:	79bb      	ldrb	r3, [r7, #6]
 8004220:	2b3f      	cmp	r3, #63	; 0x3f
 8004222:	d845      	bhi.n	80042b0 <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}
	
	// Check if pixel should be inverted
	if (SSD1306.Inverted) 
 8004224:	4b25      	ldr	r3, [pc, #148]	; (80042bc <ssd1306_DrawPixel+0xb8>)
 8004226:	791b      	ldrb	r3, [r3, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d006      	beq.n	800423a <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 800422c:	797b      	ldrb	r3, [r7, #5]
 800422e:	2b00      	cmp	r3, #0
 8004230:	bf0c      	ite	eq
 8004232:	2301      	moveq	r3, #1
 8004234:	2300      	movne	r3, #0
 8004236:	b2db      	uxtb	r3, r3
 8004238:	717b      	strb	r3, [r7, #5]
	}
	
	// Draw in the right color
	if (color == White)
 800423a:	797b      	ldrb	r3, [r7, #5]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d11a      	bne.n	8004276 <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004240:	79fa      	ldrb	r2, [r7, #7]
 8004242:	79bb      	ldrb	r3, [r7, #6]
 8004244:	08db      	lsrs	r3, r3, #3
 8004246:	b2d8      	uxtb	r0, r3
 8004248:	4603      	mov	r3, r0
 800424a:	01db      	lsls	r3, r3, #7
 800424c:	4413      	add	r3, r2
 800424e:	4a1c      	ldr	r2, [pc, #112]	; (80042c0 <ssd1306_DrawPixel+0xbc>)
 8004250:	5cd3      	ldrb	r3, [r2, r3]
 8004252:	b25a      	sxtb	r2, r3
 8004254:	79bb      	ldrb	r3, [r7, #6]
 8004256:	f003 0307 	and.w	r3, r3, #7
 800425a:	2101      	movs	r1, #1
 800425c:	fa01 f303 	lsl.w	r3, r1, r3
 8004260:	b25b      	sxtb	r3, r3
 8004262:	4313      	orrs	r3, r2
 8004264:	b259      	sxtb	r1, r3
 8004266:	79fa      	ldrb	r2, [r7, #7]
 8004268:	4603      	mov	r3, r0
 800426a:	01db      	lsls	r3, r3, #7
 800426c:	4413      	add	r3, r2
 800426e:	b2c9      	uxtb	r1, r1
 8004270:	4a13      	ldr	r2, [pc, #76]	; (80042c0 <ssd1306_DrawPixel+0xbc>)
 8004272:	54d1      	strb	r1, [r2, r3]
 8004274:	e01d      	b.n	80042b2 <ssd1306_DrawPixel+0xae>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004276:	79fa      	ldrb	r2, [r7, #7]
 8004278:	79bb      	ldrb	r3, [r7, #6]
 800427a:	08db      	lsrs	r3, r3, #3
 800427c:	b2d8      	uxtb	r0, r3
 800427e:	4603      	mov	r3, r0
 8004280:	01db      	lsls	r3, r3, #7
 8004282:	4413      	add	r3, r2
 8004284:	4a0e      	ldr	r2, [pc, #56]	; (80042c0 <ssd1306_DrawPixel+0xbc>)
 8004286:	5cd3      	ldrb	r3, [r2, r3]
 8004288:	b25a      	sxtb	r2, r3
 800428a:	79bb      	ldrb	r3, [r7, #6]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	2101      	movs	r1, #1
 8004292:	fa01 f303 	lsl.w	r3, r1, r3
 8004296:	b25b      	sxtb	r3, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	b25b      	sxtb	r3, r3
 800429c:	4013      	ands	r3, r2
 800429e:	b259      	sxtb	r1, r3
 80042a0:	79fa      	ldrb	r2, [r7, #7]
 80042a2:	4603      	mov	r3, r0
 80042a4:	01db      	lsls	r3, r3, #7
 80042a6:	4413      	add	r3, r2
 80042a8:	b2c9      	uxtb	r1, r1
 80042aa:	4a05      	ldr	r2, [pc, #20]	; (80042c0 <ssd1306_DrawPixel+0xbc>)
 80042ac:	54d1      	strb	r1, [r2, r3]
 80042ae:	e000      	b.n	80042b2 <ssd1306_DrawPixel+0xae>
		return;
 80042b0:	bf00      	nop
	}
}
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bc80      	pop	{r7}
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	2000068c 	.word	0x2000068c
 80042c0:	2000028c 	.word	0x2000028c

080042c4 <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80042c4:	b590      	push	{r4, r7, lr}
 80042c6:	b089      	sub	sp, #36	; 0x24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4604      	mov	r4, r0
 80042cc:	1d38      	adds	r0, r7, #4
 80042ce:	e880 0006 	stmia.w	r0, {r1, r2}
 80042d2:	461a      	mov	r2, r3
 80042d4:	4623      	mov	r3, r4
 80042d6:	73fb      	strb	r3, [r7, #15]
 80042d8:	4613      	mov	r3, r2
 80042da:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80042dc:	4b38      	ldr	r3, [pc, #224]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 80042de:	881b      	ldrh	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	793b      	ldrb	r3, [r7, #4]
 80042e4:	4413      	add	r3, r2
 80042e6:	2b7f      	cmp	r3, #127	; 0x7f
 80042e8:	dc06      	bgt.n	80042f8 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80042ea:	4b35      	ldr	r3, [pc, #212]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 80042ec:	885b      	ldrh	r3, [r3, #2]
 80042ee:	461a      	mov	r2, r3
 80042f0:	797b      	ldrb	r3, [r7, #5]
 80042f2:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80042f4:	2b3f      	cmp	r3, #63	; 0x3f
 80042f6:	dd01      	ble.n	80042fc <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 80042f8:	2300      	movs	r3, #0
 80042fa:	e05d      	b.n	80043b8 <ssd1306_WriteChar+0xf4>
	}
	
	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
 8004300:	e04c      	b.n	800439c <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	7bfb      	ldrb	r3, [r7, #15]
 8004306:	3b20      	subs	r3, #32
 8004308:	7979      	ldrb	r1, [r7, #5]
 800430a:	fb01 f303 	mul.w	r3, r1, r3
 800430e:	4619      	mov	r1, r3
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	440b      	add	r3, r1
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	4413      	add	r3, r2
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 800431c:	2300      	movs	r3, #0
 800431e:	61bb      	str	r3, [r7, #24]
 8004320:	e034      	b.n	800438c <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d012      	beq.n	8004358 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004332:	4b23      	ldr	r3, [pc, #140]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 8004334:	881b      	ldrh	r3, [r3, #0]
 8004336:	b2da      	uxtb	r2, r3
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	4413      	add	r3, r2
 800433e:	b2d8      	uxtb	r0, r3
 8004340:	4b1f      	ldr	r3, [pc, #124]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 8004342:	885b      	ldrh	r3, [r3, #2]
 8004344:	b2da      	uxtb	r2, r3
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	b2db      	uxtb	r3, r3
 800434a:	4413      	add	r3, r2
 800434c:	b2db      	uxtb	r3, r3
 800434e:	7bba      	ldrb	r2, [r7, #14]
 8004350:	4619      	mov	r1, r3
 8004352:	f7ff ff57 	bl	8004204 <ssd1306_DrawPixel>
 8004356:	e016      	b.n	8004386 <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004358:	4b19      	ldr	r3, [pc, #100]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 800435a:	881b      	ldrh	r3, [r3, #0]
 800435c:	b2da      	uxtb	r2, r3
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	b2db      	uxtb	r3, r3
 8004362:	4413      	add	r3, r2
 8004364:	b2d8      	uxtb	r0, r3
 8004366:	4b16      	ldr	r3, [pc, #88]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 8004368:	885b      	ldrh	r3, [r3, #2]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	4413      	add	r3, r2
 8004372:	b2d9      	uxtb	r1, r3
 8004374:	7bbb      	ldrb	r3, [r7, #14]
 8004376:	2b00      	cmp	r3, #0
 8004378:	bf0c      	ite	eq
 800437a:	2301      	moveq	r3, #1
 800437c:	2300      	movne	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	461a      	mov	r2, r3
 8004382:	f7ff ff3f 	bl	8004204 <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	3301      	adds	r3, #1
 800438a:	61bb      	str	r3, [r7, #24]
 800438c:	793b      	ldrb	r3, [r7, #4]
 800438e:	461a      	mov	r2, r3
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	4293      	cmp	r3, r2
 8004394:	d3c5      	bcc.n	8004322 <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	3301      	adds	r3, #1
 800439a:	61fb      	str	r3, [r7, #28]
 800439c:	797b      	ldrb	r3, [r7, #5]
 800439e:	461a      	mov	r2, r3
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d3ad      	bcc.n	8004302 <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 80043a6:	4b06      	ldr	r3, [pc, #24]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 80043a8:	881a      	ldrh	r2, [r3, #0]
 80043aa:	793b      	ldrb	r3, [r7, #4]
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	4413      	add	r3, r2
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	4b03      	ldr	r3, [pc, #12]	; (80043c0 <ssd1306_WriteChar+0xfc>)
 80043b4:	801a      	strh	r2, [r3, #0]
	
	// Return written char for validation
	return ch;
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3724      	adds	r7, #36	; 0x24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd90      	pop	{r4, r7, pc}
 80043c0:	2000068c 	.word	0x2000068c

080043c4 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	1d38      	adds	r0, r7, #4
 80043ce:	e880 0006 	stmia.w	r0, {r1, r2}
 80043d2:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str) 
 80043d4:	e012      	b.n	80043fc <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	7818      	ldrb	r0, [r3, #0]
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	1d3a      	adds	r2, r7, #4
 80043de:	ca06      	ldmia	r2, {r1, r2}
 80043e0:	f7ff ff70 	bl	80042c4 <ssd1306_WriteChar>
 80043e4:	4603      	mov	r3, r0
 80043e6:	461a      	mov	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d002      	beq.n	80043f6 <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	e008      	b.n	8004408 <ssd1306_WriteString+0x44>
		}
		
		// Next char
		str++;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	3301      	adds	r3, #1
 80043fa:	60fb      	str	r3, [r7, #12]
	while (*str) 
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1e8      	bne.n	80043d6 <ssd1306_WriteString+0x12>
	}
	
	// Everything ok
	return *str;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	781b      	ldrb	r3, [r3, #0]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	4603      	mov	r3, r0
 8004418:	460a      	mov	r2, r1
 800441a:	71fb      	strb	r3, [r7, #7]
 800441c:	4613      	mov	r3, r2
 800441e:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8004420:	79fb      	ldrb	r3, [r7, #7]
 8004422:	b29a      	uxth	r2, r3
 8004424:	4b05      	ldr	r3, [pc, #20]	; (800443c <ssd1306_SetCursor+0x2c>)
 8004426:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8004428:	79bb      	ldrb	r3, [r7, #6]
 800442a:	b29a      	uxth	r2, r3
 800442c:	4b03      	ldr	r3, [pc, #12]	; (800443c <ssd1306_SetCursor+0x2c>)
 800442e:	805a      	strh	r2, [r3, #2]
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	bc80      	pop	{r7}
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	2000068c 	.word	0x2000068c

08004440 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004446:	4b15      	ldr	r3, [pc, #84]	; (800449c <HAL_MspInit+0x5c>)
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	4a14      	ldr	r2, [pc, #80]	; (800449c <HAL_MspInit+0x5c>)
 800444c:	f043 0301 	orr.w	r3, r3, #1
 8004450:	6193      	str	r3, [r2, #24]
 8004452:	4b12      	ldr	r3, [pc, #72]	; (800449c <HAL_MspInit+0x5c>)
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	60bb      	str	r3, [r7, #8]
 800445c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800445e:	4b0f      	ldr	r3, [pc, #60]	; (800449c <HAL_MspInit+0x5c>)
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	4a0e      	ldr	r2, [pc, #56]	; (800449c <HAL_MspInit+0x5c>)
 8004464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004468:	61d3      	str	r3, [r2, #28]
 800446a:	4b0c      	ldr	r3, [pc, #48]	; (800449c <HAL_MspInit+0x5c>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004472:	607b      	str	r3, [r7, #4]
 8004474:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004476:	4b0a      	ldr	r3, [pc, #40]	; (80044a0 <HAL_MspInit+0x60>)
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	60fb      	str	r3, [r7, #12]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	4a04      	ldr	r2, [pc, #16]	; (80044a0 <HAL_MspInit+0x60>)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr
 800449c:	40021000 	.word	0x40021000
 80044a0:	40010000 	.word	0x40010000

080044a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044ac:	f107 0310 	add.w	r3, r7, #16
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	605a      	str	r2, [r3, #4]
 80044b6:	609a      	str	r2, [r3, #8]
 80044b8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a15      	ldr	r2, [pc, #84]	; (8004514 <HAL_I2C_MspInit+0x70>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d123      	bne.n	800450c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044c4:	4b14      	ldr	r3, [pc, #80]	; (8004518 <HAL_I2C_MspInit+0x74>)
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	4a13      	ldr	r2, [pc, #76]	; (8004518 <HAL_I2C_MspInit+0x74>)
 80044ca:	f043 0308 	orr.w	r3, r3, #8
 80044ce:	6193      	str	r3, [r2, #24]
 80044d0:	4b11      	ldr	r3, [pc, #68]	; (8004518 <HAL_I2C_MspInit+0x74>)
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	f003 0308 	and.w	r3, r3, #8
 80044d8:	60fb      	str	r3, [r7, #12]
 80044da:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80044dc:	23c0      	movs	r3, #192	; 0xc0
 80044de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044e0:	2312      	movs	r3, #18
 80044e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044e4:	2303      	movs	r3, #3
 80044e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044e8:	f107 0310 	add.w	r3, r7, #16
 80044ec:	4619      	mov	r1, r3
 80044ee:	480b      	ldr	r0, [pc, #44]	; (800451c <HAL_I2C_MspInit+0x78>)
 80044f0:	f000 feee 	bl	80052d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80044f4:	4b08      	ldr	r3, [pc, #32]	; (8004518 <HAL_I2C_MspInit+0x74>)
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	4a07      	ldr	r2, [pc, #28]	; (8004518 <HAL_I2C_MspInit+0x74>)
 80044fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80044fe:	61d3      	str	r3, [r2, #28]
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <HAL_I2C_MspInit+0x74>)
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800450c:	bf00      	nop
 800450e:	3720      	adds	r7, #32
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40005400 	.word	0x40005400
 8004518:	40021000 	.word	0x40021000
 800451c:	40010c00 	.word	0x40010c00

08004520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004528:	f107 0310 	add.w	r3, r7, #16
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	605a      	str	r2, [r3, #4]
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a1c      	ldr	r2, [pc, #112]	; (80045ac <HAL_SPI_MspInit+0x8c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d131      	bne.n	80045a4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004540:	4b1b      	ldr	r3, [pc, #108]	; (80045b0 <HAL_SPI_MspInit+0x90>)
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	4a1a      	ldr	r2, [pc, #104]	; (80045b0 <HAL_SPI_MspInit+0x90>)
 8004546:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800454a:	61d3      	str	r3, [r2, #28]
 800454c:	4b18      	ldr	r3, [pc, #96]	; (80045b0 <HAL_SPI_MspInit+0x90>)
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004558:	4b15      	ldr	r3, [pc, #84]	; (80045b0 <HAL_SPI_MspInit+0x90>)
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	4a14      	ldr	r2, [pc, #80]	; (80045b0 <HAL_SPI_MspInit+0x90>)
 800455e:	f043 0308 	orr.w	r3, r3, #8
 8004562:	6193      	str	r3, [r2, #24]
 8004564:	4b12      	ldr	r3, [pc, #72]	; (80045b0 <HAL_SPI_MspInit+0x90>)
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	60bb      	str	r3, [r7, #8]
 800456e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004570:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004574:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004576:	2302      	movs	r3, #2
 8004578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800457a:	2303      	movs	r3, #3
 800457c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800457e:	f107 0310 	add.w	r3, r7, #16
 8004582:	4619      	mov	r1, r3
 8004584:	480b      	ldr	r0, [pc, #44]	; (80045b4 <HAL_SPI_MspInit+0x94>)
 8004586:	f000 fea3 	bl	80052d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800458a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800458e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004594:	2300      	movs	r3, #0
 8004596:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004598:	f107 0310 	add.w	r3, r7, #16
 800459c:	4619      	mov	r1, r3
 800459e:	4805      	ldr	r0, [pc, #20]	; (80045b4 <HAL_SPI_MspInit+0x94>)
 80045a0:	f000 fe96 	bl	80052d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80045a4:	bf00      	nop
 80045a6:	3720      	adds	r7, #32
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40003800 	.word	0x40003800
 80045b0:	40021000 	.word	0x40021000
 80045b4:	40010c00 	.word	0x40010c00

080045b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a16      	ldr	r2, [pc, #88]	; (8004620 <HAL_TIM_Base_MspInit+0x68>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d10c      	bne.n	80045e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80045ca:	4b16      	ldr	r3, [pc, #88]	; (8004624 <HAL_TIM_Base_MspInit+0x6c>)
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	4a15      	ldr	r2, [pc, #84]	; (8004624 <HAL_TIM_Base_MspInit+0x6c>)
 80045d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80045d4:	6193      	str	r3, [r2, #24]
 80045d6:	4b13      	ldr	r3, [pc, #76]	; (8004624 <HAL_TIM_Base_MspInit+0x6c>)
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80045e2:	e018      	b.n	8004616 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ec:	d113      	bne.n	8004616 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045ee:	4b0d      	ldr	r3, [pc, #52]	; (8004624 <HAL_TIM_Base_MspInit+0x6c>)
 80045f0:	69db      	ldr	r3, [r3, #28]
 80045f2:	4a0c      	ldr	r2, [pc, #48]	; (8004624 <HAL_TIM_Base_MspInit+0x6c>)
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	61d3      	str	r3, [r2, #28]
 80045fa:	4b0a      	ldr	r3, [pc, #40]	; (8004624 <HAL_TIM_Base_MspInit+0x6c>)
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	201c      	movs	r0, #28
 800460c:	f000 fbc5 	bl	8004d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004610:	201c      	movs	r0, #28
 8004612:	f000 fbde 	bl	8004dd2 <HAL_NVIC_EnableIRQ>
}
 8004616:	bf00      	nop
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40012c00 	.word	0x40012c00
 8004624:	40021000 	.word	0x40021000

08004628 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004630:	f107 0310 	add.w	r3, r7, #16
 8004634:	2200      	movs	r2, #0
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	605a      	str	r2, [r3, #4]
 800463a:	609a      	str	r2, [r3, #8]
 800463c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a10      	ldr	r2, [pc, #64]	; (8004684 <HAL_TIM_MspPostInit+0x5c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d118      	bne.n	800467a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004648:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <HAL_TIM_MspPostInit+0x60>)
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	4a0e      	ldr	r2, [pc, #56]	; (8004688 <HAL_TIM_MspPostInit+0x60>)
 800464e:	f043 0304 	orr.w	r3, r3, #4
 8004652:	6193      	str	r3, [r2, #24]
 8004654:	4b0c      	ldr	r3, [pc, #48]	; (8004688 <HAL_TIM_MspPostInit+0x60>)
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	f003 0304 	and.w	r3, r3, #4
 800465c:	60fb      	str	r3, [r7, #12]
 800465e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004660:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004664:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004666:	2302      	movs	r3, #2
 8004668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466a:	2302      	movs	r3, #2
 800466c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800466e:	f107 0310 	add.w	r3, r7, #16
 8004672:	4619      	mov	r1, r3
 8004674:	4805      	ldr	r0, [pc, #20]	; (800468c <HAL_TIM_MspPostInit+0x64>)
 8004676:	f000 fe2b 	bl	80052d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800467a:	bf00      	nop
 800467c:	3720      	adds	r7, #32
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40012c00 	.word	0x40012c00
 8004688:	40021000 	.word	0x40021000
 800468c:	40010800 	.word	0x40010800

08004690 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	; 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004698:	f107 0320 	add.w	r3, r7, #32
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	605a      	str	r2, [r3, #4]
 80046a2:	609a      	str	r2, [r3, #8]
 80046a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a73      	ldr	r2, [pc, #460]	; (8004878 <HAL_UART_MspInit+0x1e8>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d13a      	bne.n	8004726 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046b0:	4b72      	ldr	r3, [pc, #456]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	4a71      	ldr	r2, [pc, #452]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80046b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046ba:	6193      	str	r3, [r2, #24]
 80046bc:	4b6f      	ldr	r3, [pc, #444]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046c4:	61fb      	str	r3, [r7, #28]
 80046c6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046c8:	4b6c      	ldr	r3, [pc, #432]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	4a6b      	ldr	r2, [pc, #428]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80046ce:	f043 0304 	orr.w	r3, r3, #4
 80046d2:	6193      	str	r3, [r2, #24]
 80046d4:	4b69      	ldr	r3, [pc, #420]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	61bb      	str	r3, [r7, #24]
 80046de:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80046e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80046e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e6:	2302      	movs	r3, #2
 80046e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046ea:	2303      	movs	r3, #3
 80046ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ee:	f107 0320 	add.w	r3, r7, #32
 80046f2:	4619      	mov	r1, r3
 80046f4:	4862      	ldr	r0, [pc, #392]	; (8004880 <HAL_UART_MspInit+0x1f0>)
 80046f6:	f000 fdeb 	bl	80052d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80046fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004700:	2300      	movs	r3, #0
 8004702:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004704:	2300      	movs	r3, #0
 8004706:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004708:	f107 0320 	add.w	r3, r7, #32
 800470c:	4619      	mov	r1, r3
 800470e:	485c      	ldr	r0, [pc, #368]	; (8004880 <HAL_UART_MspInit+0x1f0>)
 8004710:	f000 fdde 	bl	80052d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004714:	2200      	movs	r2, #0
 8004716:	2100      	movs	r1, #0
 8004718:	2025      	movs	r0, #37	; 0x25
 800471a:	f000 fb3e 	bl	8004d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800471e:	2025      	movs	r0, #37	; 0x25
 8004720:	f000 fb57 	bl	8004dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004724:	e0a3      	b.n	800486e <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART2)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a56      	ldr	r2, [pc, #344]	; (8004884 <HAL_UART_MspInit+0x1f4>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d138      	bne.n	80047a2 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004730:	4b52      	ldr	r3, [pc, #328]	; (800487c <HAL_UART_MspInit+0x1ec>)
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	4a51      	ldr	r2, [pc, #324]	; (800487c <HAL_UART_MspInit+0x1ec>)
 8004736:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800473a:	61d3      	str	r3, [r2, #28]
 800473c:	4b4f      	ldr	r3, [pc, #316]	; (800487c <HAL_UART_MspInit+0x1ec>)
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004744:	617b      	str	r3, [r7, #20]
 8004746:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004748:	4b4c      	ldr	r3, [pc, #304]	; (800487c <HAL_UART_MspInit+0x1ec>)
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	4a4b      	ldr	r2, [pc, #300]	; (800487c <HAL_UART_MspInit+0x1ec>)
 800474e:	f043 0304 	orr.w	r3, r3, #4
 8004752:	6193      	str	r3, [r2, #24]
 8004754:	4b49      	ldr	r3, [pc, #292]	; (800487c <HAL_UART_MspInit+0x1ec>)
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	613b      	str	r3, [r7, #16]
 800475e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004760:	2304      	movs	r3, #4
 8004762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004764:	2302      	movs	r3, #2
 8004766:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004768:	2303      	movs	r3, #3
 800476a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800476c:	f107 0320 	add.w	r3, r7, #32
 8004770:	4619      	mov	r1, r3
 8004772:	4843      	ldr	r0, [pc, #268]	; (8004880 <HAL_UART_MspInit+0x1f0>)
 8004774:	f000 fdac 	bl	80052d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004778:	2308      	movs	r3, #8
 800477a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800477c:	2300      	movs	r3, #0
 800477e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004780:	2300      	movs	r3, #0
 8004782:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004784:	f107 0320 	add.w	r3, r7, #32
 8004788:	4619      	mov	r1, r3
 800478a:	483d      	ldr	r0, [pc, #244]	; (8004880 <HAL_UART_MspInit+0x1f0>)
 800478c:	f000 fda0 	bl	80052d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004790:	2200      	movs	r2, #0
 8004792:	2100      	movs	r1, #0
 8004794:	2026      	movs	r0, #38	; 0x26
 8004796:	f000 fb00 	bl	8004d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800479a:	2026      	movs	r0, #38	; 0x26
 800479c:	f000 fb19 	bl	8004dd2 <HAL_NVIC_EnableIRQ>
}
 80047a0:	e065      	b.n	800486e <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART3)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a38      	ldr	r2, [pc, #224]	; (8004888 <HAL_UART_MspInit+0x1f8>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d160      	bne.n	800486e <HAL_UART_MspInit+0x1de>
    __HAL_RCC_USART3_CLK_ENABLE();
 80047ac:	4b33      	ldr	r3, [pc, #204]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	4a32      	ldr	r2, [pc, #200]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80047b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047b6:	61d3      	str	r3, [r2, #28]
 80047b8:	4b30      	ldr	r3, [pc, #192]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047c4:	4b2d      	ldr	r3, [pc, #180]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	4a2c      	ldr	r2, [pc, #176]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80047ca:	f043 0308 	orr.w	r3, r3, #8
 80047ce:	6193      	str	r3, [r2, #24]
 80047d0:	4b2a      	ldr	r3, [pc, #168]	; (800487c <HAL_UART_MspInit+0x1ec>)
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	f003 0308 	and.w	r3, r3, #8
 80047d8:	60bb      	str	r3, [r7, #8]
 80047da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80047dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047e2:	2302      	movs	r3, #2
 80047e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047e6:	2303      	movs	r3, #3
 80047e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ea:	f107 0320 	add.w	r3, r7, #32
 80047ee:	4619      	mov	r1, r3
 80047f0:	4826      	ldr	r0, [pc, #152]	; (800488c <HAL_UART_MspInit+0x1fc>)
 80047f2:	f000 fd6d 	bl	80052d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80047f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80047fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047fc:	2300      	movs	r3, #0
 80047fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004800:	2300      	movs	r3, #0
 8004802:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004804:	f107 0320 	add.w	r3, r7, #32
 8004808:	4619      	mov	r1, r3
 800480a:	4820      	ldr	r0, [pc, #128]	; (800488c <HAL_UART_MspInit+0x1fc>)
 800480c:	f000 fd60 	bl	80052d0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004810:	4b1f      	ldr	r3, [pc, #124]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004812:	4a20      	ldr	r2, [pc, #128]	; (8004894 <HAL_UART_MspInit+0x204>)
 8004814:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004816:	4b1e      	ldr	r3, [pc, #120]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004818:	2200      	movs	r2, #0
 800481a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800481c:	4b1c      	ldr	r3, [pc, #112]	; (8004890 <HAL_UART_MspInit+0x200>)
 800481e:	2200      	movs	r2, #0
 8004820:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004822:	4b1b      	ldr	r3, [pc, #108]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004824:	2280      	movs	r2, #128	; 0x80
 8004826:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004828:	4b19      	ldr	r3, [pc, #100]	; (8004890 <HAL_UART_MspInit+0x200>)
 800482a:	2200      	movs	r2, #0
 800482c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800482e:	4b18      	ldr	r3, [pc, #96]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004830:	2200      	movs	r2, #0
 8004832:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004834:	4b16      	ldr	r3, [pc, #88]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004836:	2220      	movs	r2, #32
 8004838:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800483a:	4b15      	ldr	r3, [pc, #84]	; (8004890 <HAL_UART_MspInit+0x200>)
 800483c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004840:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004842:	4813      	ldr	r0, [pc, #76]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004844:	f000 fae0 	bl	8004e08 <HAL_DMA_Init>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <HAL_UART_MspInit+0x1c2>
      Error_Handler();
 800484e:	f7ff f97d 	bl	8003b4c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a0e      	ldr	r2, [pc, #56]	; (8004890 <HAL_UART_MspInit+0x200>)
 8004856:	635a      	str	r2, [r3, #52]	; 0x34
 8004858:	4a0d      	ldr	r2, [pc, #52]	; (8004890 <HAL_UART_MspInit+0x200>)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800485e:	2200      	movs	r2, #0
 8004860:	2100      	movs	r1, #0
 8004862:	2027      	movs	r0, #39	; 0x27
 8004864:	f000 fa99 	bl	8004d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004868:	2027      	movs	r0, #39	; 0x27
 800486a:	f000 fab2 	bl	8004dd2 <HAL_NVIC_EnableIRQ>
}
 800486e:	bf00      	nop
 8004870:	3730      	adds	r7, #48	; 0x30
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	40013800 	.word	0x40013800
 800487c:	40021000 	.word	0x40021000
 8004880:	40010800 	.word	0x40010800
 8004884:	40004400 	.word	0x40004400
 8004888:	40004800 	.word	0x40004800
 800488c:	40010c00 	.word	0x40010c00
 8004890:	20000784 	.word	0x20000784
 8004894:	40020030 	.word	0x40020030

08004898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800489c:	bf00      	nop
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr

080048a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048a4:	b480      	push	{r7}
 80048a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048a8:	e7fe      	b.n	80048a8 <HardFault_Handler+0x4>

080048aa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048aa:	b480      	push	{r7}
 80048ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048ae:	e7fe      	b.n	80048ae <MemManage_Handler+0x4>

080048b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048b0:	b480      	push	{r7}
 80048b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048b4:	e7fe      	b.n	80048b4 <BusFault_Handler+0x4>

080048b6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048b6:	b480      	push	{r7}
 80048b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048ba:	e7fe      	b.n	80048ba <UsageFault_Handler+0x4>

080048bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bc80      	pop	{r7}
 80048c6:	4770      	bx	lr

080048c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80048cc:	bf00      	nop
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr

080048d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80048d8:	bf00      	nop
 80048da:	46bd      	mov	sp, r7
 80048dc:	bc80      	pop	{r7}
 80048de:	4770      	bx	lr

080048e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048e4:	f000 f944 	bl	8004b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048e8:	bf00      	nop
 80048ea:	bd80      	pop	{r7, pc}

080048ec <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80048f0:	4802      	ldr	r0, [pc, #8]	; (80048fc <DMA1_Channel3_IRQHandler+0x10>)
 80048f2:	f000 fbb9 	bl	8005068 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80048f6:	bf00      	nop
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	20000784 	.word	0x20000784

08004900 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */


  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004904:	4802      	ldr	r0, [pc, #8]	; (8004910 <TIM2_IRQHandler+0x10>)
 8004906:	f003 f881 	bl	8007a0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800490a:	bf00      	nop
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000adc 	.word	0x20000adc

08004914 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
                 LF (U+000A): . line feed             // '\n'
	 * Structure input message: '0d','0a','4F','4B','0d','0a'
	                             \r,  \n , O,   K,   \r,  \n
	Its interrupt generate olways if one byte is received
	 */
	uint8_t d = USART1->DR;                      					 		// Copy byte from UART1 buffer
 800491a:	4b1a      	ldr	r3, [pc, #104]	; (8004984 <USART1_IRQHandler+0x70>)
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	71fb      	strb	r3, [r7, #7]
	if((d != '\r') && (d != '\n'))                                   		// Save in buffer is char is letter or numbers
 8004920:	79fb      	ldrb	r3, [r7, #7]
 8004922:	2b0d      	cmp	r3, #13
 8004924:	d013      	beq.n	800494e <USART1_IRQHandler+0x3a>
 8004926:	79fb      	ldrb	r3, [r7, #7]
 8004928:	2b0a      	cmp	r3, #10
 800492a:	d010      	beq.n	800494e <USART1_IRQHandler+0x3a>
	{
		if(count >=2)                                               		// Need miss first two characters ( structure input message: '0d','0a','4F','4B','0d','0a')
 800492c:	4b16      	ldr	r3, [pc, #88]	; (8004988 <USART1_IRQHandler+0x74>)
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d920      	bls.n	8004976 <USART1_IRQHandler+0x62>
		{
			GSM_RX_buffer[counter_GSM_RX_buffer] = d;
 8004934:	4b15      	ldr	r3, [pc, #84]	; (800498c <USART1_IRQHandler+0x78>)
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	4619      	mov	r1, r3
 800493a:	4a15      	ldr	r2, [pc, #84]	; (8004990 <USART1_IRQHandler+0x7c>)
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	5453      	strb	r3, [r2, r1]
			counter_GSM_RX_buffer++;
 8004940:	4b12      	ldr	r3, [pc, #72]	; (800498c <USART1_IRQHandler+0x78>)
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	3301      	adds	r3, #1
 8004946:	b2da      	uxtb	r2, r3
 8004948:	4b10      	ldr	r3, [pc, #64]	; (800498c <USART1_IRQHandler+0x78>)
 800494a:	701a      	strb	r2, [r3, #0]
		if(count >=2)                                               		// Need miss first two characters ( structure input message: '0d','0a','4F','4B','0d','0a')
 800494c:	e013      	b.n	8004976 <USART1_IRQHandler+0x62>
		}
	}
	else
	{
		if(counter_GSM_RX_buffer > 0)										// If answer is sawed
 800494e:	4b0f      	ldr	r3, [pc, #60]	; (800498c <USART1_IRQHandler+0x78>)
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d006      	beq.n	8004964 <USART1_IRQHandler+0x50>
		{
			counter_GSM_RX_buffer = 0;
 8004956:	4b0d      	ldr	r3, [pc, #52]	; (800498c <USART1_IRQHandler+0x78>)
 8004958:	2200      	movs	r2, #0
 800495a:	701a      	strb	r2, [r3, #0]
			ansver_flag =1;
 800495c:	4b0d      	ldr	r3, [pc, #52]	; (8004994 <USART1_IRQHandler+0x80>)
 800495e:	2201      	movs	r2, #1
 8004960:	701a      	strb	r2, [r3, #0]
 8004962:	e002      	b.n	800496a <USART1_IRQHandler+0x56>
		}
		else
		{
			counter_GSM_RX_buffer=0;
 8004964:	4b09      	ldr	r3, [pc, #36]	; (800498c <USART1_IRQHandler+0x78>)
 8004966:	2200      	movs	r2, #0
 8004968:	701a      	strb	r2, [r3, #0]
		}

		count ++;
 800496a:	4b07      	ldr	r3, [pc, #28]	; (8004988 <USART1_IRQHandler+0x74>)
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	3301      	adds	r3, #1
 8004970:	b2da      	uxtb	r2, r3
 8004972:	4b05      	ldr	r3, [pc, #20]	; (8004988 <USART1_IRQHandler+0x74>)
 8004974:	701a      	strb	r2, [r3, #0]
	}
//	/////////////////////////////////////////////////////////////////////////////
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004976:	4808      	ldr	r0, [pc, #32]	; (8004998 <USART1_IRQHandler+0x84>)
 8004978:	f003 ffa4 	bl	80088c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800497c:	bf00      	nop
 800497e:	3708      	adds	r7, #8
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40013800 	.word	0x40013800
 8004988:	2000027d 	.word	0x2000027d
 800498c:	20000692 	.word	0x20000692
 8004990:	20000240 	.word	0x20000240
 8004994:	2000027c 	.word	0x2000027c
 8004998:	20000a5c 	.word	0x20000a5c

0800499c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80049a0:	4802      	ldr	r0, [pc, #8]	; (80049ac <USART2_IRQHandler+0x10>)
 80049a2:	f003 ff8f 	bl	80088c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80049a6:	bf00      	nop
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	20000b1c 	.word	0x20000b1c

080049b0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80049b4:	4802      	ldr	r0, [pc, #8]	; (80049c0 <USART3_IRQHandler+0x10>)
 80049b6:	f003 ff85 	bl	80088c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80049ba:	bf00      	nop
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	200007c8 	.word	0x200007c8

080049c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049cc:	4a14      	ldr	r2, [pc, #80]	; (8004a20 <_sbrk+0x5c>)
 80049ce:	4b15      	ldr	r3, [pc, #84]	; (8004a24 <_sbrk+0x60>)
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049d8:	4b13      	ldr	r3, [pc, #76]	; (8004a28 <_sbrk+0x64>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d102      	bne.n	80049e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049e0:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <_sbrk+0x64>)
 80049e2:	4a12      	ldr	r2, [pc, #72]	; (8004a2c <_sbrk+0x68>)
 80049e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049e6:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <_sbrk+0x64>)
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4413      	add	r3, r2
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d207      	bcs.n	8004a04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049f4:	f004 fb8e 	bl	8009114 <__errno>
 80049f8:	4602      	mov	r2, r0
 80049fa:	230c      	movs	r3, #12
 80049fc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80049fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a02:	e009      	b.n	8004a18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a04:	4b08      	ldr	r3, [pc, #32]	; (8004a28 <_sbrk+0x64>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a0a:	4b07      	ldr	r3, [pc, #28]	; (8004a28 <_sbrk+0x64>)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4413      	add	r3, r2
 8004a12:	4a05      	ldr	r2, [pc, #20]	; (8004a28 <_sbrk+0x64>)
 8004a14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a16:	68fb      	ldr	r3, [r7, #12]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	20005000 	.word	0x20005000
 8004a24:	00000400 	.word	0x00000400
 8004a28:	20000694 	.word	0x20000694
 8004a2c:	20000b68 	.word	0x20000b68

08004a30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004a30:	b480      	push	{r7}
 8004a32:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004a34:	4b15      	ldr	r3, [pc, #84]	; (8004a8c <SystemInit+0x5c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a14      	ldr	r2, [pc, #80]	; (8004a8c <SystemInit+0x5c>)
 8004a3a:	f043 0301 	orr.w	r3, r3, #1
 8004a3e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004a40:	4b12      	ldr	r3, [pc, #72]	; (8004a8c <SystemInit+0x5c>)
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	4911      	ldr	r1, [pc, #68]	; (8004a8c <SystemInit+0x5c>)
 8004a46:	4b12      	ldr	r3, [pc, #72]	; (8004a90 <SystemInit+0x60>)
 8004a48:	4013      	ands	r3, r2
 8004a4a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004a4c:	4b0f      	ldr	r3, [pc, #60]	; (8004a8c <SystemInit+0x5c>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0e      	ldr	r2, [pc, #56]	; (8004a8c <SystemInit+0x5c>)
 8004a52:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a5a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004a5c:	4b0b      	ldr	r3, [pc, #44]	; (8004a8c <SystemInit+0x5c>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a0a      	ldr	r2, [pc, #40]	; (8004a8c <SystemInit+0x5c>)
 8004a62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a66:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004a68:	4b08      	ldr	r3, [pc, #32]	; (8004a8c <SystemInit+0x5c>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	4a07      	ldr	r2, [pc, #28]	; (8004a8c <SystemInit+0x5c>)
 8004a6e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004a72:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004a74:	4b05      	ldr	r3, [pc, #20]	; (8004a8c <SystemInit+0x5c>)
 8004a76:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004a7a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004a7c:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <SystemInit+0x64>)
 8004a7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a82:	609a      	str	r2, [r3, #8]
#endif 
}
 8004a84:	bf00      	nop
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	f8ff0000 	.word	0xf8ff0000
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004a98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004a9a:	e003      	b.n	8004aa4 <LoopCopyDataInit>

08004a9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004a9c:	4b0b      	ldr	r3, [pc, #44]	; (8004acc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004a9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004aa0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004aa2:	3104      	adds	r1, #4

08004aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004aa4:	480a      	ldr	r0, [pc, #40]	; (8004ad0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004aa6:	4b0b      	ldr	r3, [pc, #44]	; (8004ad4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004aa8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004aaa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004aac:	d3f6      	bcc.n	8004a9c <CopyDataInit>
  ldr r2, =_sbss
 8004aae:	4a0a      	ldr	r2, [pc, #40]	; (8004ad8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004ab0:	e002      	b.n	8004ab8 <LoopFillZerobss>

08004ab2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004ab2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004ab4:	f842 3b04 	str.w	r3, [r2], #4

08004ab8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004ab8:	4b08      	ldr	r3, [pc, #32]	; (8004adc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004aba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004abc:	d3f9      	bcc.n	8004ab2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004abe:	f7ff ffb7 	bl	8004a30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ac2:	f004 fb2d 	bl	8009120 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004ac6:	f7fd fdbd 	bl	8002644 <main>
  bx lr
 8004aca:	4770      	bx	lr
  ldr r3, =_sidata
 8004acc:	0800d2b0 	.word	0x0800d2b0
  ldr r0, =_sdata
 8004ad0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004ad4:	2000021c 	.word	0x2000021c
  ldr r2, =_sbss
 8004ad8:	2000021c 	.word	0x2000021c
  ldr r3, = _ebss
 8004adc:	20000b64 	.word	0x20000b64

08004ae0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ae0:	e7fe      	b.n	8004ae0 <ADC1_2_IRQHandler>
	...

08004ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ae8:	4b08      	ldr	r3, [pc, #32]	; (8004b0c <HAL_Init+0x28>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a07      	ldr	r2, [pc, #28]	; (8004b0c <HAL_Init+0x28>)
 8004aee:	f043 0310 	orr.w	r3, r3, #16
 8004af2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004af4:	2003      	movs	r0, #3
 8004af6:	f000 f945 	bl	8004d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004afa:	2000      	movs	r0, #0
 8004afc:	f000 f808 	bl	8004b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b00:	f7ff fc9e 	bl	8004440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40022000 	.word	0x40022000

08004b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b18:	4b12      	ldr	r3, [pc, #72]	; (8004b64 <HAL_InitTick+0x54>)
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	4b12      	ldr	r3, [pc, #72]	; (8004b68 <HAL_InitTick+0x58>)
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	4619      	mov	r1, r3
 8004b22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 f95d 	bl	8004dee <HAL_SYSTICK_Config>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e00e      	b.n	8004b5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b0f      	cmp	r3, #15
 8004b42:	d80a      	bhi.n	8004b5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b44:	2200      	movs	r2, #0
 8004b46:	6879      	ldr	r1, [r7, #4]
 8004b48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b4c:	f000 f925 	bl	8004d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b50:	4a06      	ldr	r2, [pc, #24]	; (8004b6c <HAL_InitTick+0x5c>)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3708      	adds	r7, #8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	20000040 	.word	0x20000040
 8004b68:	20000048 	.word	0x20000048
 8004b6c:	20000044 	.word	0x20000044

08004b70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b74:	4b05      	ldr	r3, [pc, #20]	; (8004b8c <HAL_IncTick+0x1c>)
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	461a      	mov	r2, r3
 8004b7a:	4b05      	ldr	r3, [pc, #20]	; (8004b90 <HAL_IncTick+0x20>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4413      	add	r3, r2
 8004b80:	4a03      	ldr	r2, [pc, #12]	; (8004b90 <HAL_IncTick+0x20>)
 8004b82:	6013      	str	r3, [r2, #0]
}
 8004b84:	bf00      	nop
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bc80      	pop	{r7}
 8004b8a:	4770      	bx	lr
 8004b8c:	20000048 	.word	0x20000048
 8004b90:	20000b5c 	.word	0x20000b5c

08004b94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
  return uwTick;
 8004b98:	4b02      	ldr	r3, [pc, #8]	; (8004ba4 <HAL_GetTick+0x10>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bc80      	pop	{r7}
 8004ba2:	4770      	bx	lr
 8004ba4:	20000b5c 	.word	0x20000b5c

08004ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004bb0:	f7ff fff0 	bl	8004b94 <HAL_GetTick>
 8004bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bc0:	d005      	beq.n	8004bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004bc2:	4b09      	ldr	r3, [pc, #36]	; (8004be8 <HAL_Delay+0x40>)
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	4413      	add	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004bce:	bf00      	nop
 8004bd0:	f7ff ffe0 	bl	8004b94 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d8f7      	bhi.n	8004bd0 <HAL_Delay+0x28>
  {
  }
}
 8004be0:	bf00      	nop
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	20000048 	.word	0x20000048

08004bec <__NVIC_SetPriorityGrouping>:
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f003 0307 	and.w	r3, r3, #7
 8004bfa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bfc:	4b0c      	ldr	r3, [pc, #48]	; (8004c30 <__NVIC_SetPriorityGrouping+0x44>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c08:	4013      	ands	r3, r2
 8004c0a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c1e:	4a04      	ldr	r2, [pc, #16]	; (8004c30 <__NVIC_SetPriorityGrouping+0x44>)
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	60d3      	str	r3, [r2, #12]
}
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	e000ed00 	.word	0xe000ed00

08004c34 <__NVIC_GetPriorityGrouping>:
{
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c38:	4b04      	ldr	r3, [pc, #16]	; (8004c4c <__NVIC_GetPriorityGrouping+0x18>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	0a1b      	lsrs	r3, r3, #8
 8004c3e:	f003 0307 	and.w	r3, r3, #7
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	e000ed00 	.word	0xe000ed00

08004c50 <__NVIC_EnableIRQ>:
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	4603      	mov	r3, r0
 8004c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	db0b      	blt.n	8004c7a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c62:	79fb      	ldrb	r3, [r7, #7]
 8004c64:	f003 021f 	and.w	r2, r3, #31
 8004c68:	4906      	ldr	r1, [pc, #24]	; (8004c84 <__NVIC_EnableIRQ+0x34>)
 8004c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c6e:	095b      	lsrs	r3, r3, #5
 8004c70:	2001      	movs	r0, #1
 8004c72:	fa00 f202 	lsl.w	r2, r0, r2
 8004c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr
 8004c84:	e000e100 	.word	0xe000e100

08004c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	6039      	str	r1, [r7, #0]
 8004c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	db0a      	blt.n	8004cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	490c      	ldr	r1, [pc, #48]	; (8004cd4 <__NVIC_SetPriority+0x4c>)
 8004ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ca6:	0112      	lsls	r2, r2, #4
 8004ca8:	b2d2      	uxtb	r2, r2
 8004caa:	440b      	add	r3, r1
 8004cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cb0:	e00a      	b.n	8004cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	4908      	ldr	r1, [pc, #32]	; (8004cd8 <__NVIC_SetPriority+0x50>)
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	3b04      	subs	r3, #4
 8004cc0:	0112      	lsls	r2, r2, #4
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	761a      	strb	r2, [r3, #24]
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	e000e100 	.word	0xe000e100
 8004cd8:	e000ed00 	.word	0xe000ed00

08004cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b089      	sub	sp, #36	; 0x24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f003 0307 	and.w	r3, r3, #7
 8004cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	f1c3 0307 	rsb	r3, r3, #7
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	bf28      	it	cs
 8004cfa:	2304      	movcs	r3, #4
 8004cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	3304      	adds	r3, #4
 8004d02:	2b06      	cmp	r3, #6
 8004d04:	d902      	bls.n	8004d0c <NVIC_EncodePriority+0x30>
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	3b03      	subs	r3, #3
 8004d0a:	e000      	b.n	8004d0e <NVIC_EncodePriority+0x32>
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1a:	43da      	mvns	r2, r3
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	401a      	ands	r2, r3
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2e:	43d9      	mvns	r1, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d34:	4313      	orrs	r3, r2
         );
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3724      	adds	r7, #36	; 0x24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d50:	d301      	bcc.n	8004d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d52:	2301      	movs	r3, #1
 8004d54:	e00f      	b.n	8004d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d56:	4a0a      	ldr	r2, [pc, #40]	; (8004d80 <SysTick_Config+0x40>)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d5e:	210f      	movs	r1, #15
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d64:	f7ff ff90 	bl	8004c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d68:	4b05      	ldr	r3, [pc, #20]	; (8004d80 <SysTick_Config+0x40>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d6e:	4b04      	ldr	r3, [pc, #16]	; (8004d80 <SysTick_Config+0x40>)
 8004d70:	2207      	movs	r2, #7
 8004d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	e000e010 	.word	0xe000e010

08004d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f7ff ff2d 	bl	8004bec <__NVIC_SetPriorityGrouping>
}
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b086      	sub	sp, #24
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	4603      	mov	r3, r0
 8004da2:	60b9      	str	r1, [r7, #8]
 8004da4:	607a      	str	r2, [r7, #4]
 8004da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004dac:	f7ff ff42 	bl	8004c34 <__NVIC_GetPriorityGrouping>
 8004db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	6978      	ldr	r0, [r7, #20]
 8004db8:	f7ff ff90 	bl	8004cdc <NVIC_EncodePriority>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dc2:	4611      	mov	r1, r2
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7ff ff5f 	bl	8004c88 <__NVIC_SetPriority>
}
 8004dca:	bf00      	nop
 8004dcc:	3718      	adds	r7, #24
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b082      	sub	sp, #8
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	4603      	mov	r3, r0
 8004dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff ff35 	bl	8004c50 <__NVIC_EnableIRQ>
}
 8004de6:	bf00      	nop
 8004de8:	3708      	adds	r7, #8
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b082      	sub	sp, #8
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7ff ffa2 	bl	8004d40 <SysTick_Config>
 8004dfc:	4603      	mov	r3, r0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
	...

08004e08 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e10:	2300      	movs	r3, #0
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e043      	b.n	8004ea6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	4b22      	ldr	r3, [pc, #136]	; (8004eb0 <HAL_DMA_Init+0xa8>)
 8004e26:	4413      	add	r3, r2
 8004e28:	4a22      	ldr	r2, [pc, #136]	; (8004eb4 <HAL_DMA_Init+0xac>)
 8004e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2e:	091b      	lsrs	r3, r3, #4
 8004e30:	009a      	lsls	r2, r3, #2
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a1f      	ldr	r2, [pc, #124]	; (8004eb8 <HAL_DMA_Init+0xb0>)
 8004e3a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004e52:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004e56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004e60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr
 8004eb0:	bffdfff8 	.word	0xbffdfff8
 8004eb4:	cccccccd 	.word	0xcccccccd
 8004eb8:	40020000 	.word	0x40020000

08004ebc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d101      	bne.n	8004edc <HAL_DMA_Start_IT+0x20>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	e04a      	b.n	8004f72 <HAL_DMA_Start_IT+0xb6>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d13a      	bne.n	8004f64 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0201 	bic.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	68b9      	ldr	r1, [r7, #8]
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 f9ae 	bl	8005274 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d008      	beq.n	8004f32 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f042 020e 	orr.w	r2, r2, #14
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	e00f      	b.n	8004f52 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0204 	bic.w	r2, r2, #4
 8004f40:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f042 020a 	orr.w	r2, r2, #10
 8004f50:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f042 0201 	orr.w	r2, r2, #1
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	e005      	b.n	8004f70 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3718      	adds	r7, #24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f84:	2300      	movs	r3, #0
 8004f86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d005      	beq.n	8004f9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2204      	movs	r2, #4
 8004f96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
 8004f9c:	e051      	b.n	8005042 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 020e 	bic.w	r2, r2, #14
 8004fac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a22      	ldr	r2, [pc, #136]	; (800504c <HAL_DMA_Abort_IT+0xd0>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d029      	beq.n	800501c <HAL_DMA_Abort_IT+0xa0>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a20      	ldr	r2, [pc, #128]	; (8005050 <HAL_DMA_Abort_IT+0xd4>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d022      	beq.n	8005018 <HAL_DMA_Abort_IT+0x9c>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a1f      	ldr	r2, [pc, #124]	; (8005054 <HAL_DMA_Abort_IT+0xd8>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d01a      	beq.n	8005012 <HAL_DMA_Abort_IT+0x96>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a1d      	ldr	r2, [pc, #116]	; (8005058 <HAL_DMA_Abort_IT+0xdc>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d012      	beq.n	800500c <HAL_DMA_Abort_IT+0x90>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1c      	ldr	r2, [pc, #112]	; (800505c <HAL_DMA_Abort_IT+0xe0>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d00a      	beq.n	8005006 <HAL_DMA_Abort_IT+0x8a>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1a      	ldr	r2, [pc, #104]	; (8005060 <HAL_DMA_Abort_IT+0xe4>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d102      	bne.n	8005000 <HAL_DMA_Abort_IT+0x84>
 8004ffa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004ffe:	e00e      	b.n	800501e <HAL_DMA_Abort_IT+0xa2>
 8005000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005004:	e00b      	b.n	800501e <HAL_DMA_Abort_IT+0xa2>
 8005006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800500a:	e008      	b.n	800501e <HAL_DMA_Abort_IT+0xa2>
 800500c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005010:	e005      	b.n	800501e <HAL_DMA_Abort_IT+0xa2>
 8005012:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005016:	e002      	b.n	800501e <HAL_DMA_Abort_IT+0xa2>
 8005018:	2310      	movs	r3, #16
 800501a:	e000      	b.n	800501e <HAL_DMA_Abort_IT+0xa2>
 800501c:	2301      	movs	r3, #1
 800501e:	4a11      	ldr	r2, [pc, #68]	; (8005064 <HAL_DMA_Abort_IT+0xe8>)
 8005020:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	4798      	blx	r3
    } 
  }
  return status;
 8005042:	7bfb      	ldrb	r3, [r7, #15]
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	40020008 	.word	0x40020008
 8005050:	4002001c 	.word	0x4002001c
 8005054:	40020030 	.word	0x40020030
 8005058:	40020044 	.word	0x40020044
 800505c:	40020058 	.word	0x40020058
 8005060:	4002006c 	.word	0x4002006c
 8005064:	40020000 	.word	0x40020000

08005068 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005084:	2204      	movs	r2, #4
 8005086:	409a      	lsls	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	4013      	ands	r3, r2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d04f      	beq.n	8005130 <HAL_DMA_IRQHandler+0xc8>
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 0304 	and.w	r3, r3, #4
 8005096:	2b00      	cmp	r3, #0
 8005098:	d04a      	beq.n	8005130 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0320 	and.w	r3, r3, #32
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d107      	bne.n	80050b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0204 	bic.w	r2, r2, #4
 80050b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a66      	ldr	r2, [pc, #408]	; (8005258 <HAL_DMA_IRQHandler+0x1f0>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d029      	beq.n	8005116 <HAL_DMA_IRQHandler+0xae>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a65      	ldr	r2, [pc, #404]	; (800525c <HAL_DMA_IRQHandler+0x1f4>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d022      	beq.n	8005112 <HAL_DMA_IRQHandler+0xaa>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a63      	ldr	r2, [pc, #396]	; (8005260 <HAL_DMA_IRQHandler+0x1f8>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d01a      	beq.n	800510c <HAL_DMA_IRQHandler+0xa4>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a62      	ldr	r2, [pc, #392]	; (8005264 <HAL_DMA_IRQHandler+0x1fc>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d012      	beq.n	8005106 <HAL_DMA_IRQHandler+0x9e>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a60      	ldr	r2, [pc, #384]	; (8005268 <HAL_DMA_IRQHandler+0x200>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00a      	beq.n	8005100 <HAL_DMA_IRQHandler+0x98>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a5f      	ldr	r2, [pc, #380]	; (800526c <HAL_DMA_IRQHandler+0x204>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d102      	bne.n	80050fa <HAL_DMA_IRQHandler+0x92>
 80050f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80050f8:	e00e      	b.n	8005118 <HAL_DMA_IRQHandler+0xb0>
 80050fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80050fe:	e00b      	b.n	8005118 <HAL_DMA_IRQHandler+0xb0>
 8005100:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005104:	e008      	b.n	8005118 <HAL_DMA_IRQHandler+0xb0>
 8005106:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800510a:	e005      	b.n	8005118 <HAL_DMA_IRQHandler+0xb0>
 800510c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005110:	e002      	b.n	8005118 <HAL_DMA_IRQHandler+0xb0>
 8005112:	2340      	movs	r3, #64	; 0x40
 8005114:	e000      	b.n	8005118 <HAL_DMA_IRQHandler+0xb0>
 8005116:	2304      	movs	r3, #4
 8005118:	4a55      	ldr	r2, [pc, #340]	; (8005270 <HAL_DMA_IRQHandler+0x208>)
 800511a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 8094 	beq.w	800524e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800512e:	e08e      	b.n	800524e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005134:	2202      	movs	r2, #2
 8005136:	409a      	lsls	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	4013      	ands	r3, r2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d056      	beq.n	80051ee <HAL_DMA_IRQHandler+0x186>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d051      	beq.n	80051ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0320 	and.w	r3, r3, #32
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10b      	bne.n	8005170 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 020a 	bic.w	r2, r2, #10
 8005166:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a38      	ldr	r2, [pc, #224]	; (8005258 <HAL_DMA_IRQHandler+0x1f0>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d029      	beq.n	80051ce <HAL_DMA_IRQHandler+0x166>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a37      	ldr	r2, [pc, #220]	; (800525c <HAL_DMA_IRQHandler+0x1f4>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d022      	beq.n	80051ca <HAL_DMA_IRQHandler+0x162>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a35      	ldr	r2, [pc, #212]	; (8005260 <HAL_DMA_IRQHandler+0x1f8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d01a      	beq.n	80051c4 <HAL_DMA_IRQHandler+0x15c>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a34      	ldr	r2, [pc, #208]	; (8005264 <HAL_DMA_IRQHandler+0x1fc>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d012      	beq.n	80051be <HAL_DMA_IRQHandler+0x156>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a32      	ldr	r2, [pc, #200]	; (8005268 <HAL_DMA_IRQHandler+0x200>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d00a      	beq.n	80051b8 <HAL_DMA_IRQHandler+0x150>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a31      	ldr	r2, [pc, #196]	; (800526c <HAL_DMA_IRQHandler+0x204>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d102      	bne.n	80051b2 <HAL_DMA_IRQHandler+0x14a>
 80051ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051b0:	e00e      	b.n	80051d0 <HAL_DMA_IRQHandler+0x168>
 80051b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051b6:	e00b      	b.n	80051d0 <HAL_DMA_IRQHandler+0x168>
 80051b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051bc:	e008      	b.n	80051d0 <HAL_DMA_IRQHandler+0x168>
 80051be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051c2:	e005      	b.n	80051d0 <HAL_DMA_IRQHandler+0x168>
 80051c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051c8:	e002      	b.n	80051d0 <HAL_DMA_IRQHandler+0x168>
 80051ca:	2320      	movs	r3, #32
 80051cc:	e000      	b.n	80051d0 <HAL_DMA_IRQHandler+0x168>
 80051ce:	2302      	movs	r3, #2
 80051d0:	4a27      	ldr	r2, [pc, #156]	; (8005270 <HAL_DMA_IRQHandler+0x208>)
 80051d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d034      	beq.n	800524e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80051ec:	e02f      	b.n	800524e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f2:	2208      	movs	r2, #8
 80051f4:	409a      	lsls	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	4013      	ands	r3, r2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d028      	beq.n	8005250 <HAL_DMA_IRQHandler+0x1e8>
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	f003 0308 	and.w	r3, r3, #8
 8005204:	2b00      	cmp	r3, #0
 8005206:	d023      	beq.n	8005250 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 020e 	bic.w	r2, r2, #14
 8005216:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005220:	2101      	movs	r1, #1
 8005222:	fa01 f202 	lsl.w	r2, r1, r2
 8005226:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005242:	2b00      	cmp	r3, #0
 8005244:	d004      	beq.n	8005250 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	4798      	blx	r3
    }
  }
  return;
 800524e:	bf00      	nop
 8005250:	bf00      	nop
}
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40020008 	.word	0x40020008
 800525c:	4002001c 	.word	0x4002001c
 8005260:	40020030 	.word	0x40020030
 8005264:	40020044 	.word	0x40020044
 8005268:	40020058 	.word	0x40020058
 800526c:	4002006c 	.word	0x4002006c
 8005270:	40020000 	.word	0x40020000

08005274 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528a:	2101      	movs	r1, #1
 800528c:	fa01 f202 	lsl.w	r2, r1, r2
 8005290:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2b10      	cmp	r3, #16
 80052a0:	d108      	bne.n	80052b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80052b2:	e007      	b.n	80052c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	60da      	str	r2, [r3, #12]
}
 80052c4:	bf00      	nop
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr
	...

080052d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b08b      	sub	sp, #44	; 0x2c
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052da:	2300      	movs	r3, #0
 80052dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80052de:	2300      	movs	r3, #0
 80052e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052e2:	e127      	b.n	8005534 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80052e4:	2201      	movs	r2, #1
 80052e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69fa      	ldr	r2, [r7, #28]
 80052f4:	4013      	ands	r3, r2
 80052f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	f040 8116 	bne.w	800552e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	2b12      	cmp	r3, #18
 8005308:	d034      	beq.n	8005374 <HAL_GPIO_Init+0xa4>
 800530a:	2b12      	cmp	r3, #18
 800530c:	d80d      	bhi.n	800532a <HAL_GPIO_Init+0x5a>
 800530e:	2b02      	cmp	r3, #2
 8005310:	d02b      	beq.n	800536a <HAL_GPIO_Init+0x9a>
 8005312:	2b02      	cmp	r3, #2
 8005314:	d804      	bhi.n	8005320 <HAL_GPIO_Init+0x50>
 8005316:	2b00      	cmp	r3, #0
 8005318:	d031      	beq.n	800537e <HAL_GPIO_Init+0xae>
 800531a:	2b01      	cmp	r3, #1
 800531c:	d01c      	beq.n	8005358 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800531e:	e048      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8005320:	2b03      	cmp	r3, #3
 8005322:	d043      	beq.n	80053ac <HAL_GPIO_Init+0xdc>
 8005324:	2b11      	cmp	r3, #17
 8005326:	d01b      	beq.n	8005360 <HAL_GPIO_Init+0x90>
          break;
 8005328:	e043      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800532a:	4a89      	ldr	r2, [pc, #548]	; (8005550 <HAL_GPIO_Init+0x280>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d026      	beq.n	800537e <HAL_GPIO_Init+0xae>
 8005330:	4a87      	ldr	r2, [pc, #540]	; (8005550 <HAL_GPIO_Init+0x280>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d806      	bhi.n	8005344 <HAL_GPIO_Init+0x74>
 8005336:	4a87      	ldr	r2, [pc, #540]	; (8005554 <HAL_GPIO_Init+0x284>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d020      	beq.n	800537e <HAL_GPIO_Init+0xae>
 800533c:	4a86      	ldr	r2, [pc, #536]	; (8005558 <HAL_GPIO_Init+0x288>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d01d      	beq.n	800537e <HAL_GPIO_Init+0xae>
          break;
 8005342:	e036      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8005344:	4a85      	ldr	r2, [pc, #532]	; (800555c <HAL_GPIO_Init+0x28c>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d019      	beq.n	800537e <HAL_GPIO_Init+0xae>
 800534a:	4a85      	ldr	r2, [pc, #532]	; (8005560 <HAL_GPIO_Init+0x290>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d016      	beq.n	800537e <HAL_GPIO_Init+0xae>
 8005350:	4a84      	ldr	r2, [pc, #528]	; (8005564 <HAL_GPIO_Init+0x294>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d013      	beq.n	800537e <HAL_GPIO_Init+0xae>
          break;
 8005356:	e02c      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	623b      	str	r3, [r7, #32]
          break;
 800535e:	e028      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	3304      	adds	r3, #4
 8005366:	623b      	str	r3, [r7, #32]
          break;
 8005368:	e023      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	3308      	adds	r3, #8
 8005370:	623b      	str	r3, [r7, #32]
          break;
 8005372:	e01e      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	330c      	adds	r3, #12
 800537a:	623b      	str	r3, [r7, #32]
          break;
 800537c:	e019      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d102      	bne.n	800538c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005386:	2304      	movs	r3, #4
 8005388:	623b      	str	r3, [r7, #32]
          break;
 800538a:	e012      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d105      	bne.n	80053a0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005394:	2308      	movs	r3, #8
 8005396:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	69fa      	ldr	r2, [r7, #28]
 800539c:	611a      	str	r2, [r3, #16]
          break;
 800539e:	e008      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80053a0:	2308      	movs	r3, #8
 80053a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	615a      	str	r2, [r3, #20]
          break;
 80053aa:	e002      	b.n	80053b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80053ac:	2300      	movs	r3, #0
 80053ae:	623b      	str	r3, [r7, #32]
          break;
 80053b0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	2bff      	cmp	r3, #255	; 0xff
 80053b6:	d801      	bhi.n	80053bc <HAL_GPIO_Init+0xec>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	e001      	b.n	80053c0 <HAL_GPIO_Init+0xf0>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	3304      	adds	r3, #4
 80053c0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	2bff      	cmp	r3, #255	; 0xff
 80053c6:	d802      	bhi.n	80053ce <HAL_GPIO_Init+0xfe>
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	e002      	b.n	80053d4 <HAL_GPIO_Init+0x104>
 80053ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d0:	3b08      	subs	r3, #8
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	210f      	movs	r1, #15
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	fa01 f303 	lsl.w	r3, r1, r3
 80053e2:	43db      	mvns	r3, r3
 80053e4:	401a      	ands	r2, r3
 80053e6:	6a39      	ldr	r1, [r7, #32]
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	fa01 f303 	lsl.w	r3, r1, r3
 80053ee:	431a      	orrs	r2, r3
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 8096 	beq.w	800552e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005402:	4b59      	ldr	r3, [pc, #356]	; (8005568 <HAL_GPIO_Init+0x298>)
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	4a58      	ldr	r2, [pc, #352]	; (8005568 <HAL_GPIO_Init+0x298>)
 8005408:	f043 0301 	orr.w	r3, r3, #1
 800540c:	6193      	str	r3, [r2, #24]
 800540e:	4b56      	ldr	r3, [pc, #344]	; (8005568 <HAL_GPIO_Init+0x298>)
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	60bb      	str	r3, [r7, #8]
 8005418:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800541a:	4a54      	ldr	r2, [pc, #336]	; (800556c <HAL_GPIO_Init+0x29c>)
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541e:	089b      	lsrs	r3, r3, #2
 8005420:	3302      	adds	r3, #2
 8005422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005426:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	220f      	movs	r2, #15
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	43db      	mvns	r3, r3
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4013      	ands	r3, r2
 800543c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a4b      	ldr	r2, [pc, #300]	; (8005570 <HAL_GPIO_Init+0x2a0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d013      	beq.n	800546e <HAL_GPIO_Init+0x19e>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a4a      	ldr	r2, [pc, #296]	; (8005574 <HAL_GPIO_Init+0x2a4>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00d      	beq.n	800546a <HAL_GPIO_Init+0x19a>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a49      	ldr	r2, [pc, #292]	; (8005578 <HAL_GPIO_Init+0x2a8>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d007      	beq.n	8005466 <HAL_GPIO_Init+0x196>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a48      	ldr	r2, [pc, #288]	; (800557c <HAL_GPIO_Init+0x2ac>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d101      	bne.n	8005462 <HAL_GPIO_Init+0x192>
 800545e:	2303      	movs	r3, #3
 8005460:	e006      	b.n	8005470 <HAL_GPIO_Init+0x1a0>
 8005462:	2304      	movs	r3, #4
 8005464:	e004      	b.n	8005470 <HAL_GPIO_Init+0x1a0>
 8005466:	2302      	movs	r3, #2
 8005468:	e002      	b.n	8005470 <HAL_GPIO_Init+0x1a0>
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <HAL_GPIO_Init+0x1a0>
 800546e:	2300      	movs	r3, #0
 8005470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005472:	f002 0203 	and.w	r2, r2, #3
 8005476:	0092      	lsls	r2, r2, #2
 8005478:	4093      	lsls	r3, r2
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4313      	orrs	r3, r2
 800547e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005480:	493a      	ldr	r1, [pc, #232]	; (800556c <HAL_GPIO_Init+0x29c>)
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	089b      	lsrs	r3, r3, #2
 8005486:	3302      	adds	r3, #2
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d006      	beq.n	80054a8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800549a:	4b39      	ldr	r3, [pc, #228]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	4938      	ldr	r1, [pc, #224]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	600b      	str	r3, [r1, #0]
 80054a6:	e006      	b.n	80054b6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80054a8:	4b35      	ldr	r3, [pc, #212]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	4933      	ldr	r1, [pc, #204]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d006      	beq.n	80054d0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80054c2:	4b2f      	ldr	r3, [pc, #188]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	492e      	ldr	r1, [pc, #184]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	604b      	str	r3, [r1, #4]
 80054ce:	e006      	b.n	80054de <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80054d0:	4b2b      	ldr	r3, [pc, #172]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	43db      	mvns	r3, r3
 80054d8:	4929      	ldr	r1, [pc, #164]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054da:	4013      	ands	r3, r2
 80054dc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d006      	beq.n	80054f8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80054ea:	4b25      	ldr	r3, [pc, #148]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054ec:	689a      	ldr	r2, [r3, #8]
 80054ee:	4924      	ldr	r1, [pc, #144]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	608b      	str	r3, [r1, #8]
 80054f6:	e006      	b.n	8005506 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80054f8:	4b21      	ldr	r3, [pc, #132]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 80054fa:	689a      	ldr	r2, [r3, #8]
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	43db      	mvns	r3, r3
 8005500:	491f      	ldr	r1, [pc, #124]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 8005502:	4013      	ands	r3, r2
 8005504:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d006      	beq.n	8005520 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005512:	4b1b      	ldr	r3, [pc, #108]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	491a      	ldr	r1, [pc, #104]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	4313      	orrs	r3, r2
 800551c:	60cb      	str	r3, [r1, #12]
 800551e:	e006      	b.n	800552e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005520:	4b17      	ldr	r3, [pc, #92]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 8005522:	68da      	ldr	r2, [r3, #12]
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	43db      	mvns	r3, r3
 8005528:	4915      	ldr	r1, [pc, #84]	; (8005580 <HAL_GPIO_Init+0x2b0>)
 800552a:	4013      	ands	r3, r2
 800552c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	3301      	adds	r3, #1
 8005532:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553a:	fa22 f303 	lsr.w	r3, r2, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	f47f aed0 	bne.w	80052e4 <HAL_GPIO_Init+0x14>
  }
}
 8005544:	bf00      	nop
 8005546:	372c      	adds	r7, #44	; 0x2c
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	10210000 	.word	0x10210000
 8005554:	10110000 	.word	0x10110000
 8005558:	10120000 	.word	0x10120000
 800555c:	10310000 	.word	0x10310000
 8005560:	10320000 	.word	0x10320000
 8005564:	10220000 	.word	0x10220000
 8005568:	40021000 	.word	0x40021000
 800556c:	40010000 	.word	0x40010000
 8005570:	40010800 	.word	0x40010800
 8005574:	40010c00 	.word	0x40010c00
 8005578:	40011000 	.word	0x40011000
 800557c:	40011400 	.word	0x40011400
 8005580:	40010400 	.word	0x40010400

08005584 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	460b      	mov	r3, r1
 800558e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	887b      	ldrh	r3, [r7, #2]
 8005596:	4013      	ands	r3, r2
 8005598:	2b00      	cmp	r3, #0
 800559a:	d002      	beq.n	80055a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800559c:	2301      	movs	r3, #1
 800559e:	73fb      	strb	r3, [r7, #15]
 80055a0:	e001      	b.n	80055a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055a2:	2300      	movs	r3, #0
 80055a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bc80      	pop	{r7}
 80055b0:	4770      	bx	lr

080055b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	460b      	mov	r3, r1
 80055bc:	807b      	strh	r3, [r7, #2]
 80055be:	4613      	mov	r3, r2
 80055c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055c2:	787b      	ldrb	r3, [r7, #1]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055c8:	887a      	ldrh	r2, [r7, #2]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80055ce:	e003      	b.n	80055d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80055d0:	887b      	ldrh	r3, [r7, #2]
 80055d2:	041a      	lsls	r2, r3, #16
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	611a      	str	r2, [r3, #16]
}
 80055d8:	bf00      	nop
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	bc80      	pop	{r7}
 80055e0:	4770      	bx	lr
	...

080055e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e11f      	b.n	8005836 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d106      	bne.n	8005610 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7fe ff4a 	bl	80044a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2224      	movs	r2, #36	; 0x24
 8005614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0201 	bic.w	r2, r2, #1
 8005626:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005646:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005648:	f002 f838 	bl	80076bc <HAL_RCC_GetPCLK1Freq>
 800564c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	4a7b      	ldr	r2, [pc, #492]	; (8005840 <HAL_I2C_Init+0x25c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d807      	bhi.n	8005668 <HAL_I2C_Init+0x84>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	4a7a      	ldr	r2, [pc, #488]	; (8005844 <HAL_I2C_Init+0x260>)
 800565c:	4293      	cmp	r3, r2
 800565e:	bf94      	ite	ls
 8005660:	2301      	movls	r3, #1
 8005662:	2300      	movhi	r3, #0
 8005664:	b2db      	uxtb	r3, r3
 8005666:	e006      	b.n	8005676 <HAL_I2C_Init+0x92>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	4a77      	ldr	r2, [pc, #476]	; (8005848 <HAL_I2C_Init+0x264>)
 800566c:	4293      	cmp	r3, r2
 800566e:	bf94      	ite	ls
 8005670:	2301      	movls	r3, #1
 8005672:	2300      	movhi	r3, #0
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e0db      	b.n	8005836 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	4a72      	ldr	r2, [pc, #456]	; (800584c <HAL_I2C_Init+0x268>)
 8005682:	fba2 2303 	umull	r2, r3, r2, r3
 8005686:	0c9b      	lsrs	r3, r3, #18
 8005688:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	430a      	orrs	r2, r1
 800569c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	4a64      	ldr	r2, [pc, #400]	; (8005840 <HAL_I2C_Init+0x25c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d802      	bhi.n	80056b8 <HAL_I2C_Init+0xd4>
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	3301      	adds	r3, #1
 80056b6:	e009      	b.n	80056cc <HAL_I2C_Init+0xe8>
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80056be:	fb02 f303 	mul.w	r3, r2, r3
 80056c2:	4a63      	ldr	r2, [pc, #396]	; (8005850 <HAL_I2C_Init+0x26c>)
 80056c4:	fba2 2303 	umull	r2, r3, r2, r3
 80056c8:	099b      	lsrs	r3, r3, #6
 80056ca:	3301      	adds	r3, #1
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6812      	ldr	r2, [r2, #0]
 80056d0:	430b      	orrs	r3, r1
 80056d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80056de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4956      	ldr	r1, [pc, #344]	; (8005840 <HAL_I2C_Init+0x25c>)
 80056e8:	428b      	cmp	r3, r1
 80056ea:	d80d      	bhi.n	8005708 <HAL_I2C_Init+0x124>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	1e59      	subs	r1, r3, #1
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80056fa:	3301      	adds	r3, #1
 80056fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005700:	2b04      	cmp	r3, #4
 8005702:	bf38      	it	cc
 8005704:	2304      	movcc	r3, #4
 8005706:	e04f      	b.n	80057a8 <HAL_I2C_Init+0x1c4>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d111      	bne.n	8005734 <HAL_I2C_Init+0x150>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	1e58      	subs	r0, r3, #1
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6859      	ldr	r1, [r3, #4]
 8005718:	460b      	mov	r3, r1
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	440b      	add	r3, r1
 800571e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005722:	3301      	adds	r3, #1
 8005724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005728:	2b00      	cmp	r3, #0
 800572a:	bf0c      	ite	eq
 800572c:	2301      	moveq	r3, #1
 800572e:	2300      	movne	r3, #0
 8005730:	b2db      	uxtb	r3, r3
 8005732:	e012      	b.n	800575a <HAL_I2C_Init+0x176>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	1e58      	subs	r0, r3, #1
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6859      	ldr	r1, [r3, #4]
 800573c:	460b      	mov	r3, r1
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	440b      	add	r3, r1
 8005742:	0099      	lsls	r1, r3, #2
 8005744:	440b      	add	r3, r1
 8005746:	fbb0 f3f3 	udiv	r3, r0, r3
 800574a:	3301      	adds	r3, #1
 800574c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005750:	2b00      	cmp	r3, #0
 8005752:	bf0c      	ite	eq
 8005754:	2301      	moveq	r3, #1
 8005756:	2300      	movne	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <HAL_I2C_Init+0x17e>
 800575e:	2301      	movs	r3, #1
 8005760:	e022      	b.n	80057a8 <HAL_I2C_Init+0x1c4>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10e      	bne.n	8005788 <HAL_I2C_Init+0x1a4>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	1e58      	subs	r0, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6859      	ldr	r1, [r3, #4]
 8005772:	460b      	mov	r3, r1
 8005774:	005b      	lsls	r3, r3, #1
 8005776:	440b      	add	r3, r1
 8005778:	fbb0 f3f3 	udiv	r3, r0, r3
 800577c:	3301      	adds	r3, #1
 800577e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005782:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005786:	e00f      	b.n	80057a8 <HAL_I2C_Init+0x1c4>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	1e58      	subs	r0, r3, #1
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6859      	ldr	r1, [r3, #4]
 8005790:	460b      	mov	r3, r1
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	440b      	add	r3, r1
 8005796:	0099      	lsls	r1, r3, #2
 8005798:	440b      	add	r3, r1
 800579a:	fbb0 f3f3 	udiv	r3, r0, r3
 800579e:	3301      	adds	r3, #1
 80057a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	6809      	ldr	r1, [r1, #0]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69da      	ldr	r2, [r3, #28]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	431a      	orrs	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	430a      	orrs	r2, r1
 80057ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80057d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	6911      	ldr	r1, [r2, #16]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	68d2      	ldr	r2, [r2, #12]
 80057e2:	4311      	orrs	r1, r2
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	6812      	ldr	r2, [r2, #0]
 80057e8:	430b      	orrs	r3, r1
 80057ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	695a      	ldr	r2, [r3, #20]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	431a      	orrs	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0201 	orr.w	r2, r2, #1
 8005816:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2220      	movs	r2, #32
 8005822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	000186a0 	.word	0x000186a0
 8005844:	001e847f 	.word	0x001e847f
 8005848:	003d08ff 	.word	0x003d08ff
 800584c:	431bde83 	.word	0x431bde83
 8005850:	10624dd3 	.word	0x10624dd3

08005854 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af02      	add	r7, sp, #8
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	607a      	str	r2, [r7, #4]
 800585e:	461a      	mov	r2, r3
 8005860:	460b      	mov	r3, r1
 8005862:	817b      	strh	r3, [r7, #10]
 8005864:	4613      	mov	r3, r2
 8005866:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005868:	f7ff f994 	bl	8004b94 <HAL_GetTick>
 800586c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b20      	cmp	r3, #32
 8005878:	f040 80e0 	bne.w	8005a3c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	2319      	movs	r3, #25
 8005882:	2201      	movs	r2, #1
 8005884:	4970      	ldr	r1, [pc, #448]	; (8005a48 <HAL_I2C_Master_Transmit+0x1f4>)
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f001 f966 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005892:	2302      	movs	r3, #2
 8005894:	e0d3      	b.n	8005a3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_I2C_Master_Transmit+0x50>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e0cc      	b.n	8005a3e <HAL_I2C_Master_Transmit+0x1ea>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d007      	beq.n	80058ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f042 0201 	orr.w	r2, r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2221      	movs	r2, #33	; 0x21
 80058de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2210      	movs	r2, #16
 80058e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	893a      	ldrh	r2, [r7, #8]
 80058fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005900:	b29a      	uxth	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	4a50      	ldr	r2, [pc, #320]	; (8005a4c <HAL_I2C_Master_Transmit+0x1f8>)
 800590a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800590c:	8979      	ldrh	r1, [r7, #10]
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	6a3a      	ldr	r2, [r7, #32]
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f000 fe52 	bl	80065bc <I2C_MasterRequestWrite>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e08d      	b.n	8005a3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005922:	2300      	movs	r3, #0
 8005924:	613b      	str	r3, [r7, #16]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	613b      	str	r3, [r7, #16]
 8005936:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005938:	e066      	b.n	8005a08 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	6a39      	ldr	r1, [r7, #32]
 800593e:	68f8      	ldr	r0, [r7, #12]
 8005940:	f001 f9e0 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00d      	beq.n	8005966 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594e:	2b04      	cmp	r3, #4
 8005950:	d107      	bne.n	8005962 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005960:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e06b      	b.n	8005a3e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596a:	781a      	ldrb	r2, [r3, #0]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005976:	1c5a      	adds	r2, r3, #1
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800598e:	3b01      	subs	r3, #1
 8005990:	b29a      	uxth	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	695b      	ldr	r3, [r3, #20]
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d11b      	bne.n	80059dc <HAL_I2C_Master_Transmit+0x188>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d017      	beq.n	80059dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b0:	781a      	ldrb	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059bc:	1c5a      	adds	r2, r3, #1
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d4:	3b01      	subs	r3, #1
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	6a39      	ldr	r1, [r7, #32]
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f001 f9d0 	bl	8006d86 <I2C_WaitOnBTFFlagUntilTimeout>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00d      	beq.n	8005a08 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f0:	2b04      	cmp	r3, #4
 80059f2:	d107      	bne.n	8005a04 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a02:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e01a      	b.n	8005a3e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d194      	bne.n	800593a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2220      	movs	r2, #32
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	e000      	b.n	8005a3e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005a3c:	2302      	movs	r3, #2
  }
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3718      	adds	r7, #24
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	00100002 	.word	0x00100002
 8005a4c:	ffff0000 	.word	0xffff0000

08005a50 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b08c      	sub	sp, #48	; 0x30
 8005a54:	af02      	add	r7, sp, #8
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	607a      	str	r2, [r7, #4]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	817b      	strh	r3, [r7, #10]
 8005a60:	4613      	mov	r3, r2
 8005a62:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005a64:	2300      	movs	r3, #0
 8005a66:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a68:	f7ff f894 	bl	8004b94 <HAL_GetTick>
 8005a6c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b20      	cmp	r3, #32
 8005a78:	f040 8238 	bne.w	8005eec <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	2319      	movs	r3, #25
 8005a82:	2201      	movs	r2, #1
 8005a84:	497e      	ldr	r1, [pc, #504]	; (8005c80 <HAL_I2C_Master_Receive+0x230>)
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f001 f866 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d001      	beq.n	8005a96 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8005a92:	2302      	movs	r3, #2
 8005a94:	e22b      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_I2C_Master_Receive+0x54>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e224      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d007      	beq.n	8005aca <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f042 0201 	orr.w	r2, r2, #1
 8005ac8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ad8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2222      	movs	r2, #34	; 0x22
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2210      	movs	r2, #16
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	893a      	ldrh	r2, [r7, #8]
 8005afa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b00:	b29a      	uxth	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	4a5e      	ldr	r2, [pc, #376]	; (8005c84 <HAL_I2C_Master_Receive+0x234>)
 8005b0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005b0c:	8979      	ldrh	r1, [r7, #10]
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 fdd4 	bl	80066c0 <I2C_MasterRequestRead>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e1e5      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d113      	bne.n	8005b52 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	61fb      	str	r3, [r7, #28]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	61fb      	str	r3, [r7, #28]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	699b      	ldr	r3, [r3, #24]
 8005b3c:	61fb      	str	r3, [r7, #28]
 8005b3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b4e:	601a      	str	r2, [r3, #0]
 8005b50:	e1b9      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d11d      	bne.n	8005b96 <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b68:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005b6a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61bb      	str	r3, [r7, #24]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	61bb      	str	r3, [r7, #24]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	61bb      	str	r3, [r7, #24]
 8005b80:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005b92:	b662      	cpsie	i
 8005b94:	e197      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d11d      	bne.n	8005bda <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005bae:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	617b      	str	r3, [r7, #20]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bd4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005bd6:	b662      	cpsie	i
 8005bd8:	e175      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005be8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bea:	2300      	movs	r3, #0
 8005bec:	613b      	str	r3, [r7, #16]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	613b      	str	r3, [r7, #16]
 8005bfe:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005c00:	e161      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c06:	2b03      	cmp	r3, #3
 8005c08:	f200 811a 	bhi.w	8005e40 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d123      	bne.n	8005c5c <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f001 f8f5 	bl	8006e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d001      	beq.n	8005c28 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e162      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	691a      	ldr	r2, [r3, #16]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	1c5a      	adds	r2, r3, #1
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	3b01      	subs	r3, #1
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005c5a:	e134      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d150      	bne.n	8005d06 <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c66:	9300      	str	r3, [sp, #0]
 8005c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	4906      	ldr	r1, [pc, #24]	; (8005c88 <HAL_I2C_Master_Receive+0x238>)
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f000 ff72 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d008      	beq.n	8005c8c <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e137      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
 8005c7e:	bf00      	nop
 8005c80:	00100002 	.word	0x00100002
 8005c84:	ffff0000 	.word	0xffff0000
 8005c88:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005c8c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c9c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	691a      	ldr	r2, [r3, #16]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	b2d2      	uxtb	r2, r2
 8005caa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005cd0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cdc:	b2d2      	uxtb	r2, r2
 8005cde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d04:	e0df      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	497a      	ldr	r1, [pc, #488]	; (8005ef8 <HAL_I2C_Master_Receive+0x4a8>)
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	f000 ff21 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d001      	beq.n	8005d20 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e0e6      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d30:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3c:	b2d2      	uxtb	r2, r2
 8005d3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005d64:	4b65      	ldr	r3, [pc, #404]	; (8005efc <HAL_I2C_Master_Receive+0x4ac>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	08db      	lsrs	r3, r3, #3
 8005d6a:	4a65      	ldr	r2, [pc, #404]	; (8005f00 <HAL_I2C_Master_Receive+0x4b0>)
 8005d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d70:	0a1a      	lsrs	r2, r3, #8
 8005d72:	4613      	mov	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	00da      	lsls	r2, r3, #3
 8005d7a:	1ad3      	subs	r3, r2, r3
 8005d7c:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
 8005d80:	3b01      	subs	r3, #1
 8005d82:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005d84:	6a3b      	ldr	r3, [r7, #32]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d117      	bne.n	8005dba <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2220      	movs	r2, #32
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da4:	f043 0220 	orr.w	r2, r3, #32
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005dac:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e099      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	695b      	ldr	r3, [r3, #20]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d1da      	bne.n	8005d7e <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	691a      	ldr	r2, [r3, #16]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de2:	b2d2      	uxtb	r2, r2
 8005de4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e0a:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	691a      	ldr	r2, [r3, #16]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e16:	b2d2      	uxtb	r2, r2
 8005e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1e:	1c5a      	adds	r2, r3, #1
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e3e:	e042      	b.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 ffdf 	bl	8006e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e04c      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691a      	ldr	r2, [r3, #16]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5e:	b2d2      	uxtb	r2, r2
 8005e60:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e70:	3b01      	subs	r3, #1
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b04      	cmp	r3, #4
 8005e92:	d118      	bne.n	8005ec6 <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691a      	ldr	r2, [r3, #16]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9e:	b2d2      	uxtb	r2, r2
 8005ea0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea6:	1c5a      	adds	r2, r3, #1
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eb0:	3b01      	subs	r3, #1
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f47f ae99 	bne.w	8005c02 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e000      	b.n	8005eee <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8005eec:	2302      	movs	r3, #2
  }
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3728      	adds	r7, #40	; 0x28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	00010004 	.word	0x00010004
 8005efc:	20000040 	.word	0x20000040
 8005f00:	14f8b589 	.word	0x14f8b589

08005f04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b088      	sub	sp, #32
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	4608      	mov	r0, r1
 8005f0e:	4611      	mov	r1, r2
 8005f10:	461a      	mov	r2, r3
 8005f12:	4603      	mov	r3, r0
 8005f14:	817b      	strh	r3, [r7, #10]
 8005f16:	460b      	mov	r3, r1
 8005f18:	813b      	strh	r3, [r7, #8]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f1e:	f7fe fe39 	bl	8004b94 <HAL_GetTick>
 8005f22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b20      	cmp	r3, #32
 8005f2e:	f040 80d9 	bne.w	80060e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	9300      	str	r3, [sp, #0]
 8005f36:	2319      	movs	r3, #25
 8005f38:	2201      	movs	r2, #1
 8005f3a:	496d      	ldr	r1, [pc, #436]	; (80060f0 <HAL_I2C_Mem_Write+0x1ec>)
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 fe0b 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005f48:	2302      	movs	r3, #2
 8005f4a:	e0cc      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d101      	bne.n	8005f5a <HAL_I2C_Mem_Write+0x56>
 8005f56:	2302      	movs	r3, #2
 8005f58:	e0c5      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d007      	beq.n	8005f80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2221      	movs	r2, #33	; 0x21
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2240      	movs	r2, #64	; 0x40
 8005f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a3a      	ldr	r2, [r7, #32]
 8005faa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005fb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4a4d      	ldr	r2, [pc, #308]	; (80060f4 <HAL_I2C_Mem_Write+0x1f0>)
 8005fc0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fc2:	88f8      	ldrh	r0, [r7, #6]
 8005fc4:	893a      	ldrh	r2, [r7, #8]
 8005fc6:	8979      	ldrh	r1, [r7, #10]
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	9301      	str	r3, [sp, #4]
 8005fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 fc42 	bl	800685c <I2C_RequestMemoryWrite>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d052      	beq.n	8006084 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e081      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 fe8c 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00d      	beq.n	800600e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	d107      	bne.n	800600a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006008:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e06b      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	781a      	ldrb	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006028:	3b01      	subs	r3, #1
 800602a:	b29a      	uxth	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006034:	b29b      	uxth	r3, r3
 8006036:	3b01      	subs	r3, #1
 8006038:	b29a      	uxth	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	f003 0304 	and.w	r3, r3, #4
 8006048:	2b04      	cmp	r3, #4
 800604a:	d11b      	bne.n	8006084 <HAL_I2C_Mem_Write+0x180>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006050:	2b00      	cmp	r3, #0
 8006052:	d017      	beq.n	8006084 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006058:	781a      	ldrb	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800606e:	3b01      	subs	r3, #1
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800607a:	b29b      	uxth	r3, r3
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006088:	2b00      	cmp	r3, #0
 800608a:	d1aa      	bne.n	8005fe2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 fe78 	bl	8006d86 <I2C_WaitOnBTFFlagUntilTimeout>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00d      	beq.n	80060b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d107      	bne.n	80060b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e016      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2220      	movs	r2, #32
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	e000      	b.n	80060e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80060e4:	2302      	movs	r3, #2
  }
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	00100002 	.word	0x00100002
 80060f4:	ffff0000 	.word	0xffff0000

080060f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b08c      	sub	sp, #48	; 0x30
 80060fc:	af02      	add	r7, sp, #8
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	4608      	mov	r0, r1
 8006102:	4611      	mov	r1, r2
 8006104:	461a      	mov	r2, r3
 8006106:	4603      	mov	r3, r0
 8006108:	817b      	strh	r3, [r7, #10]
 800610a:	460b      	mov	r3, r1
 800610c:	813b      	strh	r3, [r7, #8]
 800610e:	4613      	mov	r3, r2
 8006110:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006112:	2300      	movs	r3, #0
 8006114:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006116:	f7fe fd3d 	bl	8004b94 <HAL_GetTick>
 800611a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006122:	b2db      	uxtb	r3, r3
 8006124:	2b20      	cmp	r3, #32
 8006126:	f040 823d 	bne.w	80065a4 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800612a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	2319      	movs	r3, #25
 8006130:	2201      	movs	r2, #1
 8006132:	4981      	ldr	r1, [pc, #516]	; (8006338 <HAL_I2C_Mem_Read+0x240>)
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 fd0f 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006140:	2302      	movs	r3, #2
 8006142:	e230      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800614a:	2b01      	cmp	r3, #1
 800614c:	d101      	bne.n	8006152 <HAL_I2C_Mem_Read+0x5a>
 800614e:	2302      	movs	r3, #2
 8006150:	e229      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b01      	cmp	r3, #1
 8006166:	d007      	beq.n	8006178 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f042 0201 	orr.w	r2, r2, #1
 8006176:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006186:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2222      	movs	r2, #34	; 0x22
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2240      	movs	r2, #64	; 0x40
 8006194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80061a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4a61      	ldr	r2, [pc, #388]	; (800633c <HAL_I2C_Mem_Read+0x244>)
 80061b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80061ba:	88f8      	ldrh	r0, [r7, #6]
 80061bc:	893a      	ldrh	r2, [r7, #8]
 80061be:	8979      	ldrh	r1, [r7, #10]
 80061c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	4603      	mov	r3, r0
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f000 fbdc 	bl	8006988 <I2C_RequestMemoryRead>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d001      	beq.n	80061da <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e1e5      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d113      	bne.n	800620a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061e2:	2300      	movs	r3, #0
 80061e4:	61fb      	str	r3, [r7, #28]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	695b      	ldr	r3, [r3, #20]
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	61fb      	str	r3, [r7, #28]
 80061f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	e1b9      	b.n	800657e <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800620e:	2b01      	cmp	r3, #1
 8006210:	d11d      	bne.n	800624e <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006220:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006222:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006224:	2300      	movs	r3, #0
 8006226:	61bb      	str	r3, [r7, #24]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	61bb      	str	r3, [r7, #24]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	61bb      	str	r3, [r7, #24]
 8006238:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006248:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800624a:	b662      	cpsie	i
 800624c:	e197      	b.n	800657e <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006252:	2b02      	cmp	r3, #2
 8006254:	d11d      	bne.n	8006292 <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006264:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006266:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006268:	2300      	movs	r3, #0
 800626a:	617b      	str	r3, [r7, #20]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	617b      	str	r3, [r7, #20]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	617b      	str	r3, [r7, #20]
 800627c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800628c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800628e:	b662      	cpsie	i
 8006290:	e175      	b.n	800657e <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062a0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062a2:	2300      	movs	r3, #0
 80062a4:	613b      	str	r3, [r7, #16]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	613b      	str	r3, [r7, #16]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	613b      	str	r3, [r7, #16]
 80062b6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80062b8:	e161      	b.n	800657e <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062be:	2b03      	cmp	r3, #3
 80062c0:	f200 811a 	bhi.w	80064f8 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d123      	bne.n	8006314 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80062d0:	68f8      	ldr	r0, [r7, #12]
 80062d2:	f000 fd99 	bl	8006e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e162      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	691a      	ldr	r2, [r3, #16]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ea:	b2d2      	uxtb	r2, r2
 80062ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f2:	1c5a      	adds	r2, r3, #1
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062fc:	3b01      	subs	r3, #1
 80062fe:	b29a      	uxth	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006308:	b29b      	uxth	r3, r3
 800630a:	3b01      	subs	r3, #1
 800630c:	b29a      	uxth	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006312:	e134      	b.n	800657e <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006318:	2b02      	cmp	r3, #2
 800631a:	d150      	bne.n	80063be <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006322:	2200      	movs	r2, #0
 8006324:	4906      	ldr	r1, [pc, #24]	; (8006340 <HAL_I2C_Mem_Read+0x248>)
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 fc16 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d008      	beq.n	8006344 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e137      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
 8006336:	bf00      	nop
 8006338:	00100002 	.word	0x00100002
 800633c:	ffff0000 	.word	0xffff0000
 8006340:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006344:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006354:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	691a      	ldr	r2, [r3, #16]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006360:	b2d2      	uxtb	r2, r2
 8006362:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	1c5a      	adds	r2, r3, #1
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006372:	3b01      	subs	r3, #1
 8006374:	b29a      	uxth	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800637e:	b29b      	uxth	r3, r3
 8006380:	3b01      	subs	r3, #1
 8006382:	b29a      	uxth	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006388:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	691a      	ldr	r2, [r3, #16]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063a6:	3b01      	subs	r3, #1
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	3b01      	subs	r3, #1
 80063b6:	b29a      	uxth	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80063bc:	e0df      	b.n	800657e <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c4:	2200      	movs	r2, #0
 80063c6:	497a      	ldr	r1, [pc, #488]	; (80065b0 <HAL_I2C_Mem_Read+0x4b8>)
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fbc5 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e0e6      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80063e8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f4:	b2d2      	uxtb	r2, r2
 80063f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fc:	1c5a      	adds	r2, r3, #1
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006406:	3b01      	subs	r3, #1
 8006408:	b29a      	uxth	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800641c:	4b65      	ldr	r3, [pc, #404]	; (80065b4 <HAL_I2C_Mem_Read+0x4bc>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	08db      	lsrs	r3, r3, #3
 8006422:	4a65      	ldr	r2, [pc, #404]	; (80065b8 <HAL_I2C_Mem_Read+0x4c0>)
 8006424:	fba2 2303 	umull	r2, r3, r2, r3
 8006428:	0a1a      	lsrs	r2, r3, #8
 800642a:	4613      	mov	r3, r2
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	4413      	add	r3, r2
 8006430:	00da      	lsls	r2, r3, #3
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	3b01      	subs	r3, #1
 800643a:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d117      	bne.n	8006472 <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645c:	f043 0220 	orr.w	r2, r3, #32
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006464:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e099      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	f003 0304 	and.w	r3, r3, #4
 800647c:	2b04      	cmp	r3, #4
 800647e:	d1da      	bne.n	8006436 <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800648e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	691a      	ldr	r2, [r3, #16]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649a:	b2d2      	uxtb	r2, r2
 800649c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a2:	1c5a      	adds	r2, r3, #1
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	3b01      	subs	r3, #1
 80064bc:	b29a      	uxth	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064c2:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	691a      	ldr	r2, [r3, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ce:	b2d2      	uxtb	r2, r2
 80064d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d6:	1c5a      	adds	r2, r3, #1
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064f6:	e042      	b.n	800657e <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f000 fc83 	bl	8006e08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d001      	beq.n	800650c <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e04c      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	691a      	ldr	r2, [r3, #16]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006516:	b2d2      	uxtb	r2, r2
 8006518:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651e:	1c5a      	adds	r2, r3, #1
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006528:	3b01      	subs	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006534:	b29b      	uxth	r3, r3
 8006536:	3b01      	subs	r3, #1
 8006538:	b29a      	uxth	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b04      	cmp	r3, #4
 800654a:	d118      	bne.n	800657e <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	691a      	ldr	r2, [r3, #16]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006556:	b2d2      	uxtb	r2, r2
 8006558:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006568:	3b01      	subs	r3, #1
 800656a:	b29a      	uxth	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006582:	2b00      	cmp	r3, #0
 8006584:	f47f ae99 	bne.w	80062ba <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2220      	movs	r2, #32
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065a0:	2300      	movs	r3, #0
 80065a2:	e000      	b.n	80065a6 <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 80065a4:	2302      	movs	r3, #2
  }
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3728      	adds	r7, #40	; 0x28
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	00010004 	.word	0x00010004
 80065b4:	20000040 	.word	0x20000040
 80065b8:	14f8b589 	.word	0x14f8b589

080065bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b088      	sub	sp, #32
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	607a      	str	r2, [r7, #4]
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	460b      	mov	r3, r1
 80065ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	d006      	beq.n	80065e6 <I2C_MasterRequestWrite+0x2a>
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d003      	beq.n	80065e6 <I2C_MasterRequestWrite+0x2a>
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065e4:	d108      	bne.n	80065f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	e00b      	b.n	8006610 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fc:	2b12      	cmp	r3, #18
 80065fe:	d107      	bne.n	8006610 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800660e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 fa9b 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00d      	beq.n	8006644 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006636:	d103      	bne.n	8006640 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800663e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e035      	b.n	80066b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800664c:	d108      	bne.n	8006660 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800664e:	897b      	ldrh	r3, [r7, #10]
 8006650:	b2db      	uxtb	r3, r3
 8006652:	461a      	mov	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800665c:	611a      	str	r2, [r3, #16]
 800665e:	e01b      	b.n	8006698 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006660:	897b      	ldrh	r3, [r7, #10]
 8006662:	11db      	asrs	r3, r3, #7
 8006664:	b2db      	uxtb	r3, r3
 8006666:	f003 0306 	and.w	r3, r3, #6
 800666a:	b2db      	uxtb	r3, r3
 800666c:	f063 030f 	orn	r3, r3, #15
 8006670:	b2da      	uxtb	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	490e      	ldr	r1, [pc, #56]	; (80066b8 <I2C_MasterRequestWrite+0xfc>)
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f000 fac1 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d001      	beq.n	800668e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e010      	b.n	80066b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800668e:	897b      	ldrh	r3, [r7, #10]
 8006690:	b2da      	uxtb	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4907      	ldr	r1, [pc, #28]	; (80066bc <I2C_MasterRequestWrite+0x100>)
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f000 fab1 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e000      	b.n	80066b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3718      	adds	r7, #24
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	00010008 	.word	0x00010008
 80066bc:	00010002 	.word	0x00010002

080066c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b088      	sub	sp, #32
 80066c4:	af02      	add	r7, sp, #8
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	607a      	str	r2, [r7, #4]
 80066ca:	603b      	str	r3, [r7, #0]
 80066cc:	460b      	mov	r3, r1
 80066ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	2b08      	cmp	r3, #8
 80066ea:	d006      	beq.n	80066fa <I2C_MasterRequestRead+0x3a>
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d003      	beq.n	80066fa <I2C_MasterRequestRead+0x3a>
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80066f8:	d108      	bne.n	800670c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	e00b      	b.n	8006724 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006710:	2b11      	cmp	r3, #17
 8006712:	d107      	bne.n	8006724 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	9300      	str	r3, [sp, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f000 fa11 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00d      	beq.n	8006758 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800674a:	d103      	bne.n	8006754 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006752:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e079      	b.n	800684c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006760:	d108      	bne.n	8006774 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006762:	897b      	ldrh	r3, [r7, #10]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	f043 0301 	orr.w	r3, r3, #1
 800676a:	b2da      	uxtb	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	611a      	str	r2, [r3, #16]
 8006772:	e05f      	b.n	8006834 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006774:	897b      	ldrh	r3, [r7, #10]
 8006776:	11db      	asrs	r3, r3, #7
 8006778:	b2db      	uxtb	r3, r3
 800677a:	f003 0306 	and.w	r3, r3, #6
 800677e:	b2db      	uxtb	r3, r3
 8006780:	f063 030f 	orn	r3, r3, #15
 8006784:	b2da      	uxtb	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	4930      	ldr	r1, [pc, #192]	; (8006854 <I2C_MasterRequestRead+0x194>)
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f000 fa37 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d001      	beq.n	80067a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e054      	b.n	800684c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80067a2:	897b      	ldrh	r3, [r7, #10]
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	4929      	ldr	r1, [pc, #164]	; (8006858 <I2C_MasterRequestRead+0x198>)
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 fa27 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d001      	beq.n	80067c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e044      	b.n	800684c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067c2:	2300      	movs	r3, #0
 80067c4:	613b      	str	r3, [r7, #16]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	613b      	str	r3, [r7, #16]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	699b      	ldr	r3, [r3, #24]
 80067d4:	613b      	str	r3, [r7, #16]
 80067d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 f9af 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00d      	beq.n	800681c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800680a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800680e:	d103      	bne.n	8006818 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006816:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e017      	b.n	800684c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800681c:	897b      	ldrh	r3, [r7, #10]
 800681e:	11db      	asrs	r3, r3, #7
 8006820:	b2db      	uxtb	r3, r3
 8006822:	f003 0306 	and.w	r3, r3, #6
 8006826:	b2db      	uxtb	r3, r3
 8006828:	f063 030e 	orn	r3, r3, #14
 800682c:	b2da      	uxtb	r2, r3
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	4907      	ldr	r1, [pc, #28]	; (8006858 <I2C_MasterRequestRead+0x198>)
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 f9e3 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e000      	b.n	800684c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3718      	adds	r7, #24
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	00010008 	.word	0x00010008
 8006858:	00010002 	.word	0x00010002

0800685c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b088      	sub	sp, #32
 8006860:	af02      	add	r7, sp, #8
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	4608      	mov	r0, r1
 8006866:	4611      	mov	r1, r2
 8006868:	461a      	mov	r2, r3
 800686a:	4603      	mov	r3, r0
 800686c:	817b      	strh	r3, [r7, #10]
 800686e:	460b      	mov	r3, r1
 8006870:	813b      	strh	r3, [r7, #8]
 8006872:	4613      	mov	r3, r2
 8006874:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006884:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	6a3b      	ldr	r3, [r7, #32]
 800688c:	2200      	movs	r2, #0
 800688e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f000 f960 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00d      	beq.n	80068ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068ac:	d103      	bne.n	80068b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e05f      	b.n	800697a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068ba:	897b      	ldrh	r3, [r7, #10]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	461a      	mov	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80068c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068cc:	6a3a      	ldr	r2, [r7, #32]
 80068ce:	492d      	ldr	r1, [pc, #180]	; (8006984 <I2C_RequestMemoryWrite+0x128>)
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f000 f998 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e04c      	b.n	800697a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068e0:	2300      	movs	r3, #0
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	617b      	str	r3, [r7, #20]
 80068f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068f8:	6a39      	ldr	r1, [r7, #32]
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 fa02 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00d      	beq.n	8006922 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690a:	2b04      	cmp	r3, #4
 800690c:	d107      	bne.n	800691e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800691c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e02b      	b.n	800697a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006922:	88fb      	ldrh	r3, [r7, #6]
 8006924:	2b01      	cmp	r3, #1
 8006926:	d105      	bne.n	8006934 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006928:	893b      	ldrh	r3, [r7, #8]
 800692a:	b2da      	uxtb	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	611a      	str	r2, [r3, #16]
 8006932:	e021      	b.n	8006978 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006934:	893b      	ldrh	r3, [r7, #8]
 8006936:	0a1b      	lsrs	r3, r3, #8
 8006938:	b29b      	uxth	r3, r3
 800693a:	b2da      	uxtb	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006944:	6a39      	ldr	r1, [r7, #32]
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	f000 f9dc 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00d      	beq.n	800696e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	2b04      	cmp	r3, #4
 8006958:	d107      	bne.n	800696a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006968:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e005      	b.n	800697a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800696e:	893b      	ldrh	r3, [r7, #8]
 8006970:	b2da      	uxtb	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3718      	adds	r7, #24
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	00010002 	.word	0x00010002

08006988 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b088      	sub	sp, #32
 800698c:	af02      	add	r7, sp, #8
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	4608      	mov	r0, r1
 8006992:	4611      	mov	r1, r2
 8006994:	461a      	mov	r2, r3
 8006996:	4603      	mov	r3, r0
 8006998:	817b      	strh	r3, [r7, #10]
 800699a:	460b      	mov	r3, r1
 800699c:	813b      	strh	r3, [r7, #8]
 800699e:	4613      	mov	r3, r2
 80069a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f000 f8c2 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00d      	beq.n	80069f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069e8:	d103      	bne.n	80069f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e0aa      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069f6:	897b      	ldrh	r3, [r7, #10]
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	461a      	mov	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	6a3a      	ldr	r2, [r7, #32]
 8006a0a:	4952      	ldr	r1, [pc, #328]	; (8006b54 <I2C_RequestMemoryRead+0x1cc>)
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 f8fa 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d001      	beq.n	8006a1c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e097      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	617b      	str	r3, [r7, #20]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	617b      	str	r3, [r7, #20]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	617b      	str	r3, [r7, #20]
 8006a30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a34:	6a39      	ldr	r1, [r7, #32]
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f000 f964 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00d      	beq.n	8006a5e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	d107      	bne.n	8006a5a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e076      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a5e:	88fb      	ldrh	r3, [r7, #6]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d105      	bne.n	8006a70 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a64:	893b      	ldrh	r3, [r7, #8]
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	611a      	str	r2, [r3, #16]
 8006a6e:	e021      	b.n	8006ab4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a70:	893b      	ldrh	r3, [r7, #8]
 8006a72:	0a1b      	lsrs	r3, r3, #8
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a80:	6a39      	ldr	r1, [r7, #32]
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f000 f93e 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00d      	beq.n	8006aaa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d107      	bne.n	8006aa6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aa4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e050      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006aaa:	893b      	ldrh	r3, [r7, #8]
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ab6:	6a39      	ldr	r1, [r7, #32]
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f923 	bl	8006d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00d      	beq.n	8006ae0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac8:	2b04      	cmp	r3, #4
 8006aca:	d107      	bne.n	8006adc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ada:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e035      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006aee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	6a3b      	ldr	r3, [r7, #32]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 f82b 	bl	8006b58 <I2C_WaitOnFlagUntilTimeout>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00d      	beq.n	8006b24 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b16:	d103      	bne.n	8006b20 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006b20:	2303      	movs	r3, #3
 8006b22:	e013      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006b24:	897b      	ldrh	r3, [r7, #10]
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	f043 0301 	orr.w	r3, r3, #1
 8006b2c:	b2da      	uxtb	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	6a3a      	ldr	r2, [r7, #32]
 8006b38:	4906      	ldr	r1, [pc, #24]	; (8006b54 <I2C_RequestMemoryRead+0x1cc>)
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 f863 	bl	8006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d001      	beq.n	8006b4a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e000      	b.n	8006b4c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3718      	adds	r7, #24
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	00010002 	.word	0x00010002

08006b58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	603b      	str	r3, [r7, #0]
 8006b64:	4613      	mov	r3, r2
 8006b66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b68:	e025      	b.n	8006bb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b70:	d021      	beq.n	8006bb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b72:	f7fe f80f 	bl	8004b94 <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d302      	bcc.n	8006b88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d116      	bne.n	8006bb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2220      	movs	r2, #32
 8006b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba2:	f043 0220 	orr.w	r2, r3, #32
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e023      	b.n	8006bfe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	0c1b      	lsrs	r3, r3, #16
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d10d      	bne.n	8006bdc <I2C_WaitOnFlagUntilTimeout+0x84>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	43da      	mvns	r2, r3
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	bf0c      	ite	eq
 8006bd2:	2301      	moveq	r3, #1
 8006bd4:	2300      	movne	r3, #0
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	461a      	mov	r2, r3
 8006bda:	e00c      	b.n	8006bf6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	43da      	mvns	r2, r3
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	4013      	ands	r3, r2
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	bf0c      	ite	eq
 8006bee:	2301      	moveq	r3, #1
 8006bf0:	2300      	movne	r3, #0
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	79fb      	ldrb	r3, [r7, #7]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d0b6      	beq.n	8006b6a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
 8006c12:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c14:	e051      	b.n	8006cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c24:	d123      	bne.n	8006c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c34:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c3e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2220      	movs	r2, #32
 8006c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5a:	f043 0204 	orr.w	r2, r3, #4
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e046      	b.n	8006cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c74:	d021      	beq.n	8006cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c76:	f7fd ff8d 	bl	8004b94 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d302      	bcc.n	8006c8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d116      	bne.n	8006cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2220      	movs	r2, #32
 8006c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca6:	f043 0220 	orr.w	r2, r3, #32
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e020      	b.n	8006cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	0c1b      	lsrs	r3, r3, #16
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d10c      	bne.n	8006cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	43da      	mvns	r2, r3
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	4013      	ands	r3, r2
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	bf14      	ite	ne
 8006cd6:	2301      	movne	r3, #1
 8006cd8:	2300      	moveq	r3, #0
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	e00b      	b.n	8006cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	43da      	mvns	r2, r3
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	bf14      	ite	ne
 8006cf0:	2301      	movne	r3, #1
 8006cf2:	2300      	moveq	r3, #0
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d18d      	bne.n	8006c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d10:	e02d      	b.n	8006d6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d12:	68f8      	ldr	r0, [r7, #12]
 8006d14:	f000 f8ce 	bl	8006eb4 <I2C_IsAcknowledgeFailed>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e02d      	b.n	8006d7e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d28:	d021      	beq.n	8006d6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d2a:	f7fd ff33 	bl	8004b94 <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d302      	bcc.n	8006d40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d116      	bne.n	8006d6e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2220      	movs	r2, #32
 8006d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5a:	f043 0220 	orr.w	r2, r3, #32
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e007      	b.n	8006d7e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	695b      	ldr	r3, [r3, #20]
 8006d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d78:	2b80      	cmp	r3, #128	; 0x80
 8006d7a:	d1ca      	bne.n	8006d12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b084      	sub	sp, #16
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	60f8      	str	r0, [r7, #12]
 8006d8e:	60b9      	str	r1, [r7, #8]
 8006d90:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d92:	e02d      	b.n	8006df0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 f88d 	bl	8006eb4 <I2C_IsAcknowledgeFailed>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d001      	beq.n	8006da4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e02d      	b.n	8006e00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006daa:	d021      	beq.n	8006df0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dac:	f7fd fef2 	bl	8004b94 <HAL_GetTick>
 8006db0:	4602      	mov	r2, r0
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d302      	bcc.n	8006dc2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d116      	bne.n	8006df0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ddc:	f043 0220 	orr.w	r2, r3, #32
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e007      	b.n	8006e00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	f003 0304 	and.w	r3, r3, #4
 8006dfa:	2b04      	cmp	r3, #4
 8006dfc:	d1ca      	bne.n	8006d94 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e14:	e042      	b.n	8006e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	695b      	ldr	r3, [r3, #20]
 8006e1c:	f003 0310 	and.w	r3, r3, #16
 8006e20:	2b10      	cmp	r3, #16
 8006e22:	d119      	bne.n	8006e58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f06f 0210 	mvn.w	r2, #16
 8006e2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2220      	movs	r2, #32
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e029      	b.n	8006eac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e58:	f7fd fe9c 	bl	8004b94 <HAL_GetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d302      	bcc.n	8006e6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d116      	bne.n	8006e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2220      	movs	r2, #32
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e88:	f043 0220 	orr.w	r2, r3, #32
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e007      	b.n	8006eac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea6:	2b40      	cmp	r3, #64	; 0x40
 8006ea8:	d1b5      	bne.n	8006e16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eca:	d11b      	bne.n	8006f04 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ed4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef0:	f043 0204 	orr.w	r2, r3, #4
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e000      	b.n	8006f06 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bc80      	pop	{r7}
 8006f0e:	4770      	bx	lr

08006f10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e26c      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0301 	and.w	r3, r3, #1
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 8087 	beq.w	800703e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f30:	4b92      	ldr	r3, [pc, #584]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f003 030c 	and.w	r3, r3, #12
 8006f38:	2b04      	cmp	r3, #4
 8006f3a:	d00c      	beq.n	8006f56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006f3c:	4b8f      	ldr	r3, [pc, #572]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	f003 030c 	and.w	r3, r3, #12
 8006f44:	2b08      	cmp	r3, #8
 8006f46:	d112      	bne.n	8006f6e <HAL_RCC_OscConfig+0x5e>
 8006f48:	4b8c      	ldr	r3, [pc, #560]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f54:	d10b      	bne.n	8006f6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f56:	4b89      	ldr	r3, [pc, #548]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d06c      	beq.n	800703c <HAL_RCC_OscConfig+0x12c>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d168      	bne.n	800703c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e246      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f76:	d106      	bne.n	8006f86 <HAL_RCC_OscConfig+0x76>
 8006f78:	4b80      	ldr	r3, [pc, #512]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a7f      	ldr	r2, [pc, #508]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f82:	6013      	str	r3, [r2, #0]
 8006f84:	e02e      	b.n	8006fe4 <HAL_RCC_OscConfig+0xd4>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10c      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x98>
 8006f8e:	4b7b      	ldr	r3, [pc, #492]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a7a      	ldr	r2, [pc, #488]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f98:	6013      	str	r3, [r2, #0]
 8006f9a:	4b78      	ldr	r3, [pc, #480]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a77      	ldr	r2, [pc, #476]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fa0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006fa4:	6013      	str	r3, [r2, #0]
 8006fa6:	e01d      	b.n	8006fe4 <HAL_RCC_OscConfig+0xd4>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006fb0:	d10c      	bne.n	8006fcc <HAL_RCC_OscConfig+0xbc>
 8006fb2:	4b72      	ldr	r3, [pc, #456]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a71      	ldr	r2, [pc, #452]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006fbc:	6013      	str	r3, [r2, #0]
 8006fbe:	4b6f      	ldr	r3, [pc, #444]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a6e      	ldr	r2, [pc, #440]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fc8:	6013      	str	r3, [r2, #0]
 8006fca:	e00b      	b.n	8006fe4 <HAL_RCC_OscConfig+0xd4>
 8006fcc:	4b6b      	ldr	r3, [pc, #428]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a6a      	ldr	r2, [pc, #424]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	4b68      	ldr	r3, [pc, #416]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a67      	ldr	r2, [pc, #412]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8006fde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006fe2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d013      	beq.n	8007014 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fec:	f7fd fdd2 	bl	8004b94 <HAL_GetTick>
 8006ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ff4:	f7fd fdce 	bl	8004b94 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b64      	cmp	r3, #100	; 0x64
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e1fa      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007006:	4b5d      	ldr	r3, [pc, #372]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0f0      	beq.n	8006ff4 <HAL_RCC_OscConfig+0xe4>
 8007012:	e014      	b.n	800703e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007014:	f7fd fdbe 	bl	8004b94 <HAL_GetTick>
 8007018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800701a:	e008      	b.n	800702e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800701c:	f7fd fdba 	bl	8004b94 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b64      	cmp	r3, #100	; 0x64
 8007028:	d901      	bls.n	800702e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e1e6      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800702e:	4b53      	ldr	r3, [pc, #332]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1f0      	bne.n	800701c <HAL_RCC_OscConfig+0x10c>
 800703a:	e000      	b.n	800703e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800703c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d063      	beq.n	8007112 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800704a:	4b4c      	ldr	r3, [pc, #304]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	f003 030c 	and.w	r3, r3, #12
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00b      	beq.n	800706e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007056:	4b49      	ldr	r3, [pc, #292]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	f003 030c 	and.w	r3, r3, #12
 800705e:	2b08      	cmp	r3, #8
 8007060:	d11c      	bne.n	800709c <HAL_RCC_OscConfig+0x18c>
 8007062:	4b46      	ldr	r3, [pc, #280]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d116      	bne.n	800709c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800706e:	4b43      	ldr	r3, [pc, #268]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d005      	beq.n	8007086 <HAL_RCC_OscConfig+0x176>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d001      	beq.n	8007086 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e1ba      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007086:	4b3d      	ldr	r3, [pc, #244]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	4939      	ldr	r1, [pc, #228]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007096:	4313      	orrs	r3, r2
 8007098:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800709a:	e03a      	b.n	8007112 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d020      	beq.n	80070e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070a4:	4b36      	ldr	r3, [pc, #216]	; (8007180 <HAL_RCC_OscConfig+0x270>)
 80070a6:	2201      	movs	r2, #1
 80070a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070aa:	f7fd fd73 	bl	8004b94 <HAL_GetTick>
 80070ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070b0:	e008      	b.n	80070c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070b2:	f7fd fd6f 	bl	8004b94 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d901      	bls.n	80070c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e19b      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070c4:	4b2d      	ldr	r3, [pc, #180]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0302 	and.w	r3, r3, #2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0f0      	beq.n	80070b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070d0:	4b2a      	ldr	r3, [pc, #168]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	00db      	lsls	r3, r3, #3
 80070de:	4927      	ldr	r1, [pc, #156]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 80070e0:	4313      	orrs	r3, r2
 80070e2:	600b      	str	r3, [r1, #0]
 80070e4:	e015      	b.n	8007112 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070e6:	4b26      	ldr	r3, [pc, #152]	; (8007180 <HAL_RCC_OscConfig+0x270>)
 80070e8:	2200      	movs	r2, #0
 80070ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070ec:	f7fd fd52 	bl	8004b94 <HAL_GetTick>
 80070f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070f2:	e008      	b.n	8007106 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070f4:	f7fd fd4e 	bl	8004b94 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d901      	bls.n	8007106 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e17a      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007106:	4b1d      	ldr	r3, [pc, #116]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0302 	and.w	r3, r3, #2
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1f0      	bne.n	80070f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0308 	and.w	r3, r3, #8
 800711a:	2b00      	cmp	r3, #0
 800711c:	d03a      	beq.n	8007194 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d019      	beq.n	800715a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007126:	4b17      	ldr	r3, [pc, #92]	; (8007184 <HAL_RCC_OscConfig+0x274>)
 8007128:	2201      	movs	r2, #1
 800712a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800712c:	f7fd fd32 	bl	8004b94 <HAL_GetTick>
 8007130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007132:	e008      	b.n	8007146 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007134:	f7fd fd2e 	bl	8004b94 <HAL_GetTick>
 8007138:	4602      	mov	r2, r0
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	2b02      	cmp	r3, #2
 8007140:	d901      	bls.n	8007146 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007142:	2303      	movs	r3, #3
 8007144:	e15a      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007146:	4b0d      	ldr	r3, [pc, #52]	; (800717c <HAL_RCC_OscConfig+0x26c>)
 8007148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714a:	f003 0302 	and.w	r3, r3, #2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d0f0      	beq.n	8007134 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007152:	2001      	movs	r0, #1
 8007154:	f000 fada 	bl	800770c <RCC_Delay>
 8007158:	e01c      	b.n	8007194 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800715a:	4b0a      	ldr	r3, [pc, #40]	; (8007184 <HAL_RCC_OscConfig+0x274>)
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007160:	f7fd fd18 	bl	8004b94 <HAL_GetTick>
 8007164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007166:	e00f      	b.n	8007188 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007168:	f7fd fd14 	bl	8004b94 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d908      	bls.n	8007188 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e140      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
 800717a:	bf00      	nop
 800717c:	40021000 	.word	0x40021000
 8007180:	42420000 	.word	0x42420000
 8007184:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007188:	4b9e      	ldr	r3, [pc, #632]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800718a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718c:	f003 0302 	and.w	r3, r3, #2
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1e9      	bne.n	8007168 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 0304 	and.w	r3, r3, #4
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 80a6 	beq.w	80072ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071a2:	2300      	movs	r3, #0
 80071a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071a6:	4b97      	ldr	r3, [pc, #604]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10d      	bne.n	80071ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071b2:	4b94      	ldr	r3, [pc, #592]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80071b4:	69db      	ldr	r3, [r3, #28]
 80071b6:	4a93      	ldr	r2, [pc, #588]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80071b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071bc:	61d3      	str	r3, [r2, #28]
 80071be:	4b91      	ldr	r3, [pc, #580]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071c6:	60bb      	str	r3, [r7, #8]
 80071c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071ca:	2301      	movs	r3, #1
 80071cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ce:	4b8e      	ldr	r3, [pc, #568]	; (8007408 <HAL_RCC_OscConfig+0x4f8>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d118      	bne.n	800720c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071da:	4b8b      	ldr	r3, [pc, #556]	; (8007408 <HAL_RCC_OscConfig+0x4f8>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a8a      	ldr	r2, [pc, #552]	; (8007408 <HAL_RCC_OscConfig+0x4f8>)
 80071e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071e6:	f7fd fcd5 	bl	8004b94 <HAL_GetTick>
 80071ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ec:	e008      	b.n	8007200 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ee:	f7fd fcd1 	bl	8004b94 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b64      	cmp	r3, #100	; 0x64
 80071fa:	d901      	bls.n	8007200 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e0fd      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007200:	4b81      	ldr	r3, [pc, #516]	; (8007408 <HAL_RCC_OscConfig+0x4f8>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0f0      	beq.n	80071ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d106      	bne.n	8007222 <HAL_RCC_OscConfig+0x312>
 8007214:	4b7b      	ldr	r3, [pc, #492]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007216:	6a1b      	ldr	r3, [r3, #32]
 8007218:	4a7a      	ldr	r2, [pc, #488]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800721a:	f043 0301 	orr.w	r3, r3, #1
 800721e:	6213      	str	r3, [r2, #32]
 8007220:	e02d      	b.n	800727e <HAL_RCC_OscConfig+0x36e>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10c      	bne.n	8007244 <HAL_RCC_OscConfig+0x334>
 800722a:	4b76      	ldr	r3, [pc, #472]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	4a75      	ldr	r2, [pc, #468]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007230:	f023 0301 	bic.w	r3, r3, #1
 8007234:	6213      	str	r3, [r2, #32]
 8007236:	4b73      	ldr	r3, [pc, #460]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	4a72      	ldr	r2, [pc, #456]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800723c:	f023 0304 	bic.w	r3, r3, #4
 8007240:	6213      	str	r3, [r2, #32]
 8007242:	e01c      	b.n	800727e <HAL_RCC_OscConfig+0x36e>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	2b05      	cmp	r3, #5
 800724a:	d10c      	bne.n	8007266 <HAL_RCC_OscConfig+0x356>
 800724c:	4b6d      	ldr	r3, [pc, #436]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	4a6c      	ldr	r2, [pc, #432]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007252:	f043 0304 	orr.w	r3, r3, #4
 8007256:	6213      	str	r3, [r2, #32]
 8007258:	4b6a      	ldr	r3, [pc, #424]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	4a69      	ldr	r2, [pc, #420]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800725e:	f043 0301 	orr.w	r3, r3, #1
 8007262:	6213      	str	r3, [r2, #32]
 8007264:	e00b      	b.n	800727e <HAL_RCC_OscConfig+0x36e>
 8007266:	4b67      	ldr	r3, [pc, #412]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	4a66      	ldr	r2, [pc, #408]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800726c:	f023 0301 	bic.w	r3, r3, #1
 8007270:	6213      	str	r3, [r2, #32]
 8007272:	4b64      	ldr	r3, [pc, #400]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	4a63      	ldr	r2, [pc, #396]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007278:	f023 0304 	bic.w	r3, r3, #4
 800727c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d015      	beq.n	80072b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007286:	f7fd fc85 	bl	8004b94 <HAL_GetTick>
 800728a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800728c:	e00a      	b.n	80072a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800728e:	f7fd fc81 	bl	8004b94 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	f241 3288 	movw	r2, #5000	; 0x1388
 800729c:	4293      	cmp	r3, r2
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e0ab      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072a4:	4b57      	ldr	r3, [pc, #348]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0ee      	beq.n	800728e <HAL_RCC_OscConfig+0x37e>
 80072b0:	e014      	b.n	80072dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072b2:	f7fd fc6f 	bl	8004b94 <HAL_GetTick>
 80072b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072b8:	e00a      	b.n	80072d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072ba:	f7fd fc6b 	bl	8004b94 <HAL_GetTick>
 80072be:	4602      	mov	r2, r0
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d901      	bls.n	80072d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e095      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072d0:	4b4c      	ldr	r3, [pc, #304]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80072d2:	6a1b      	ldr	r3, [r3, #32]
 80072d4:	f003 0302 	and.w	r3, r3, #2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1ee      	bne.n	80072ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80072dc:	7dfb      	ldrb	r3, [r7, #23]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d105      	bne.n	80072ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072e2:	4b48      	ldr	r3, [pc, #288]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	4a47      	ldr	r2, [pc, #284]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80072e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	69db      	ldr	r3, [r3, #28]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f000 8081 	beq.w	80073fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80072f8:	4b42      	ldr	r3, [pc, #264]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f003 030c 	and.w	r3, r3, #12
 8007300:	2b08      	cmp	r3, #8
 8007302:	d061      	beq.n	80073c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	69db      	ldr	r3, [r3, #28]
 8007308:	2b02      	cmp	r3, #2
 800730a:	d146      	bne.n	800739a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800730c:	4b3f      	ldr	r3, [pc, #252]	; (800740c <HAL_RCC_OscConfig+0x4fc>)
 800730e:	2200      	movs	r2, #0
 8007310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007312:	f7fd fc3f 	bl	8004b94 <HAL_GetTick>
 8007316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007318:	e008      	b.n	800732c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800731a:	f7fd fc3b 	bl	8004b94 <HAL_GetTick>
 800731e:	4602      	mov	r2, r0
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	1ad3      	subs	r3, r2, r3
 8007324:	2b02      	cmp	r3, #2
 8007326:	d901      	bls.n	800732c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e067      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800732c:	4b35      	ldr	r3, [pc, #212]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1f0      	bne.n	800731a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007340:	d108      	bne.n	8007354 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007342:	4b30      	ldr	r3, [pc, #192]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	492d      	ldr	r1, [pc, #180]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007350:	4313      	orrs	r3, r2
 8007352:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007354:	4b2b      	ldr	r3, [pc, #172]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6a19      	ldr	r1, [r3, #32]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007364:	430b      	orrs	r3, r1
 8007366:	4927      	ldr	r1, [pc, #156]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 8007368:	4313      	orrs	r3, r2
 800736a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800736c:	4b27      	ldr	r3, [pc, #156]	; (800740c <HAL_RCC_OscConfig+0x4fc>)
 800736e:	2201      	movs	r2, #1
 8007370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007372:	f7fd fc0f 	bl	8004b94 <HAL_GetTick>
 8007376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007378:	e008      	b.n	800738c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800737a:	f7fd fc0b 	bl	8004b94 <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	2b02      	cmp	r3, #2
 8007386:	d901      	bls.n	800738c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e037      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800738c:	4b1d      	ldr	r3, [pc, #116]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d0f0      	beq.n	800737a <HAL_RCC_OscConfig+0x46a>
 8007398:	e02f      	b.n	80073fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800739a:	4b1c      	ldr	r3, [pc, #112]	; (800740c <HAL_RCC_OscConfig+0x4fc>)
 800739c:	2200      	movs	r2, #0
 800739e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073a0:	f7fd fbf8 	bl	8004b94 <HAL_GetTick>
 80073a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073a6:	e008      	b.n	80073ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073a8:	f7fd fbf4 	bl	8004b94 <HAL_GetTick>
 80073ac:	4602      	mov	r2, r0
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d901      	bls.n	80073ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e020      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073ba:	4b12      	ldr	r3, [pc, #72]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1f0      	bne.n	80073a8 <HAL_RCC_OscConfig+0x498>
 80073c6:	e018      	b.n	80073fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	69db      	ldr	r3, [r3, #28]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d101      	bne.n	80073d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e013      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80073d4:	4b0b      	ldr	r3, [pc, #44]	; (8007404 <HAL_RCC_OscConfig+0x4f4>)
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d106      	bne.n	80073f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d001      	beq.n	80073fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e000      	b.n	80073fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80073fa:	2300      	movs	r3, #0
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3718      	adds	r7, #24
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	40021000 	.word	0x40021000
 8007408:	40007000 	.word	0x40007000
 800740c:	42420060 	.word	0x42420060

08007410 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d101      	bne.n	8007424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e0d0      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007424:	4b6a      	ldr	r3, [pc, #424]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	429a      	cmp	r2, r3
 8007430:	d910      	bls.n	8007454 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007432:	4b67      	ldr	r3, [pc, #412]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f023 0207 	bic.w	r2, r3, #7
 800743a:	4965      	ldr	r1, [pc, #404]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	4313      	orrs	r3, r2
 8007440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007442:	4b63      	ldr	r3, [pc, #396]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0307 	and.w	r3, r3, #7
 800744a:	683a      	ldr	r2, [r7, #0]
 800744c:	429a      	cmp	r2, r3
 800744e:	d001      	beq.n	8007454 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e0b8      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0302 	and.w	r3, r3, #2
 800745c:	2b00      	cmp	r3, #0
 800745e:	d020      	beq.n	80074a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0304 	and.w	r3, r3, #4
 8007468:	2b00      	cmp	r3, #0
 800746a:	d005      	beq.n	8007478 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800746c:	4b59      	ldr	r3, [pc, #356]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	4a58      	ldr	r2, [pc, #352]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007472:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007476:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	2b00      	cmp	r3, #0
 8007482:	d005      	beq.n	8007490 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007484:	4b53      	ldr	r3, [pc, #332]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	4a52      	ldr	r2, [pc, #328]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800748a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800748e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007490:	4b50      	ldr	r3, [pc, #320]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	494d      	ldr	r1, [pc, #308]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800749e:	4313      	orrs	r3, r2
 80074a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d040      	beq.n	8007530 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d107      	bne.n	80074c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074b6:	4b47      	ldr	r3, [pc, #284]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d115      	bne.n	80074ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e07f      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d107      	bne.n	80074de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074ce:	4b41      	ldr	r3, [pc, #260]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d109      	bne.n	80074ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e073      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074de:	4b3d      	ldr	r3, [pc, #244]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e06b      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074ee:	4b39      	ldr	r3, [pc, #228]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f023 0203 	bic.w	r2, r3, #3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	4936      	ldr	r1, [pc, #216]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007500:	f7fd fb48 	bl	8004b94 <HAL_GetTick>
 8007504:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007506:	e00a      	b.n	800751e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007508:	f7fd fb44 	bl	8004b94 <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	f241 3288 	movw	r2, #5000	; 0x1388
 8007516:	4293      	cmp	r3, r2
 8007518:	d901      	bls.n	800751e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e053      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800751e:	4b2d      	ldr	r3, [pc, #180]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f003 020c 	and.w	r2, r3, #12
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	429a      	cmp	r2, r3
 800752e:	d1eb      	bne.n	8007508 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007530:	4b27      	ldr	r3, [pc, #156]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0307 	and.w	r3, r3, #7
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	429a      	cmp	r2, r3
 800753c:	d210      	bcs.n	8007560 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800753e:	4b24      	ldr	r3, [pc, #144]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f023 0207 	bic.w	r2, r3, #7
 8007546:	4922      	ldr	r1, [pc, #136]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	4313      	orrs	r3, r2
 800754c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800754e:	4b20      	ldr	r3, [pc, #128]	; (80075d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0307 	and.w	r3, r3, #7
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	429a      	cmp	r2, r3
 800755a:	d001      	beq.n	8007560 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e032      	b.n	80075c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f003 0304 	and.w	r3, r3, #4
 8007568:	2b00      	cmp	r3, #0
 800756a:	d008      	beq.n	800757e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800756c:	4b19      	ldr	r3, [pc, #100]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	4916      	ldr	r1, [pc, #88]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800757a:	4313      	orrs	r3, r2
 800757c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0308 	and.w	r3, r3, #8
 8007586:	2b00      	cmp	r3, #0
 8007588:	d009      	beq.n	800759e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800758a:	4b12      	ldr	r3, [pc, #72]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	00db      	lsls	r3, r3, #3
 8007598:	490e      	ldr	r1, [pc, #56]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 800759a:	4313      	orrs	r3, r2
 800759c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800759e:	f000 f821 	bl	80075e4 <HAL_RCC_GetSysClockFreq>
 80075a2:	4601      	mov	r1, r0
 80075a4:	4b0b      	ldr	r3, [pc, #44]	; (80075d4 <HAL_RCC_ClockConfig+0x1c4>)
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	091b      	lsrs	r3, r3, #4
 80075aa:	f003 030f 	and.w	r3, r3, #15
 80075ae:	4a0a      	ldr	r2, [pc, #40]	; (80075d8 <HAL_RCC_ClockConfig+0x1c8>)
 80075b0:	5cd3      	ldrb	r3, [r2, r3]
 80075b2:	fa21 f303 	lsr.w	r3, r1, r3
 80075b6:	4a09      	ldr	r2, [pc, #36]	; (80075dc <HAL_RCC_ClockConfig+0x1cc>)
 80075b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80075ba:	4b09      	ldr	r3, [pc, #36]	; (80075e0 <HAL_RCC_ClockConfig+0x1d0>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4618      	mov	r0, r3
 80075c0:	f7fd faa6 	bl	8004b10 <HAL_InitTick>

  return HAL_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	40022000 	.word	0x40022000
 80075d4:	40021000 	.word	0x40021000
 80075d8:	0800cfe4 	.word	0x0800cfe4
 80075dc:	20000040 	.word	0x20000040
 80075e0:	20000044 	.word	0x20000044

080075e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075e4:	b490      	push	{r4, r7}
 80075e6:	b08a      	sub	sp, #40	; 0x28
 80075e8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80075ea:	4b2a      	ldr	r3, [pc, #168]	; (8007694 <HAL_RCC_GetSysClockFreq+0xb0>)
 80075ec:	1d3c      	adds	r4, r7, #4
 80075ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80075f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80075f4:	4b28      	ldr	r3, [pc, #160]	; (8007698 <HAL_RCC_GetSysClockFreq+0xb4>)
 80075f6:	881b      	ldrh	r3, [r3, #0]
 80075f8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	61fb      	str	r3, [r7, #28]
 80075fe:	2300      	movs	r3, #0
 8007600:	61bb      	str	r3, [r7, #24]
 8007602:	2300      	movs	r3, #0
 8007604:	627b      	str	r3, [r7, #36]	; 0x24
 8007606:	2300      	movs	r3, #0
 8007608:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800760e:	4b23      	ldr	r3, [pc, #140]	; (800769c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f003 030c 	and.w	r3, r3, #12
 800761a:	2b04      	cmp	r3, #4
 800761c:	d002      	beq.n	8007624 <HAL_RCC_GetSysClockFreq+0x40>
 800761e:	2b08      	cmp	r3, #8
 8007620:	d003      	beq.n	800762a <HAL_RCC_GetSysClockFreq+0x46>
 8007622:	e02d      	b.n	8007680 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007624:	4b1e      	ldr	r3, [pc, #120]	; (80076a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007626:	623b      	str	r3, [r7, #32]
      break;
 8007628:	e02d      	b.n	8007686 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	0c9b      	lsrs	r3, r3, #18
 800762e:	f003 030f 	and.w	r3, r3, #15
 8007632:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007636:	4413      	add	r3, r2
 8007638:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800763c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d013      	beq.n	8007670 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007648:	4b14      	ldr	r3, [pc, #80]	; (800769c <HAL_RCC_GetSysClockFreq+0xb8>)
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	0c5b      	lsrs	r3, r3, #17
 800764e:	f003 0301 	and.w	r3, r3, #1
 8007652:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007656:	4413      	add	r3, r2
 8007658:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800765c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	4a0f      	ldr	r2, [pc, #60]	; (80076a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007662:	fb02 f203 	mul.w	r2, r2, r3
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	fbb2 f3f3 	udiv	r3, r2, r3
 800766c:	627b      	str	r3, [r7, #36]	; 0x24
 800766e:	e004      	b.n	800767a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	4a0c      	ldr	r2, [pc, #48]	; (80076a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007674:	fb02 f303 	mul.w	r3, r2, r3
 8007678:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800767a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767c:	623b      	str	r3, [r7, #32]
      break;
 800767e:	e002      	b.n	8007686 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007680:	4b07      	ldr	r3, [pc, #28]	; (80076a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007682:	623b      	str	r3, [r7, #32]
      break;
 8007684:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007686:	6a3b      	ldr	r3, [r7, #32]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3728      	adds	r7, #40	; 0x28
 800768c:	46bd      	mov	sp, r7
 800768e:	bc90      	pop	{r4, r7}
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	0800c864 	.word	0x0800c864
 8007698:	0800c874 	.word	0x0800c874
 800769c:	40021000 	.word	0x40021000
 80076a0:	007a1200 	.word	0x007a1200
 80076a4:	003d0900 	.word	0x003d0900

080076a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076a8:	b480      	push	{r7}
 80076aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076ac:	4b02      	ldr	r3, [pc, #8]	; (80076b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80076ae:	681b      	ldr	r3, [r3, #0]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bc80      	pop	{r7}
 80076b6:	4770      	bx	lr
 80076b8:	20000040 	.word	0x20000040

080076bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076c0:	f7ff fff2 	bl	80076a8 <HAL_RCC_GetHCLKFreq>
 80076c4:	4601      	mov	r1, r0
 80076c6:	4b05      	ldr	r3, [pc, #20]	; (80076dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	0a1b      	lsrs	r3, r3, #8
 80076cc:	f003 0307 	and.w	r3, r3, #7
 80076d0:	4a03      	ldr	r2, [pc, #12]	; (80076e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076d2:	5cd3      	ldrb	r3, [r2, r3]
 80076d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80076d8:	4618      	mov	r0, r3
 80076da:	bd80      	pop	{r7, pc}
 80076dc:	40021000 	.word	0x40021000
 80076e0:	0800cff4 	.word	0x0800cff4

080076e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80076e8:	f7ff ffde 	bl	80076a8 <HAL_RCC_GetHCLKFreq>
 80076ec:	4601      	mov	r1, r0
 80076ee:	4b05      	ldr	r3, [pc, #20]	; (8007704 <HAL_RCC_GetPCLK2Freq+0x20>)
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	0adb      	lsrs	r3, r3, #11
 80076f4:	f003 0307 	and.w	r3, r3, #7
 80076f8:	4a03      	ldr	r2, [pc, #12]	; (8007708 <HAL_RCC_GetPCLK2Freq+0x24>)
 80076fa:	5cd3      	ldrb	r3, [r2, r3]
 80076fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007700:	4618      	mov	r0, r3
 8007702:	bd80      	pop	{r7, pc}
 8007704:	40021000 	.word	0x40021000
 8007708:	0800cff4 	.word	0x0800cff4

0800770c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007714:	4b0a      	ldr	r3, [pc, #40]	; (8007740 <RCC_Delay+0x34>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a0a      	ldr	r2, [pc, #40]	; (8007744 <RCC_Delay+0x38>)
 800771a:	fba2 2303 	umull	r2, r3, r2, r3
 800771e:	0a5b      	lsrs	r3, r3, #9
 8007720:	687a      	ldr	r2, [r7, #4]
 8007722:	fb02 f303 	mul.w	r3, r2, r3
 8007726:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007728:	bf00      	nop
  }
  while (Delay --);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	1e5a      	subs	r2, r3, #1
 800772e:	60fa      	str	r2, [r7, #12]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1f9      	bne.n	8007728 <RCC_Delay+0x1c>
}
 8007734:	bf00      	nop
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	20000040 	.word	0x20000040
 8007744:	10624dd3 	.word	0x10624dd3

08007748 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e053      	b.n	8007802 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007766:	b2db      	uxtb	r3, r3
 8007768:	2b00      	cmp	r3, #0
 800776a:	d106      	bne.n	800777a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7fc fed3 	bl	8004520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2202      	movs	r2, #2
 800777e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007790:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	431a      	orrs	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	431a      	orrs	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	695b      	ldr	r3, [r3, #20]
 80077ac:	431a      	orrs	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077b6:	431a      	orrs	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	69db      	ldr	r3, [r3, #28]
 80077bc:	431a      	orrs	r2, r3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	ea42 0103 	orr.w	r1, r2, r3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	0c1a      	lsrs	r2, r3, #16
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f002 0204 	and.w	r2, r2, #4
 80077e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	69da      	ldr	r2, [r3, #28]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007800:	2300      	movs	r3, #0
}
 8007802:	4618      	mov	r0, r3
 8007804:	3708      	adds	r7, #8
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b082      	sub	sp, #8
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d101      	bne.n	800781c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e01d      	b.n	8007858 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d106      	bne.n	8007836 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f7fc fec1 	bl	80045b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2202      	movs	r2, #2
 800783a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	3304      	adds	r3, #4
 8007846:	4619      	mov	r1, r3
 8007848:	4610      	mov	r0, r2
 800784a:	f000 fb89 	bl	8007f60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2201      	movs	r2, #1
 8007852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	3708      	adds	r7, #8
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007860:	b480      	push	{r7}
 8007862:	b085      	sub	sp, #20
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68da      	ldr	r2, [r3, #12]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f042 0201 	orr.w	r2, r2, #1
 8007876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	f003 0307 	and.w	r3, r3, #7
 8007882:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2b06      	cmp	r3, #6
 8007888:	d007      	beq.n	800789a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f042 0201 	orr.w	r2, r2, #1
 8007898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bc80      	pop	{r7}
 80078a4:	4770      	bx	lr

080078a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b082      	sub	sp, #8
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d101      	bne.n	80078b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e01d      	b.n	80078f4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d106      	bne.n	80078d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 f815 	bl	80078fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2202      	movs	r2, #2
 80078d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	3304      	adds	r3, #4
 80078e2:	4619      	mov	r1, r3
 80078e4:	4610      	mov	r0, r2
 80078e6:	f000 fb3b 	bl	8007f60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	bc80      	pop	{r7}
 800790c:	4770      	bx	lr
	...

08007910 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2201      	movs	r2, #1
 8007920:	6839      	ldr	r1, [r7, #0]
 8007922:	4618      	mov	r0, r3
 8007924:	f000 fd9c 	bl	8008460 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a10      	ldr	r2, [pc, #64]	; (8007970 <HAL_TIM_PWM_Start+0x60>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d107      	bne.n	8007942 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007940:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	f003 0307 	and.w	r3, r3, #7
 800794c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2b06      	cmp	r3, #6
 8007952:	d007      	beq.n	8007964 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f042 0201 	orr.w	r2, r2, #1
 8007962:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	40012c00 	.word	0x40012c00

08007974 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2200      	movs	r2, #0
 8007984:	6839      	ldr	r1, [r7, #0]
 8007986:	4618      	mov	r0, r3
 8007988:	f000 fd6a 	bl	8008460 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a1d      	ldr	r2, [pc, #116]	; (8007a08 <HAL_TIM_PWM_Stop+0x94>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d117      	bne.n	80079c6 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	6a1a      	ldr	r2, [r3, #32]
 800799c:	f241 1311 	movw	r3, #4369	; 0x1111
 80079a0:	4013      	ands	r3, r2
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10f      	bne.n	80079c6 <HAL_TIM_PWM_Stop+0x52>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	6a1a      	ldr	r2, [r3, #32]
 80079ac:	f240 4344 	movw	r3, #1092	; 0x444
 80079b0:	4013      	ands	r3, r2
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d107      	bne.n	80079c6 <HAL_TIM_PWM_Stop+0x52>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80079c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6a1a      	ldr	r2, [r3, #32]
 80079cc:	f241 1311 	movw	r3, #4369	; 0x1111
 80079d0:	4013      	ands	r3, r2
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d10f      	bne.n	80079f6 <HAL_TIM_PWM_Stop+0x82>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	6a1a      	ldr	r2, [r3, #32]
 80079dc:	f240 4344 	movw	r3, #1092	; 0x444
 80079e0:	4013      	ands	r3, r2
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d107      	bne.n	80079f6 <HAL_TIM_PWM_Stop+0x82>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f022 0201 	bic.w	r2, r2, #1
 80079f4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3708      	adds	r7, #8
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	40012c00 	.word	0x40012c00

08007a0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b082      	sub	sp, #8
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	691b      	ldr	r3, [r3, #16]
 8007a1a:	f003 0302 	and.w	r3, r3, #2
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	d122      	bne.n	8007a68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	f003 0302 	and.w	r3, r3, #2
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d11b      	bne.n	8007a68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f06f 0202 	mvn.w	r2, #2
 8007a38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	f003 0303 	and.w	r3, r3, #3
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fa6a 	bl	8007f28 <HAL_TIM_IC_CaptureCallback>
 8007a54:	e005      	b.n	8007a62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fa5d 	bl	8007f16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 fa6c 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	f003 0304 	and.w	r3, r3, #4
 8007a72:	2b04      	cmp	r3, #4
 8007a74:	d122      	bne.n	8007abc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	f003 0304 	and.w	r3, r3, #4
 8007a80:	2b04      	cmp	r3, #4
 8007a82:	d11b      	bne.n	8007abc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f06f 0204 	mvn.w	r2, #4
 8007a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2202      	movs	r2, #2
 8007a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	699b      	ldr	r3, [r3, #24]
 8007a9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d003      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 fa40 	bl	8007f28 <HAL_TIM_IC_CaptureCallback>
 8007aa8:	e005      	b.n	8007ab6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 fa33 	bl	8007f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 fa42 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	f003 0308 	and.w	r3, r3, #8
 8007ac6:	2b08      	cmp	r3, #8
 8007ac8:	d122      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	f003 0308 	and.w	r3, r3, #8
 8007ad4:	2b08      	cmp	r3, #8
 8007ad6:	d11b      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f06f 0208 	mvn.w	r2, #8
 8007ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2204      	movs	r2, #4
 8007ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	69db      	ldr	r3, [r3, #28]
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d003      	beq.n	8007afe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 fa16 	bl	8007f28 <HAL_TIM_IC_CaptureCallback>
 8007afc:	e005      	b.n	8007b0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa09 	bl	8007f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 fa18 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	f003 0310 	and.w	r3, r3, #16
 8007b1a:	2b10      	cmp	r3, #16
 8007b1c:	d122      	bne.n	8007b64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	f003 0310 	and.w	r3, r3, #16
 8007b28:	2b10      	cmp	r3, #16
 8007b2a:	d11b      	bne.n	8007b64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f06f 0210 	mvn.w	r2, #16
 8007b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2208      	movs	r2, #8
 8007b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	69db      	ldr	r3, [r3, #28]
 8007b42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d003      	beq.n	8007b52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 f9ec 	bl	8007f28 <HAL_TIM_IC_CaptureCallback>
 8007b50:	e005      	b.n	8007b5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 f9df 	bl	8007f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 f9ee 	bl	8007f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d10e      	bne.n	8007b90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f003 0301 	and.w	r3, r3, #1
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d107      	bne.n	8007b90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f06f 0201 	mvn.w	r2, #1
 8007b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7fb fd80 	bl	8003690 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b9a:	2b80      	cmp	r3, #128	; 0x80
 8007b9c:	d10e      	bne.n	8007bbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ba8:	2b80      	cmp	r3, #128	; 0x80
 8007baa:	d107      	bne.n	8007bbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fd14 	bl	80085e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bc6:	2b40      	cmp	r3, #64	; 0x40
 8007bc8:	d10e      	bne.n	8007be8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bd4:	2b40      	cmp	r3, #64	; 0x40
 8007bd6:	d107      	bne.n	8007be8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f9b2 	bl	8007f4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	691b      	ldr	r3, [r3, #16]
 8007bee:	f003 0320 	and.w	r3, r3, #32
 8007bf2:	2b20      	cmp	r3, #32
 8007bf4:	d10e      	bne.n	8007c14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	f003 0320 	and.w	r3, r3, #32
 8007c00:	2b20      	cmp	r3, #32
 8007c02:	d107      	bne.n	8007c14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f06f 0220 	mvn.w	r2, #32
 8007c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 fcdf 	bl	80085d2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c14:	bf00      	nop
 8007c16:	3708      	adds	r7, #8
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d101      	bne.n	8007c36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007c32:	2302      	movs	r3, #2
 8007c34:	e0b4      	b.n	8007da0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2202      	movs	r2, #2
 8007c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2b0c      	cmp	r3, #12
 8007c4a:	f200 809f 	bhi.w	8007d8c <HAL_TIM_PWM_ConfigChannel+0x170>
 8007c4e:	a201      	add	r2, pc, #4	; (adr r2, 8007c54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c54:	08007c89 	.word	0x08007c89
 8007c58:	08007d8d 	.word	0x08007d8d
 8007c5c:	08007d8d 	.word	0x08007d8d
 8007c60:	08007d8d 	.word	0x08007d8d
 8007c64:	08007cc9 	.word	0x08007cc9
 8007c68:	08007d8d 	.word	0x08007d8d
 8007c6c:	08007d8d 	.word	0x08007d8d
 8007c70:	08007d8d 	.word	0x08007d8d
 8007c74:	08007d0b 	.word	0x08007d0b
 8007c78:	08007d8d 	.word	0x08007d8d
 8007c7c:	08007d8d 	.word	0x08007d8d
 8007c80:	08007d8d 	.word	0x08007d8d
 8007c84:	08007d4b 	.word	0x08007d4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68b9      	ldr	r1, [r7, #8]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f000 f9c8 	bl	8008024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f042 0208 	orr.w	r2, r2, #8
 8007ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	699a      	ldr	r2, [r3, #24]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f022 0204 	bic.w	r2, r2, #4
 8007cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	6999      	ldr	r1, [r3, #24]
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	691a      	ldr	r2, [r3, #16]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	430a      	orrs	r2, r1
 8007cc4:	619a      	str	r2, [r3, #24]
      break;
 8007cc6:	e062      	b.n	8007d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68b9      	ldr	r1, [r7, #8]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f000 fa0e 	bl	80080f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	699a      	ldr	r2, [r3, #24]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	699a      	ldr	r2, [r3, #24]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	6999      	ldr	r1, [r3, #24]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	021a      	lsls	r2, r3, #8
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	619a      	str	r2, [r3, #24]
      break;
 8007d08:	e041      	b.n	8007d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	68b9      	ldr	r1, [r7, #8]
 8007d10:	4618      	mov	r0, r3
 8007d12:	f000 fa57 	bl	80081c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69da      	ldr	r2, [r3, #28]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f042 0208 	orr.w	r2, r2, #8
 8007d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	69da      	ldr	r2, [r3, #28]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0204 	bic.w	r2, r2, #4
 8007d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	69d9      	ldr	r1, [r3, #28]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	691a      	ldr	r2, [r3, #16]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	430a      	orrs	r2, r1
 8007d46:	61da      	str	r2, [r3, #28]
      break;
 8007d48:	e021      	b.n	8007d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68b9      	ldr	r1, [r7, #8]
 8007d50:	4618      	mov	r0, r3
 8007d52:	f000 faa1 	bl	8008298 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	69da      	ldr	r2, [r3, #28]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	69da      	ldr	r2, [r3, #28]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	69d9      	ldr	r1, [r3, #28]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	021a      	lsls	r2, r3, #8
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	61da      	str	r2, [r3, #28]
      break;
 8007d8a:	e000      	b.n	8007d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007d8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d101      	bne.n	8007dc0 <HAL_TIM_ConfigClockSource+0x18>
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	e0a6      	b.n	8007f0e <HAL_TIM_ConfigClockSource+0x166>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2202      	movs	r2, #2
 8007dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007dde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007de6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b40      	cmp	r3, #64	; 0x40
 8007df6:	d067      	beq.n	8007ec8 <HAL_TIM_ConfigClockSource+0x120>
 8007df8:	2b40      	cmp	r3, #64	; 0x40
 8007dfa:	d80b      	bhi.n	8007e14 <HAL_TIM_ConfigClockSource+0x6c>
 8007dfc:	2b10      	cmp	r3, #16
 8007dfe:	d073      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x140>
 8007e00:	2b10      	cmp	r3, #16
 8007e02:	d802      	bhi.n	8007e0a <HAL_TIM_ConfigClockSource+0x62>
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d06f      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007e08:	e078      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007e0a:	2b20      	cmp	r3, #32
 8007e0c:	d06c      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x140>
 8007e0e:	2b30      	cmp	r3, #48	; 0x30
 8007e10:	d06a      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007e12:	e073      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007e14:	2b70      	cmp	r3, #112	; 0x70
 8007e16:	d00d      	beq.n	8007e34 <HAL_TIM_ConfigClockSource+0x8c>
 8007e18:	2b70      	cmp	r3, #112	; 0x70
 8007e1a:	d804      	bhi.n	8007e26 <HAL_TIM_ConfigClockSource+0x7e>
 8007e1c:	2b50      	cmp	r3, #80	; 0x50
 8007e1e:	d033      	beq.n	8007e88 <HAL_TIM_ConfigClockSource+0xe0>
 8007e20:	2b60      	cmp	r3, #96	; 0x60
 8007e22:	d041      	beq.n	8007ea8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007e24:	e06a      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e2a:	d066      	beq.n	8007efa <HAL_TIM_ConfigClockSource+0x152>
 8007e2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e30:	d017      	beq.n	8007e62 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007e32:	e063      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6818      	ldr	r0, [r3, #0]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	6899      	ldr	r1, [r3, #8]
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	f000 faed 	bl	8008422 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007e56:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	609a      	str	r2, [r3, #8]
      break;
 8007e60:	e04c      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6818      	ldr	r0, [r3, #0]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	6899      	ldr	r1, [r3, #8]
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	685a      	ldr	r2, [r3, #4]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	f000 fad6 	bl	8008422 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	689a      	ldr	r2, [r3, #8]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e84:	609a      	str	r2, [r3, #8]
      break;
 8007e86:	e039      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6818      	ldr	r0, [r3, #0]
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	6859      	ldr	r1, [r3, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	461a      	mov	r2, r3
 8007e96:	f000 fa4d 	bl	8008334 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2150      	movs	r1, #80	; 0x50
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 faa4 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007ea6:	e029      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6818      	ldr	r0, [r3, #0]
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	6859      	ldr	r1, [r3, #4]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	f000 fa6b 	bl	8008390 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2160      	movs	r1, #96	; 0x60
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f000 fa94 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007ec6:	e019      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6818      	ldr	r0, [r3, #0]
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	6859      	ldr	r1, [r3, #4]
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	f000 fa2d 	bl	8008334 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2140      	movs	r1, #64	; 0x40
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f000 fa84 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007ee6:	e009      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	4610      	mov	r0, r2
 8007ef4:	f000 fa7b 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007ef8:	e000      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007efa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f1e:	bf00      	nop
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bc80      	pop	{r7}
 8007f26:	4770      	bx	lr

08007f28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007f30:	bf00      	nop
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bc80      	pop	{r7}
 8007f38:	4770      	bx	lr

08007f3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr

08007f4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bc80      	pop	{r7}
 8007f5c:	4770      	bx	lr
	...

08007f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a29      	ldr	r2, [pc, #164]	; (8008018 <TIM_Base_SetConfig+0xb8>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d00b      	beq.n	8007f90 <TIM_Base_SetConfig+0x30>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f7e:	d007      	beq.n	8007f90 <TIM_Base_SetConfig+0x30>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a26      	ldr	r2, [pc, #152]	; (800801c <TIM_Base_SetConfig+0xbc>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d003      	beq.n	8007f90 <TIM_Base_SetConfig+0x30>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	4a25      	ldr	r2, [pc, #148]	; (8008020 <TIM_Base_SetConfig+0xc0>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d108      	bne.n	8007fa2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	68fa      	ldr	r2, [r7, #12]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a1c      	ldr	r2, [pc, #112]	; (8008018 <TIM_Base_SetConfig+0xb8>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d00b      	beq.n	8007fc2 <TIM_Base_SetConfig+0x62>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fb0:	d007      	beq.n	8007fc2 <TIM_Base_SetConfig+0x62>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4a19      	ldr	r2, [pc, #100]	; (800801c <TIM_Base_SetConfig+0xbc>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d003      	beq.n	8007fc2 <TIM_Base_SetConfig+0x62>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	4a18      	ldr	r2, [pc, #96]	; (8008020 <TIM_Base_SetConfig+0xc0>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d108      	bne.n	8007fd4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	68fa      	ldr	r2, [r7, #12]
 8007fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	689a      	ldr	r2, [r3, #8]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a07      	ldr	r2, [pc, #28]	; (8008018 <TIM_Base_SetConfig+0xb8>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d103      	bne.n	8008008 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	615a      	str	r2, [r3, #20]
}
 800800e:	bf00      	nop
 8008010:	3714      	adds	r7, #20
 8008012:	46bd      	mov	sp, r7
 8008014:	bc80      	pop	{r7}
 8008016:	4770      	bx	lr
 8008018:	40012c00 	.word	0x40012c00
 800801c:	40000400 	.word	0x40000400
 8008020:	40000800 	.word	0x40000800

08008024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008024:	b480      	push	{r7}
 8008026:	b087      	sub	sp, #28
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a1b      	ldr	r3, [r3, #32]
 8008032:	f023 0201 	bic.w	r2, r3, #1
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	699b      	ldr	r3, [r3, #24]
 800804a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f023 0303 	bic.w	r3, r3, #3
 800805a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f023 0302 	bic.w	r3, r3, #2
 800806c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	4313      	orrs	r3, r2
 8008076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	4a1c      	ldr	r2, [pc, #112]	; (80080ec <TIM_OC1_SetConfig+0xc8>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d10c      	bne.n	800809a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f023 0308 	bic.w	r3, r3, #8
 8008086:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	697a      	ldr	r2, [r7, #20]
 800808e:	4313      	orrs	r3, r2
 8008090:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	f023 0304 	bic.w	r3, r3, #4
 8008098:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a13      	ldr	r2, [pc, #76]	; (80080ec <TIM_OC1_SetConfig+0xc8>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d111      	bne.n	80080c6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	695b      	ldr	r3, [r3, #20]
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	685a      	ldr	r2, [r3, #4]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	621a      	str	r2, [r3, #32]
}
 80080e0:	bf00      	nop
 80080e2:	371c      	adds	r7, #28
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bc80      	pop	{r7}
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	40012c00 	.word	0x40012c00

080080f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b087      	sub	sp, #28
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	f023 0210 	bic.w	r2, r3, #16
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800811e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	021b      	lsls	r3, r3, #8
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	4313      	orrs	r3, r2
 8008132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	f023 0320 	bic.w	r3, r3, #32
 800813a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	011b      	lsls	r3, r3, #4
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	4313      	orrs	r3, r2
 8008146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4a1d      	ldr	r2, [pc, #116]	; (80081c0 <TIM_OC2_SetConfig+0xd0>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d10d      	bne.n	800816c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	011b      	lsls	r3, r3, #4
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	4313      	orrs	r3, r2
 8008162:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800816a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a14      	ldr	r2, [pc, #80]	; (80081c0 <TIM_OC2_SetConfig+0xd0>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d113      	bne.n	800819c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800817a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008182:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	695b      	ldr	r3, [r3, #20]
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	693a      	ldr	r2, [r7, #16]
 800818c:	4313      	orrs	r3, r2
 800818e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	699b      	ldr	r3, [r3, #24]
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	4313      	orrs	r3, r2
 800819a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	693a      	ldr	r2, [r7, #16]
 80081a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	621a      	str	r2, [r3, #32]
}
 80081b6:	bf00      	nop
 80081b8:	371c      	adds	r7, #28
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bc80      	pop	{r7}
 80081be:	4770      	bx	lr
 80081c0:	40012c00 	.word	0x40012c00

080081c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a1b      	ldr	r3, [r3, #32]
 80081d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6a1b      	ldr	r3, [r3, #32]
 80081de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	69db      	ldr	r3, [r3, #28]
 80081ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f023 0303 	bic.w	r3, r3, #3
 80081fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68fa      	ldr	r2, [r7, #12]
 8008202:	4313      	orrs	r3, r2
 8008204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800820c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	021b      	lsls	r3, r3, #8
 8008214:	697a      	ldr	r2, [r7, #20]
 8008216:	4313      	orrs	r3, r2
 8008218:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a1d      	ldr	r2, [pc, #116]	; (8008294 <TIM_OC3_SetConfig+0xd0>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d10d      	bne.n	800823e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008228:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	021b      	lsls	r3, r3, #8
 8008230:	697a      	ldr	r2, [r7, #20]
 8008232:	4313      	orrs	r3, r2
 8008234:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800823c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a14      	ldr	r2, [pc, #80]	; (8008294 <TIM_OC3_SetConfig+0xd0>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d113      	bne.n	800826e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800824c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	011b      	lsls	r3, r3, #4
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	4313      	orrs	r3, r2
 8008260:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	011b      	lsls	r3, r3, #4
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	4313      	orrs	r3, r2
 800826c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	693a      	ldr	r2, [r7, #16]
 8008272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	68fa      	ldr	r2, [r7, #12]
 8008278:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	685a      	ldr	r2, [r3, #4]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	697a      	ldr	r2, [r7, #20]
 8008286:	621a      	str	r2, [r3, #32]
}
 8008288:	bf00      	nop
 800828a:	371c      	adds	r7, #28
 800828c:	46bd      	mov	sp, r7
 800828e:	bc80      	pop	{r7}
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	40012c00 	.word	0x40012c00

08008298 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008298:	b480      	push	{r7}
 800829a:	b087      	sub	sp, #28
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
 80082a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a1b      	ldr	r3, [r3, #32]
 80082b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	021b      	lsls	r3, r3, #8
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	4313      	orrs	r3, r2
 80082da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80082e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	031b      	lsls	r3, r3, #12
 80082ea:	693a      	ldr	r2, [r7, #16]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a0f      	ldr	r2, [pc, #60]	; (8008330 <TIM_OC4_SetConfig+0x98>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d109      	bne.n	800830c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	695b      	ldr	r3, [r3, #20]
 8008304:	019b      	lsls	r3, r3, #6
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	4313      	orrs	r3, r2
 800830a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	693a      	ldr	r2, [r7, #16]
 8008324:	621a      	str	r2, [r3, #32]
}
 8008326:	bf00      	nop
 8008328:	371c      	adds	r7, #28
 800832a:	46bd      	mov	sp, r7
 800832c:	bc80      	pop	{r7}
 800832e:	4770      	bx	lr
 8008330:	40012c00 	.word	0x40012c00

08008334 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008334:	b480      	push	{r7}
 8008336:	b087      	sub	sp, #28
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6a1b      	ldr	r3, [r3, #32]
 8008344:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	f023 0201 	bic.w	r2, r3, #1
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	699b      	ldr	r3, [r3, #24]
 8008356:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800835e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	011b      	lsls	r3, r3, #4
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	4313      	orrs	r3, r2
 8008368:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f023 030a 	bic.w	r3, r3, #10
 8008370:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008372:	697a      	ldr	r2, [r7, #20]
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	4313      	orrs	r3, r2
 8008378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	693a      	ldr	r2, [r7, #16]
 800837e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	621a      	str	r2, [r3, #32]
}
 8008386:	bf00      	nop
 8008388:	371c      	adds	r7, #28
 800838a:	46bd      	mov	sp, r7
 800838c:	bc80      	pop	{r7}
 800838e:	4770      	bx	lr

08008390 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008390:	b480      	push	{r7}
 8008392:	b087      	sub	sp, #28
 8008394:	af00      	add	r7, sp, #0
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6a1b      	ldr	r3, [r3, #32]
 80083a0:	f023 0210 	bic.w	r2, r3, #16
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	699b      	ldr	r3, [r3, #24]
 80083ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	031b      	lsls	r3, r3, #12
 80083c0:	697a      	ldr	r2, [r7, #20]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	011b      	lsls	r3, r3, #4
 80083d2:	693a      	ldr	r2, [r7, #16]
 80083d4:	4313      	orrs	r3, r2
 80083d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	621a      	str	r2, [r3, #32]
}
 80083e4:	bf00      	nop
 80083e6:	371c      	adds	r7, #28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bc80      	pop	{r7}
 80083ec:	4770      	bx	lr

080083ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b085      	sub	sp, #20
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
 80083f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008404:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	4313      	orrs	r3, r2
 800840c:	f043 0307 	orr.w	r3, r3, #7
 8008410:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	609a      	str	r2, [r3, #8]
}
 8008418:	bf00      	nop
 800841a:	3714      	adds	r7, #20
 800841c:	46bd      	mov	sp, r7
 800841e:	bc80      	pop	{r7}
 8008420:	4770      	bx	lr

08008422 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008422:	b480      	push	{r7}
 8008424:	b087      	sub	sp, #28
 8008426:	af00      	add	r7, sp, #0
 8008428:	60f8      	str	r0, [r7, #12]
 800842a:	60b9      	str	r1, [r7, #8]
 800842c:	607a      	str	r2, [r7, #4]
 800842e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800843c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	021a      	lsls	r2, r3, #8
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	431a      	orrs	r2, r3
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	4313      	orrs	r3, r2
 800844a:	697a      	ldr	r2, [r7, #20]
 800844c:	4313      	orrs	r3, r2
 800844e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	697a      	ldr	r2, [r7, #20]
 8008454:	609a      	str	r2, [r3, #8]
}
 8008456:	bf00      	nop
 8008458:	371c      	adds	r7, #28
 800845a:	46bd      	mov	sp, r7
 800845c:	bc80      	pop	{r7}
 800845e:	4770      	bx	lr

08008460 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008460:	b480      	push	{r7}
 8008462:	b087      	sub	sp, #28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f003 031f 	and.w	r3, r3, #31
 8008472:	2201      	movs	r2, #1
 8008474:	fa02 f303 	lsl.w	r3, r2, r3
 8008478:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6a1a      	ldr	r2, [r3, #32]
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	43db      	mvns	r3, r3
 8008482:	401a      	ands	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6a1a      	ldr	r2, [r3, #32]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	f003 031f 	and.w	r3, r3, #31
 8008492:	6879      	ldr	r1, [r7, #4]
 8008494:	fa01 f303 	lsl.w	r3, r1, r3
 8008498:	431a      	orrs	r2, r3
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	621a      	str	r2, [r3, #32]
}
 800849e:	bf00      	nop
 80084a0:	371c      	adds	r7, #28
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bc80      	pop	{r7}
 80084a6:	4770      	bx	lr

080084a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b085      	sub	sp, #20
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d101      	bne.n	80084c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80084bc:	2302      	movs	r3, #2
 80084be:	e032      	b.n	8008526 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2202      	movs	r2, #2
 80084cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	68fa      	ldr	r2, [r7, #12]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084f8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	4313      	orrs	r3, r2
 8008502:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3714      	adds	r7, #20
 800852a:	46bd      	mov	sp, r7
 800852c:	bc80      	pop	{r7}
 800852e:	4770      	bx	lr

08008530 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800853a:	2300      	movs	r3, #0
 800853c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008544:	2b01      	cmp	r3, #1
 8008546:	d101      	bne.n	800854c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008548:	2302      	movs	r3, #2
 800854a:	e03d      	b.n	80085c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	4313      	orrs	r3, r2
 8008560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4313      	orrs	r3, r2
 800858a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	4313      	orrs	r3, r2
 8008598:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	695b      	ldr	r3, [r3, #20]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3714      	adds	r7, #20
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bc80      	pop	{r7}
 80085d0:	4770      	bx	lr

080085d2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085d2:	b480      	push	{r7}
 80085d4:	b083      	sub	sp, #12
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80085da:	bf00      	nop
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	bc80      	pop	{r7}
 80085e2:	4770      	bx	lr

080085e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80085ec:	bf00      	nop
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bc80      	pop	{r7}
 80085f4:	4770      	bx	lr

080085f6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b082      	sub	sp, #8
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d101      	bne.n	8008608 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	e03f      	b.n	8008688 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b00      	cmp	r3, #0
 8008612:	d106      	bne.n	8008622 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f7fc f837 	bl	8004690 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2224      	movs	r2, #36	; 0x24
 8008626:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	68da      	ldr	r2, [r3, #12]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008638:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 fc64 	bl	8008f08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	691a      	ldr	r2, [r3, #16]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800864e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	695a      	ldr	r2, [r3, #20]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800865e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68da      	ldr	r2, [r3, #12]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800866e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2200      	movs	r2, #0
 8008674:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2220      	movs	r2, #32
 800867a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2220      	movs	r2, #32
 8008682:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3708      	adds	r7, #8
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b088      	sub	sp, #32
 8008694:	af02      	add	r7, sp, #8
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	4613      	mov	r3, r2
 800869e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	2b20      	cmp	r3, #32
 80086ae:	f040 8083 	bne.w	80087b8 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <HAL_UART_Transmit+0x2e>
 80086b8:	88fb      	ldrh	r3, [r7, #6]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d101      	bne.n	80086c2 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e07b      	b.n	80087ba <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d101      	bne.n	80086d0 <HAL_UART_Transmit+0x40>
 80086cc:	2302      	movs	r3, #2
 80086ce:	e074      	b.n	80087ba <HAL_UART_Transmit+0x12a>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2221      	movs	r2, #33	; 0x21
 80086e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80086e6:	f7fc fa55 	bl	8004b94 <HAL_GetTick>
 80086ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	88fa      	ldrh	r2, [r7, #6]
 80086f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	88fa      	ldrh	r2, [r7, #6]
 80086f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80086f8:	e042      	b.n	8008780 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086fe:	b29b      	uxth	r3, r3
 8008700:	3b01      	subs	r3, #1
 8008702:	b29a      	uxth	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008710:	d122      	bne.n	8008758 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	9300      	str	r3, [sp, #0]
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	2200      	movs	r2, #0
 800871a:	2180      	movs	r1, #128	; 0x80
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f000 fa74 	bl	8008c0a <UART_WaitOnFlagUntilTimeout>
 8008722:	4603      	mov	r3, r0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d001      	beq.n	800872c <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e046      	b.n	80087ba <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	881b      	ldrh	r3, [r3, #0]
 8008734:	461a      	mov	r2, r3
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800873e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d103      	bne.n	8008750 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	3302      	adds	r3, #2
 800874c:	60bb      	str	r3, [r7, #8]
 800874e:	e017      	b.n	8008780 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	3301      	adds	r3, #1
 8008754:	60bb      	str	r3, [r7, #8]
 8008756:	e013      	b.n	8008780 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2200      	movs	r2, #0
 8008760:	2180      	movs	r1, #128	; 0x80
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 fa51 	bl	8008c0a <UART_WaitOnFlagUntilTimeout>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d001      	beq.n	8008772 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800876e:	2303      	movs	r3, #3
 8008770:	e023      	b.n	80087ba <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	1c5a      	adds	r2, r3, #1
 8008776:	60ba      	str	r2, [r7, #8]
 8008778:	781a      	ldrb	r2, [r3, #0]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008784:	b29b      	uxth	r3, r3
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1b7      	bne.n	80086fa <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	2200      	movs	r2, #0
 8008792:	2140      	movs	r1, #64	; 0x40
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	f000 fa38 	bl	8008c0a <UART_WaitOnFlagUntilTimeout>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	d001      	beq.n	80087a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80087a0:	2303      	movs	r3, #3
 80087a2:	e00a      	b.n	80087ba <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2220      	movs	r2, #32
 80087a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80087b4:	2300      	movs	r3, #0
 80087b6:	e000      	b.n	80087ba <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80087b8:	2302      	movs	r3, #2
  }
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3718      	adds	r7, #24
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
	...

080087c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	4613      	mov	r3, r2
 80087d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	2b20      	cmp	r3, #32
 80087dc:	d166      	bne.n	80088ac <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d002      	beq.n	80087ea <HAL_UART_Receive_DMA+0x26>
 80087e4:	88fb      	ldrh	r3, [r7, #6]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e05f      	b.n	80088ae <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d101      	bne.n	80087fc <HAL_UART_Receive_DMA+0x38>
 80087f8:	2302      	movs	r3, #2
 80087fa:	e058      	b.n	80088ae <HAL_UART_Receive_DMA+0xea>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	88fa      	ldrh	r2, [r7, #6]
 800880e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2222      	movs	r2, #34	; 0x22
 800881a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008822:	4a25      	ldr	r2, [pc, #148]	; (80088b8 <HAL_UART_Receive_DMA+0xf4>)
 8008824:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800882a:	4a24      	ldr	r2, [pc, #144]	; (80088bc <HAL_UART_Receive_DMA+0xf8>)
 800882c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008832:	4a23      	ldr	r2, [pc, #140]	; (80088c0 <HAL_UART_Receive_DMA+0xfc>)
 8008834:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800883a:	2200      	movs	r2, #0
 800883c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800883e:	f107 0308 	add.w	r3, r7, #8
 8008842:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3304      	adds	r3, #4
 800884e:	4619      	mov	r1, r3
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	88fb      	ldrh	r3, [r7, #6]
 8008856:	f7fc fb31 	bl	8004ebc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800885a:	2300      	movs	r3, #0
 800885c:	613b      	str	r3, [r7, #16]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	613b      	str	r3, [r7, #16]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	613b      	str	r3, [r7, #16]
 800886e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68da      	ldr	r2, [r3, #12]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008886:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	695a      	ldr	r2, [r3, #20]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f042 0201 	orr.w	r2, r2, #1
 8008896:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	695a      	ldr	r2, [r3, #20]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088a6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80088a8:	2300      	movs	r3, #0
 80088aa:	e000      	b.n	80088ae <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80088ac:	2302      	movs	r3, #2
  }
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3718      	adds	r7, #24
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	08008af3 	.word	0x08008af3
 80088bc:	08008b5b 	.word	0x08008b5b
 80088c0:	08008b77 	.word	0x08008b77

080088c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b088      	sub	sp, #32
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80088e4:	2300      	movs	r3, #0
 80088e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80088e8:	2300      	movs	r3, #0
 80088ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088ec:	69fb      	ldr	r3, [r7, #28]
 80088ee:	f003 030f 	and.w	r3, r3, #15
 80088f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d10d      	bne.n	8008916 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	f003 0320 	and.w	r3, r3, #32
 8008900:	2b00      	cmp	r3, #0
 8008902:	d008      	beq.n	8008916 <HAL_UART_IRQHandler+0x52>
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	f003 0320 	and.w	r3, r3, #32
 800890a:	2b00      	cmp	r3, #0
 800890c:	d003      	beq.n	8008916 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 fa78 	bl	8008e04 <UART_Receive_IT>
      return;
 8008914:	e0cc      	b.n	8008ab0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	2b00      	cmp	r3, #0
 800891a:	f000 80ab 	beq.w	8008a74 <HAL_UART_IRQHandler+0x1b0>
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f003 0301 	and.w	r3, r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d105      	bne.n	8008934 <HAL_UART_IRQHandler+0x70>
 8008928:	69bb      	ldr	r3, [r7, #24]
 800892a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800892e:	2b00      	cmp	r3, #0
 8008930:	f000 80a0 	beq.w	8008a74 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	f003 0301 	and.w	r3, r3, #1
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00a      	beq.n	8008954 <HAL_UART_IRQHandler+0x90>
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008944:	2b00      	cmp	r3, #0
 8008946:	d005      	beq.n	8008954 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800894c:	f043 0201 	orr.w	r2, r3, #1
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	f003 0304 	and.w	r3, r3, #4
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00a      	beq.n	8008974 <HAL_UART_IRQHandler+0xb0>
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f003 0301 	and.w	r3, r3, #1
 8008964:	2b00      	cmp	r3, #0
 8008966:	d005      	beq.n	8008974 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800896c:	f043 0202 	orr.w	r2, r3, #2
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	f003 0302 	and.w	r3, r3, #2
 800897a:	2b00      	cmp	r3, #0
 800897c:	d00a      	beq.n	8008994 <HAL_UART_IRQHandler+0xd0>
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	2b00      	cmp	r3, #0
 8008986:	d005      	beq.n	8008994 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800898c:	f043 0204 	orr.w	r2, r3, #4
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	f003 0308 	and.w	r3, r3, #8
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00a      	beq.n	80089b4 <HAL_UART_IRQHandler+0xf0>
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	f003 0301 	and.w	r3, r3, #1
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d005      	beq.n	80089b4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089ac:	f043 0208 	orr.w	r2, r3, #8
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d078      	beq.n	8008aae <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	f003 0320 	and.w	r3, r3, #32
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d007      	beq.n	80089d6 <HAL_UART_IRQHandler+0x112>
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	f003 0320 	and.w	r3, r3, #32
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fa17 	bl	8008e04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	bf14      	ite	ne
 80089e4:	2301      	movne	r3, #1
 80089e6:	2300      	moveq	r3, #0
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089f0:	f003 0308 	and.w	r3, r3, #8
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d102      	bne.n	80089fe <HAL_UART_IRQHandler+0x13a>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d031      	beq.n	8008a62 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 f962 	bl	8008cc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	695b      	ldr	r3, [r3, #20]
 8008a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d023      	beq.n	8008a5a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	695a      	ldr	r2, [r3, #20]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a20:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d013      	beq.n	8008a52 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a2e:	4a22      	ldr	r2, [pc, #136]	; (8008ab8 <HAL_UART_IRQHandler+0x1f4>)
 8008a30:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7fc faa0 	bl	8004f7c <HAL_DMA_Abort_IT>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d016      	beq.n	8008a70 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a4c:	4610      	mov	r0, r2
 8008a4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a50:	e00e      	b.n	8008a70 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f844 	bl	8008ae0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a58:	e00a      	b.n	8008a70 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 f840 	bl	8008ae0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a60:	e006      	b.n	8008a70 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f83c 	bl	8008ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008a6e:	e01e      	b.n	8008aae <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a70:	bf00      	nop
    return;
 8008a72:	e01c      	b.n	8008aae <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d008      	beq.n	8008a90 <HAL_UART_IRQHandler+0x1cc>
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d003      	beq.n	8008a90 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f94e 	bl	8008d2a <UART_Transmit_IT>
    return;
 8008a8e:	e00f      	b.n	8008ab0 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00a      	beq.n	8008ab0 <HAL_UART_IRQHandler+0x1ec>
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d005      	beq.n	8008ab0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f995 	bl	8008dd4 <UART_EndTransmit_IT>
    return;
 8008aaa:	bf00      	nop
 8008aac:	e000      	b.n	8008ab0 <HAL_UART_IRQHandler+0x1ec>
    return;
 8008aae:	bf00      	nop
  }
}
 8008ab0:	3720      	adds	r7, #32
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	08008d03 	.word	0x08008d03

08008abc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bc80      	pop	{r7}
 8008acc:	4770      	bx	lr

08008ace <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b083      	sub	sp, #12
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008ad6:	bf00      	nop
 8008ad8:	370c      	adds	r7, #12
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bc80      	pop	{r7}
 8008ade:	4770      	bx	lr

08008ae0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008ae8:	bf00      	nop
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bc80      	pop	{r7}
 8008af0:	4770      	bx	lr

08008af2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b084      	sub	sp, #16
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afe:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f003 0320 	and.w	r3, r3, #32
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d11e      	bne.n	8008b4c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	68da      	ldr	r2, [r3, #12]
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b22:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	695a      	ldr	r2, [r3, #20]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f022 0201 	bic.w	r2, r2, #1
 8008b32:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	695a      	ldr	r2, [r3, #20]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b42:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2220      	movs	r2, #32
 8008b48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f7f9 fd6b 	bl	8002628 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b52:	bf00      	nop
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b084      	sub	sp, #16
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b66:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f7ff ffb0 	bl	8008ace <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b6e:	bf00      	nop
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b084      	sub	sp, #16
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b86:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	695b      	ldr	r3, [r3, #20]
 8008b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	bf14      	ite	ne
 8008b96:	2301      	movne	r3, #1
 8008b98:	2300      	moveq	r3, #0
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	2b21      	cmp	r3, #33	; 0x21
 8008ba8:	d108      	bne.n	8008bbc <UART_DMAError+0x46>
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d005      	beq.n	8008bbc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008bb6:	68b8      	ldr	r0, [r7, #8]
 8008bb8:	f000 f871 	bl	8008c9e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	bf14      	ite	ne
 8008bca:	2301      	movne	r3, #1
 8008bcc:	2300      	moveq	r3, #0
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	2b22      	cmp	r3, #34	; 0x22
 8008bdc:	d108      	bne.n	8008bf0 <UART_DMAError+0x7a>
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d005      	beq.n	8008bf0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	2200      	movs	r2, #0
 8008be8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008bea:	68b8      	ldr	r0, [r7, #8]
 8008bec:	f000 f86c 	bl	8008cc8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bf4:	f043 0210 	orr.w	r2, r3, #16
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bfc:	68b8      	ldr	r0, [r7, #8]
 8008bfe:	f7ff ff6f 	bl	8008ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c02:	bf00      	nop
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	603b      	str	r3, [r7, #0]
 8008c16:	4613      	mov	r3, r2
 8008c18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c1a:	e02c      	b.n	8008c76 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c22:	d028      	beq.n	8008c76 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d007      	beq.n	8008c3a <UART_WaitOnFlagUntilTimeout+0x30>
 8008c2a:	f7fb ffb3 	bl	8004b94 <HAL_GetTick>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	1ad3      	subs	r3, r2, r3
 8008c34:	69ba      	ldr	r2, [r7, #24]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d21d      	bcs.n	8008c76 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68da      	ldr	r2, [r3, #12]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008c48:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	695a      	ldr	r2, [r3, #20]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f022 0201 	bic.w	r2, r2, #1
 8008c58:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2220      	movs	r2, #32
 8008c5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2220      	movs	r2, #32
 8008c66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e00f      	b.n	8008c96 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	4013      	ands	r3, r2
 8008c80:	68ba      	ldr	r2, [r7, #8]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	bf0c      	ite	eq
 8008c86:	2301      	moveq	r3, #1
 8008c88:	2300      	movne	r3, #0
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	79fb      	ldrb	r3, [r7, #7]
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d0c3      	beq.n	8008c1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b083      	sub	sp, #12
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68da      	ldr	r2, [r3, #12]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008cb4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2220      	movs	r2, #32
 8008cba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008cbe:	bf00      	nop
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bc80      	pop	{r7}
 8008cc6:	4770      	bx	lr

08008cc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68da      	ldr	r2, [r3, #12]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008cde:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	695a      	ldr	r2, [r3, #20]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f022 0201 	bic.w	r2, r2, #1
 8008cee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2220      	movs	r2, #32
 8008cf4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bc80      	pop	{r7}
 8008d00:	4770      	bx	lr

08008d02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b084      	sub	sp, #16
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2200      	movs	r2, #0
 8008d14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f7ff fedf 	bl	8008ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d22:	bf00      	nop
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b085      	sub	sp, #20
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	2b21      	cmp	r3, #33	; 0x21
 8008d3c:	d144      	bne.n	8008dc8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d46:	d11a      	bne.n	8008d7e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a1b      	ldr	r3, [r3, #32]
 8008d4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d5c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d105      	bne.n	8008d72 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	1c9a      	adds	r2, r3, #2
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	621a      	str	r2, [r3, #32]
 8008d70:	e00e      	b.n	8008d90 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6a1b      	ldr	r3, [r3, #32]
 8008d76:	1c5a      	adds	r2, r3, #1
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	621a      	str	r2, [r3, #32]
 8008d7c:	e008      	b.n	8008d90 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6a1b      	ldr	r3, [r3, #32]
 8008d82:	1c59      	adds	r1, r3, #1
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	6211      	str	r1, [r2, #32]
 8008d88:	781a      	ldrb	r2, [r3, #0]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	3b01      	subs	r3, #1
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d10f      	bne.n	8008dc4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68da      	ldr	r2, [r3, #12]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008db2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	68da      	ldr	r2, [r3, #12]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dc2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	e000      	b.n	8008dca <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008dc8:	2302      	movs	r3, #2
  }
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3714      	adds	r7, #20
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bc80      	pop	{r7}
 8008dd2:	4770      	bx	lr

08008dd4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68da      	ldr	r2, [r3, #12]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2220      	movs	r2, #32
 8008df0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f7ff fe61 	bl	8008abc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b22      	cmp	r3, #34	; 0x22
 8008e16:	d171      	bne.n	8008efc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e20:	d123      	bne.n	8008e6a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e26:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d10e      	bne.n	8008e4e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e3c:	b29a      	uxth	r2, r3
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e46:	1c9a      	adds	r2, r3, #2
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	629a      	str	r2, [r3, #40]	; 0x28
 8008e4c:	e029      	b.n	8008ea2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e62:	1c5a      	adds	r2, r3, #1
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	629a      	str	r2, [r3, #40]	; 0x28
 8008e68:	e01b      	b.n	8008ea2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	691b      	ldr	r3, [r3, #16]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10a      	bne.n	8008e88 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	6858      	ldr	r0, [r3, #4]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e7c:	1c59      	adds	r1, r3, #1
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	6291      	str	r1, [r2, #40]	; 0x28
 8008e82:	b2c2      	uxtb	r2, r0
 8008e84:	701a      	strb	r2, [r3, #0]
 8008e86:	e00c      	b.n	8008ea2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e94:	1c58      	adds	r0, r3, #1
 8008e96:	6879      	ldr	r1, [r7, #4]
 8008e98:	6288      	str	r0, [r1, #40]	; 0x28
 8008e9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008e9e:	b2d2      	uxtb	r2, r2
 8008ea0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	4619      	mov	r1, r3
 8008eb0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d120      	bne.n	8008ef8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68da      	ldr	r2, [r3, #12]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f022 0220 	bic.w	r2, r2, #32
 8008ec4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68da      	ldr	r2, [r3, #12]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ed4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	695a      	ldr	r2, [r3, #20]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f022 0201 	bic.w	r2, r2, #1
 8008ee4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f7f9 fb9a 	bl	8002628 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	e002      	b.n	8008efe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	e000      	b.n	8008efe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008efc:	2302      	movs	r3, #2
  }
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
	...

08008f08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b084      	sub	sp, #16
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	68da      	ldr	r2, [r3, #12]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	689a      	ldr	r2, [r3, #8]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	431a      	orrs	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	695b      	ldr	r3, [r3, #20]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f42:	f023 030c 	bic.w	r3, r3, #12
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	6812      	ldr	r2, [r2, #0]
 8008f4a:	68f9      	ldr	r1, [r7, #12]
 8008f4c:	430b      	orrs	r3, r1
 8008f4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	695b      	ldr	r3, [r3, #20]
 8008f56:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	699a      	ldr	r2, [r3, #24]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	430a      	orrs	r2, r1
 8008f64:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a52      	ldr	r2, [pc, #328]	; (80090b4 <UART_SetConfig+0x1ac>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d14e      	bne.n	800900e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008f70:	f7fe fbb8 	bl	80076e4 <HAL_RCC_GetPCLK2Freq>
 8008f74:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	4413      	add	r3, r2
 8008f7e:	009a      	lsls	r2, r3, #2
 8008f80:	441a      	add	r2, r3
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f8c:	4a4a      	ldr	r2, [pc, #296]	; (80090b8 <UART_SetConfig+0x1b0>)
 8008f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f92:	095b      	lsrs	r3, r3, #5
 8008f94:	0119      	lsls	r1, r3, #4
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	4613      	mov	r3, r2
 8008f9a:	009b      	lsls	r3, r3, #2
 8008f9c:	4413      	add	r3, r2
 8008f9e:	009a      	lsls	r2, r3, #2
 8008fa0:	441a      	add	r2, r3
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	009b      	lsls	r3, r3, #2
 8008fa8:	fbb2 f2f3 	udiv	r2, r2, r3
 8008fac:	4b42      	ldr	r3, [pc, #264]	; (80090b8 <UART_SetConfig+0x1b0>)
 8008fae:	fba3 0302 	umull	r0, r3, r3, r2
 8008fb2:	095b      	lsrs	r3, r3, #5
 8008fb4:	2064      	movs	r0, #100	; 0x64
 8008fb6:	fb00 f303 	mul.w	r3, r0, r3
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	011b      	lsls	r3, r3, #4
 8008fbe:	3332      	adds	r3, #50	; 0x32
 8008fc0:	4a3d      	ldr	r2, [pc, #244]	; (80090b8 <UART_SetConfig+0x1b0>)
 8008fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc6:	095b      	lsrs	r3, r3, #5
 8008fc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fcc:	4419      	add	r1, r3
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	4413      	add	r3, r2
 8008fd6:	009a      	lsls	r2, r3, #2
 8008fd8:	441a      	add	r2, r3
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	fbb2 f2f3 	udiv	r2, r2, r3
 8008fe4:	4b34      	ldr	r3, [pc, #208]	; (80090b8 <UART_SetConfig+0x1b0>)
 8008fe6:	fba3 0302 	umull	r0, r3, r3, r2
 8008fea:	095b      	lsrs	r3, r3, #5
 8008fec:	2064      	movs	r0, #100	; 0x64
 8008fee:	fb00 f303 	mul.w	r3, r0, r3
 8008ff2:	1ad3      	subs	r3, r2, r3
 8008ff4:	011b      	lsls	r3, r3, #4
 8008ff6:	3332      	adds	r3, #50	; 0x32
 8008ff8:	4a2f      	ldr	r2, [pc, #188]	; (80090b8 <UART_SetConfig+0x1b0>)
 8008ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8008ffe:	095b      	lsrs	r3, r3, #5
 8009000:	f003 020f 	and.w	r2, r3, #15
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	440a      	add	r2, r1
 800900a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800900c:	e04d      	b.n	80090aa <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800900e:	f7fe fb55 	bl	80076bc <HAL_RCC_GetPCLK1Freq>
 8009012:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	4613      	mov	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	4413      	add	r3, r2
 800901c:	009a      	lsls	r2, r3, #2
 800901e:	441a      	add	r2, r3
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	fbb2 f3f3 	udiv	r3, r2, r3
 800902a:	4a23      	ldr	r2, [pc, #140]	; (80090b8 <UART_SetConfig+0x1b0>)
 800902c:	fba2 2303 	umull	r2, r3, r2, r3
 8009030:	095b      	lsrs	r3, r3, #5
 8009032:	0119      	lsls	r1, r3, #4
 8009034:	68ba      	ldr	r2, [r7, #8]
 8009036:	4613      	mov	r3, r2
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	4413      	add	r3, r2
 800903c:	009a      	lsls	r2, r3, #2
 800903e:	441a      	add	r2, r3
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	fbb2 f2f3 	udiv	r2, r2, r3
 800904a:	4b1b      	ldr	r3, [pc, #108]	; (80090b8 <UART_SetConfig+0x1b0>)
 800904c:	fba3 0302 	umull	r0, r3, r3, r2
 8009050:	095b      	lsrs	r3, r3, #5
 8009052:	2064      	movs	r0, #100	; 0x64
 8009054:	fb00 f303 	mul.w	r3, r0, r3
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	011b      	lsls	r3, r3, #4
 800905c:	3332      	adds	r3, #50	; 0x32
 800905e:	4a16      	ldr	r2, [pc, #88]	; (80090b8 <UART_SetConfig+0x1b0>)
 8009060:	fba2 2303 	umull	r2, r3, r2, r3
 8009064:	095b      	lsrs	r3, r3, #5
 8009066:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800906a:	4419      	add	r1, r3
 800906c:	68ba      	ldr	r2, [r7, #8]
 800906e:	4613      	mov	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4413      	add	r3, r2
 8009074:	009a      	lsls	r2, r3, #2
 8009076:	441a      	add	r2, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009082:	4b0d      	ldr	r3, [pc, #52]	; (80090b8 <UART_SetConfig+0x1b0>)
 8009084:	fba3 0302 	umull	r0, r3, r3, r2
 8009088:	095b      	lsrs	r3, r3, #5
 800908a:	2064      	movs	r0, #100	; 0x64
 800908c:	fb00 f303 	mul.w	r3, r0, r3
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	011b      	lsls	r3, r3, #4
 8009094:	3332      	adds	r3, #50	; 0x32
 8009096:	4a08      	ldr	r2, [pc, #32]	; (80090b8 <UART_SetConfig+0x1b0>)
 8009098:	fba2 2303 	umull	r2, r3, r2, r3
 800909c:	095b      	lsrs	r3, r3, #5
 800909e:	f003 020f 	and.w	r2, r3, #15
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	440a      	add	r2, r1
 80090a8:	609a      	str	r2, [r3, #8]
}
 80090aa:	bf00      	nop
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	40013800 	.word	0x40013800
 80090b8:	51eb851f 	.word	0x51eb851f

080090bc <atof>:
 80090bc:	2100      	movs	r1, #0
 80090be:	f000 becb 	b.w	8009e58 <strtod>

080090c2 <atoi>:
 80090c2:	220a      	movs	r2, #10
 80090c4:	2100      	movs	r1, #0
 80090c6:	f000 bf55 	b.w	8009f74 <strtol>
	...

080090cc <gcvt>:
 80090cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090ce:	461c      	mov	r4, r3
 80090d0:	b085      	sub	sp, #20
 80090d2:	2300      	movs	r3, #0
 80090d4:	4615      	mov	r5, r2
 80090d6:	2200      	movs	r2, #0
 80090d8:	4606      	mov	r6, r0
 80090da:	460f      	mov	r7, r1
 80090dc:	f7f7 fc6e 	bl	80009bc <__aeabi_dcmplt>
 80090e0:	4623      	mov	r3, r4
 80090e2:	b118      	cbz	r0, 80090ec <gcvt+0x20>
 80090e4:	222d      	movs	r2, #45	; 0x2d
 80090e6:	3d01      	subs	r5, #1
 80090e8:	f803 2b01 	strb.w	r2, [r3], #1
 80090ec:	2267      	movs	r2, #103	; 0x67
 80090ee:	2100      	movs	r1, #0
 80090f0:	e9cd 5300 	strd	r5, r3, [sp]
 80090f4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80090f8:	4905      	ldr	r1, [pc, #20]	; (8009110 <gcvt+0x44>)
 80090fa:	4632      	mov	r2, r6
 80090fc:	463b      	mov	r3, r7
 80090fe:	6808      	ldr	r0, [r1, #0]
 8009100:	f000 ffc2 	bl	800a088 <_gcvt>
 8009104:	2800      	cmp	r0, #0
 8009106:	bf14      	ite	ne
 8009108:	4620      	movne	r0, r4
 800910a:	2000      	moveq	r0, #0
 800910c:	b005      	add	sp, #20
 800910e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009110:	2000004c 	.word	0x2000004c

08009114 <__errno>:
 8009114:	4b01      	ldr	r3, [pc, #4]	; (800911c <__errno+0x8>)
 8009116:	6818      	ldr	r0, [r3, #0]
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	2000004c 	.word	0x2000004c

08009120 <__libc_init_array>:
 8009120:	b570      	push	{r4, r5, r6, lr}
 8009122:	2500      	movs	r5, #0
 8009124:	4e0c      	ldr	r6, [pc, #48]	; (8009158 <__libc_init_array+0x38>)
 8009126:	4c0d      	ldr	r4, [pc, #52]	; (800915c <__libc_init_array+0x3c>)
 8009128:	1ba4      	subs	r4, r4, r6
 800912a:	10a4      	asrs	r4, r4, #2
 800912c:	42a5      	cmp	r5, r4
 800912e:	d109      	bne.n	8009144 <__libc_init_array+0x24>
 8009130:	f003 fa68 	bl	800c604 <_init>
 8009134:	2500      	movs	r5, #0
 8009136:	4e0a      	ldr	r6, [pc, #40]	; (8009160 <__libc_init_array+0x40>)
 8009138:	4c0a      	ldr	r4, [pc, #40]	; (8009164 <__libc_init_array+0x44>)
 800913a:	1ba4      	subs	r4, r4, r6
 800913c:	10a4      	asrs	r4, r4, #2
 800913e:	42a5      	cmp	r5, r4
 8009140:	d105      	bne.n	800914e <__libc_init_array+0x2e>
 8009142:	bd70      	pop	{r4, r5, r6, pc}
 8009144:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009148:	4798      	blx	r3
 800914a:	3501      	adds	r5, #1
 800914c:	e7ee      	b.n	800912c <__libc_init_array+0xc>
 800914e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009152:	4798      	blx	r3
 8009154:	3501      	adds	r5, #1
 8009156:	e7f2      	b.n	800913e <__libc_init_array+0x1e>
 8009158:	0800d2a8 	.word	0x0800d2a8
 800915c:	0800d2a8 	.word	0x0800d2a8
 8009160:	0800d2a8 	.word	0x0800d2a8
 8009164:	0800d2ac 	.word	0x0800d2ac

08009168 <memset>:
 8009168:	4603      	mov	r3, r0
 800916a:	4402      	add	r2, r0
 800916c:	4293      	cmp	r3, r2
 800916e:	d100      	bne.n	8009172 <memset+0xa>
 8009170:	4770      	bx	lr
 8009172:	f803 1b01 	strb.w	r1, [r3], #1
 8009176:	e7f9      	b.n	800916c <memset+0x4>

08009178 <siprintf>:
 8009178:	b40e      	push	{r1, r2, r3}
 800917a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800917e:	b500      	push	{lr}
 8009180:	b09c      	sub	sp, #112	; 0x70
 8009182:	ab1d      	add	r3, sp, #116	; 0x74
 8009184:	9002      	str	r0, [sp, #8]
 8009186:	9006      	str	r0, [sp, #24]
 8009188:	9107      	str	r1, [sp, #28]
 800918a:	9104      	str	r1, [sp, #16]
 800918c:	4808      	ldr	r0, [pc, #32]	; (80091b0 <siprintf+0x38>)
 800918e:	4909      	ldr	r1, [pc, #36]	; (80091b4 <siprintf+0x3c>)
 8009190:	f853 2b04 	ldr.w	r2, [r3], #4
 8009194:	9105      	str	r1, [sp, #20]
 8009196:	6800      	ldr	r0, [r0, #0]
 8009198:	a902      	add	r1, sp, #8
 800919a:	9301      	str	r3, [sp, #4]
 800919c:	f002 f88a 	bl	800b2b4 <_svfiprintf_r>
 80091a0:	2200      	movs	r2, #0
 80091a2:	9b02      	ldr	r3, [sp, #8]
 80091a4:	701a      	strb	r2, [r3, #0]
 80091a6:	b01c      	add	sp, #112	; 0x70
 80091a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80091ac:	b003      	add	sp, #12
 80091ae:	4770      	bx	lr
 80091b0:	2000004c 	.word	0x2000004c
 80091b4:	ffff0208 	.word	0xffff0208

080091b8 <strchr>:
 80091b8:	b2c9      	uxtb	r1, r1
 80091ba:	4603      	mov	r3, r0
 80091bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091c0:	b11a      	cbz	r2, 80091ca <strchr+0x12>
 80091c2:	428a      	cmp	r2, r1
 80091c4:	d1f9      	bne.n	80091ba <strchr+0x2>
 80091c6:	4618      	mov	r0, r3
 80091c8:	4770      	bx	lr
 80091ca:	2900      	cmp	r1, #0
 80091cc:	bf18      	it	ne
 80091ce:	2300      	movne	r3, #0
 80091d0:	e7f9      	b.n	80091c6 <strchr+0xe>

080091d2 <strcpy>:
 80091d2:	4603      	mov	r3, r0
 80091d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091d8:	f803 2b01 	strb.w	r2, [r3], #1
 80091dc:	2a00      	cmp	r2, #0
 80091de:	d1f9      	bne.n	80091d4 <strcpy+0x2>
 80091e0:	4770      	bx	lr

080091e2 <strstr>:
 80091e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091e4:	7803      	ldrb	r3, [r0, #0]
 80091e6:	b17b      	cbz	r3, 8009208 <strstr+0x26>
 80091e8:	4604      	mov	r4, r0
 80091ea:	7823      	ldrb	r3, [r4, #0]
 80091ec:	4620      	mov	r0, r4
 80091ee:	1c66      	adds	r6, r4, #1
 80091f0:	b17b      	cbz	r3, 8009212 <strstr+0x30>
 80091f2:	1e4a      	subs	r2, r1, #1
 80091f4:	1e63      	subs	r3, r4, #1
 80091f6:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80091fa:	b14d      	cbz	r5, 8009210 <strstr+0x2e>
 80091fc:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8009200:	4634      	mov	r4, r6
 8009202:	42af      	cmp	r7, r5
 8009204:	d0f7      	beq.n	80091f6 <strstr+0x14>
 8009206:	e7f0      	b.n	80091ea <strstr+0x8>
 8009208:	780b      	ldrb	r3, [r1, #0]
 800920a:	2b00      	cmp	r3, #0
 800920c:	bf18      	it	ne
 800920e:	2000      	movne	r0, #0
 8009210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009212:	4618      	mov	r0, r3
 8009214:	e7fc      	b.n	8009210 <strstr+0x2e>

08009216 <sulp>:
 8009216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800921a:	460f      	mov	r7, r1
 800921c:	4690      	mov	r8, r2
 800921e:	f001 fe15 	bl	800ae4c <__ulp>
 8009222:	4604      	mov	r4, r0
 8009224:	460d      	mov	r5, r1
 8009226:	f1b8 0f00 	cmp.w	r8, #0
 800922a:	d011      	beq.n	8009250 <sulp+0x3a>
 800922c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009230:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009234:	2b00      	cmp	r3, #0
 8009236:	dd0b      	ble.n	8009250 <sulp+0x3a>
 8009238:	2400      	movs	r4, #0
 800923a:	051b      	lsls	r3, r3, #20
 800923c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009240:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009244:	4622      	mov	r2, r4
 8009246:	462b      	mov	r3, r5
 8009248:	f7f7 f946 	bl	80004d8 <__aeabi_dmul>
 800924c:	4604      	mov	r4, r0
 800924e:	460d      	mov	r5, r1
 8009250:	4620      	mov	r0, r4
 8009252:	4629      	mov	r1, r5
 8009254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009258 <_strtod_l>:
 8009258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925c:	461f      	mov	r7, r3
 800925e:	2300      	movs	r3, #0
 8009260:	b0a1      	sub	sp, #132	; 0x84
 8009262:	4683      	mov	fp, r0
 8009264:	4638      	mov	r0, r7
 8009266:	460e      	mov	r6, r1
 8009268:	9217      	str	r2, [sp, #92]	; 0x5c
 800926a:	931c      	str	r3, [sp, #112]	; 0x70
 800926c:	f001 fb05 	bl	800a87a <__localeconv_l>
 8009270:	4680      	mov	r8, r0
 8009272:	6800      	ldr	r0, [r0, #0]
 8009274:	f7f6 ff6c 	bl	8000150 <strlen>
 8009278:	f04f 0900 	mov.w	r9, #0
 800927c:	4604      	mov	r4, r0
 800927e:	f04f 0a00 	mov.w	sl, #0
 8009282:	961b      	str	r6, [sp, #108]	; 0x6c
 8009284:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009286:	781a      	ldrb	r2, [r3, #0]
 8009288:	2a0d      	cmp	r2, #13
 800928a:	d832      	bhi.n	80092f2 <_strtod_l+0x9a>
 800928c:	2a09      	cmp	r2, #9
 800928e:	d236      	bcs.n	80092fe <_strtod_l+0xa6>
 8009290:	2a00      	cmp	r2, #0
 8009292:	d03e      	beq.n	8009312 <_strtod_l+0xba>
 8009294:	2300      	movs	r3, #0
 8009296:	930d      	str	r3, [sp, #52]	; 0x34
 8009298:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800929a:	782b      	ldrb	r3, [r5, #0]
 800929c:	2b30      	cmp	r3, #48	; 0x30
 800929e:	f040 80ac 	bne.w	80093fa <_strtod_l+0x1a2>
 80092a2:	786b      	ldrb	r3, [r5, #1]
 80092a4:	2b58      	cmp	r3, #88	; 0x58
 80092a6:	d001      	beq.n	80092ac <_strtod_l+0x54>
 80092a8:	2b78      	cmp	r3, #120	; 0x78
 80092aa:	d167      	bne.n	800937c <_strtod_l+0x124>
 80092ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092ae:	9702      	str	r7, [sp, #8]
 80092b0:	9301      	str	r3, [sp, #4]
 80092b2:	ab1c      	add	r3, sp, #112	; 0x70
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	4a89      	ldr	r2, [pc, #548]	; (80094dc <_strtod_l+0x284>)
 80092b8:	ab1d      	add	r3, sp, #116	; 0x74
 80092ba:	a91b      	add	r1, sp, #108	; 0x6c
 80092bc:	4658      	mov	r0, fp
 80092be:	f001 f801 	bl	800a2c4 <__gethex>
 80092c2:	f010 0407 	ands.w	r4, r0, #7
 80092c6:	4606      	mov	r6, r0
 80092c8:	d005      	beq.n	80092d6 <_strtod_l+0x7e>
 80092ca:	2c06      	cmp	r4, #6
 80092cc:	d12b      	bne.n	8009326 <_strtod_l+0xce>
 80092ce:	2300      	movs	r3, #0
 80092d0:	3501      	adds	r5, #1
 80092d2:	951b      	str	r5, [sp, #108]	; 0x6c
 80092d4:	930d      	str	r3, [sp, #52]	; 0x34
 80092d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f040 85a6 	bne.w	8009e2a <_strtod_l+0xbd2>
 80092de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092e0:	b1e3      	cbz	r3, 800931c <_strtod_l+0xc4>
 80092e2:	464a      	mov	r2, r9
 80092e4:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80092e8:	4610      	mov	r0, r2
 80092ea:	4619      	mov	r1, r3
 80092ec:	b021      	add	sp, #132	; 0x84
 80092ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092f2:	2a2b      	cmp	r2, #43	; 0x2b
 80092f4:	d015      	beq.n	8009322 <_strtod_l+0xca>
 80092f6:	2a2d      	cmp	r2, #45	; 0x2d
 80092f8:	d004      	beq.n	8009304 <_strtod_l+0xac>
 80092fa:	2a20      	cmp	r2, #32
 80092fc:	d1ca      	bne.n	8009294 <_strtod_l+0x3c>
 80092fe:	3301      	adds	r3, #1
 8009300:	931b      	str	r3, [sp, #108]	; 0x6c
 8009302:	e7bf      	b.n	8009284 <_strtod_l+0x2c>
 8009304:	2201      	movs	r2, #1
 8009306:	920d      	str	r2, [sp, #52]	; 0x34
 8009308:	1c5a      	adds	r2, r3, #1
 800930a:	921b      	str	r2, [sp, #108]	; 0x6c
 800930c:	785b      	ldrb	r3, [r3, #1]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1c2      	bne.n	8009298 <_strtod_l+0x40>
 8009312:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009314:	961b      	str	r6, [sp, #108]	; 0x6c
 8009316:	2b00      	cmp	r3, #0
 8009318:	f040 8585 	bne.w	8009e26 <_strtod_l+0xbce>
 800931c:	464a      	mov	r2, r9
 800931e:	4653      	mov	r3, sl
 8009320:	e7e2      	b.n	80092e8 <_strtod_l+0x90>
 8009322:	2200      	movs	r2, #0
 8009324:	e7ef      	b.n	8009306 <_strtod_l+0xae>
 8009326:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009328:	b13a      	cbz	r2, 800933a <_strtod_l+0xe2>
 800932a:	2135      	movs	r1, #53	; 0x35
 800932c:	a81e      	add	r0, sp, #120	; 0x78
 800932e:	f001 fe9d 	bl	800b06c <__copybits>
 8009332:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009334:	4658      	mov	r0, fp
 8009336:	f001 faf3 	bl	800a920 <_Bfree>
 800933a:	3c01      	subs	r4, #1
 800933c:	2c04      	cmp	r4, #4
 800933e:	d806      	bhi.n	800934e <_strtod_l+0xf6>
 8009340:	e8df f004 	tbb	[pc, r4]
 8009344:	1714030a 	.word	0x1714030a
 8009348:	0a          	.byte	0x0a
 8009349:	00          	.byte	0x00
 800934a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 800934e:	0731      	lsls	r1, r6, #28
 8009350:	d5c1      	bpl.n	80092d6 <_strtod_l+0x7e>
 8009352:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8009356:	e7be      	b.n	80092d6 <_strtod_l+0x7e>
 8009358:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800935a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 800935e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009362:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009366:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 800936a:	e7f0      	b.n	800934e <_strtod_l+0xf6>
 800936c:	f8df a170 	ldr.w	sl, [pc, #368]	; 80094e0 <_strtod_l+0x288>
 8009370:	e7ed      	b.n	800934e <_strtod_l+0xf6>
 8009372:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8009376:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800937a:	e7e8      	b.n	800934e <_strtod_l+0xf6>
 800937c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800937e:	1c5a      	adds	r2, r3, #1
 8009380:	921b      	str	r2, [sp, #108]	; 0x6c
 8009382:	785b      	ldrb	r3, [r3, #1]
 8009384:	2b30      	cmp	r3, #48	; 0x30
 8009386:	d0f9      	beq.n	800937c <_strtod_l+0x124>
 8009388:	2b00      	cmp	r3, #0
 800938a:	d0a4      	beq.n	80092d6 <_strtod_l+0x7e>
 800938c:	2301      	movs	r3, #1
 800938e:	2500      	movs	r5, #0
 8009390:	220a      	movs	r2, #10
 8009392:	9307      	str	r3, [sp, #28]
 8009394:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009396:	9506      	str	r5, [sp, #24]
 8009398:	9308      	str	r3, [sp, #32]
 800939a:	9504      	str	r5, [sp, #16]
 800939c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800939e:	7807      	ldrb	r7, [r0, #0]
 80093a0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80093a4:	b2d9      	uxtb	r1, r3
 80093a6:	2909      	cmp	r1, #9
 80093a8:	d929      	bls.n	80093fe <_strtod_l+0x1a6>
 80093aa:	4622      	mov	r2, r4
 80093ac:	f8d8 1000 	ldr.w	r1, [r8]
 80093b0:	f002 fa10 	bl	800b7d4 <strncmp>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	d031      	beq.n	800941c <_strtod_l+0x1c4>
 80093b8:	2000      	movs	r0, #0
 80093ba:	463b      	mov	r3, r7
 80093bc:	4602      	mov	r2, r0
 80093be:	9c04      	ldr	r4, [sp, #16]
 80093c0:	9005      	str	r0, [sp, #20]
 80093c2:	2b65      	cmp	r3, #101	; 0x65
 80093c4:	d001      	beq.n	80093ca <_strtod_l+0x172>
 80093c6:	2b45      	cmp	r3, #69	; 0x45
 80093c8:	d114      	bne.n	80093f4 <_strtod_l+0x19c>
 80093ca:	b924      	cbnz	r4, 80093d6 <_strtod_l+0x17e>
 80093cc:	b910      	cbnz	r0, 80093d4 <_strtod_l+0x17c>
 80093ce:	9b07      	ldr	r3, [sp, #28]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d09e      	beq.n	8009312 <_strtod_l+0xba>
 80093d4:	2400      	movs	r4, #0
 80093d6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80093d8:	1c73      	adds	r3, r6, #1
 80093da:	931b      	str	r3, [sp, #108]	; 0x6c
 80093dc:	7873      	ldrb	r3, [r6, #1]
 80093de:	2b2b      	cmp	r3, #43	; 0x2b
 80093e0:	d078      	beq.n	80094d4 <_strtod_l+0x27c>
 80093e2:	2b2d      	cmp	r3, #45	; 0x2d
 80093e4:	d070      	beq.n	80094c8 <_strtod_l+0x270>
 80093e6:	f04f 0c00 	mov.w	ip, #0
 80093ea:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80093ee:	2f09      	cmp	r7, #9
 80093f0:	d97c      	bls.n	80094ec <_strtod_l+0x294>
 80093f2:	961b      	str	r6, [sp, #108]	; 0x6c
 80093f4:	f04f 0e00 	mov.w	lr, #0
 80093f8:	e09a      	b.n	8009530 <_strtod_l+0x2d8>
 80093fa:	2300      	movs	r3, #0
 80093fc:	e7c7      	b.n	800938e <_strtod_l+0x136>
 80093fe:	9904      	ldr	r1, [sp, #16]
 8009400:	3001      	adds	r0, #1
 8009402:	2908      	cmp	r1, #8
 8009404:	bfd7      	itett	le
 8009406:	9906      	ldrle	r1, [sp, #24]
 8009408:	fb02 3505 	mlagt	r5, r2, r5, r3
 800940c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009410:	9306      	strle	r3, [sp, #24]
 8009412:	9b04      	ldr	r3, [sp, #16]
 8009414:	901b      	str	r0, [sp, #108]	; 0x6c
 8009416:	3301      	adds	r3, #1
 8009418:	9304      	str	r3, [sp, #16]
 800941a:	e7bf      	b.n	800939c <_strtod_l+0x144>
 800941c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800941e:	191a      	adds	r2, r3, r4
 8009420:	921b      	str	r2, [sp, #108]	; 0x6c
 8009422:	9a04      	ldr	r2, [sp, #16]
 8009424:	5d1b      	ldrb	r3, [r3, r4]
 8009426:	2a00      	cmp	r2, #0
 8009428:	d037      	beq.n	800949a <_strtod_l+0x242>
 800942a:	4602      	mov	r2, r0
 800942c:	9c04      	ldr	r4, [sp, #16]
 800942e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009432:	2909      	cmp	r1, #9
 8009434:	d913      	bls.n	800945e <_strtod_l+0x206>
 8009436:	2101      	movs	r1, #1
 8009438:	9105      	str	r1, [sp, #20]
 800943a:	e7c2      	b.n	80093c2 <_strtod_l+0x16a>
 800943c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800943e:	3001      	adds	r0, #1
 8009440:	1c5a      	adds	r2, r3, #1
 8009442:	921b      	str	r2, [sp, #108]	; 0x6c
 8009444:	785b      	ldrb	r3, [r3, #1]
 8009446:	2b30      	cmp	r3, #48	; 0x30
 8009448:	d0f8      	beq.n	800943c <_strtod_l+0x1e4>
 800944a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800944e:	2a08      	cmp	r2, #8
 8009450:	f200 84f0 	bhi.w	8009e34 <_strtod_l+0xbdc>
 8009454:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009456:	9208      	str	r2, [sp, #32]
 8009458:	4602      	mov	r2, r0
 800945a:	2000      	movs	r0, #0
 800945c:	4604      	mov	r4, r0
 800945e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8009462:	f100 0101 	add.w	r1, r0, #1
 8009466:	d012      	beq.n	800948e <_strtod_l+0x236>
 8009468:	440a      	add	r2, r1
 800946a:	270a      	movs	r7, #10
 800946c:	4621      	mov	r1, r4
 800946e:	eb00 0c04 	add.w	ip, r0, r4
 8009472:	458c      	cmp	ip, r1
 8009474:	d113      	bne.n	800949e <_strtod_l+0x246>
 8009476:	1821      	adds	r1, r4, r0
 8009478:	2908      	cmp	r1, #8
 800947a:	f104 0401 	add.w	r4, r4, #1
 800947e:	4404      	add	r4, r0
 8009480:	dc19      	bgt.n	80094b6 <_strtod_l+0x25e>
 8009482:	210a      	movs	r1, #10
 8009484:	9b06      	ldr	r3, [sp, #24]
 8009486:	fb01 e303 	mla	r3, r1, r3, lr
 800948a:	9306      	str	r3, [sp, #24]
 800948c:	2100      	movs	r1, #0
 800948e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009490:	1c58      	adds	r0, r3, #1
 8009492:	901b      	str	r0, [sp, #108]	; 0x6c
 8009494:	785b      	ldrb	r3, [r3, #1]
 8009496:	4608      	mov	r0, r1
 8009498:	e7c9      	b.n	800942e <_strtod_l+0x1d6>
 800949a:	9804      	ldr	r0, [sp, #16]
 800949c:	e7d3      	b.n	8009446 <_strtod_l+0x1ee>
 800949e:	2908      	cmp	r1, #8
 80094a0:	f101 0101 	add.w	r1, r1, #1
 80094a4:	dc03      	bgt.n	80094ae <_strtod_l+0x256>
 80094a6:	9b06      	ldr	r3, [sp, #24]
 80094a8:	437b      	muls	r3, r7
 80094aa:	9306      	str	r3, [sp, #24]
 80094ac:	e7e1      	b.n	8009472 <_strtod_l+0x21a>
 80094ae:	2910      	cmp	r1, #16
 80094b0:	bfd8      	it	le
 80094b2:	437d      	mulle	r5, r7
 80094b4:	e7dd      	b.n	8009472 <_strtod_l+0x21a>
 80094b6:	2c10      	cmp	r4, #16
 80094b8:	bfdc      	itt	le
 80094ba:	210a      	movle	r1, #10
 80094bc:	fb01 e505 	mlale	r5, r1, r5, lr
 80094c0:	e7e4      	b.n	800948c <_strtod_l+0x234>
 80094c2:	2301      	movs	r3, #1
 80094c4:	9305      	str	r3, [sp, #20]
 80094c6:	e781      	b.n	80093cc <_strtod_l+0x174>
 80094c8:	f04f 0c01 	mov.w	ip, #1
 80094cc:	1cb3      	adds	r3, r6, #2
 80094ce:	931b      	str	r3, [sp, #108]	; 0x6c
 80094d0:	78b3      	ldrb	r3, [r6, #2]
 80094d2:	e78a      	b.n	80093ea <_strtod_l+0x192>
 80094d4:	f04f 0c00 	mov.w	ip, #0
 80094d8:	e7f8      	b.n	80094cc <_strtod_l+0x274>
 80094da:	bf00      	nop
 80094dc:	0800d004 	.word	0x0800d004
 80094e0:	7ff00000 	.word	0x7ff00000
 80094e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094e6:	1c5f      	adds	r7, r3, #1
 80094e8:	971b      	str	r7, [sp, #108]	; 0x6c
 80094ea:	785b      	ldrb	r3, [r3, #1]
 80094ec:	2b30      	cmp	r3, #48	; 0x30
 80094ee:	d0f9      	beq.n	80094e4 <_strtod_l+0x28c>
 80094f0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80094f4:	2f08      	cmp	r7, #8
 80094f6:	f63f af7d 	bhi.w	80093f4 <_strtod_l+0x19c>
 80094fa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80094fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009500:	9309      	str	r3, [sp, #36]	; 0x24
 8009502:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009504:	1c5f      	adds	r7, r3, #1
 8009506:	971b      	str	r7, [sp, #108]	; 0x6c
 8009508:	785b      	ldrb	r3, [r3, #1]
 800950a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800950e:	f1b8 0f09 	cmp.w	r8, #9
 8009512:	d937      	bls.n	8009584 <_strtod_l+0x32c>
 8009514:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009516:	1a7f      	subs	r7, r7, r1
 8009518:	2f08      	cmp	r7, #8
 800951a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800951e:	dc37      	bgt.n	8009590 <_strtod_l+0x338>
 8009520:	45be      	cmp	lr, r7
 8009522:	bfa8      	it	ge
 8009524:	46be      	movge	lr, r7
 8009526:	f1bc 0f00 	cmp.w	ip, #0
 800952a:	d001      	beq.n	8009530 <_strtod_l+0x2d8>
 800952c:	f1ce 0e00 	rsb	lr, lr, #0
 8009530:	2c00      	cmp	r4, #0
 8009532:	d151      	bne.n	80095d8 <_strtod_l+0x380>
 8009534:	2800      	cmp	r0, #0
 8009536:	f47f aece 	bne.w	80092d6 <_strtod_l+0x7e>
 800953a:	9a07      	ldr	r2, [sp, #28]
 800953c:	2a00      	cmp	r2, #0
 800953e:	f47f aeca 	bne.w	80092d6 <_strtod_l+0x7e>
 8009542:	9a05      	ldr	r2, [sp, #20]
 8009544:	2a00      	cmp	r2, #0
 8009546:	f47f aee4 	bne.w	8009312 <_strtod_l+0xba>
 800954a:	2b4e      	cmp	r3, #78	; 0x4e
 800954c:	d027      	beq.n	800959e <_strtod_l+0x346>
 800954e:	dc21      	bgt.n	8009594 <_strtod_l+0x33c>
 8009550:	2b49      	cmp	r3, #73	; 0x49
 8009552:	f47f aede 	bne.w	8009312 <_strtod_l+0xba>
 8009556:	49a4      	ldr	r1, [pc, #656]	; (80097e8 <_strtod_l+0x590>)
 8009558:	a81b      	add	r0, sp, #108	; 0x6c
 800955a:	f001 f8e7 	bl	800a72c <__match>
 800955e:	2800      	cmp	r0, #0
 8009560:	f43f aed7 	beq.w	8009312 <_strtod_l+0xba>
 8009564:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009566:	49a1      	ldr	r1, [pc, #644]	; (80097ec <_strtod_l+0x594>)
 8009568:	3b01      	subs	r3, #1
 800956a:	a81b      	add	r0, sp, #108	; 0x6c
 800956c:	931b      	str	r3, [sp, #108]	; 0x6c
 800956e:	f001 f8dd 	bl	800a72c <__match>
 8009572:	b910      	cbnz	r0, 800957a <_strtod_l+0x322>
 8009574:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009576:	3301      	adds	r3, #1
 8009578:	931b      	str	r3, [sp, #108]	; 0x6c
 800957a:	f8df a284 	ldr.w	sl, [pc, #644]	; 8009800 <_strtod_l+0x5a8>
 800957e:	f04f 0900 	mov.w	r9, #0
 8009582:	e6a8      	b.n	80092d6 <_strtod_l+0x7e>
 8009584:	210a      	movs	r1, #10
 8009586:	fb01 3e0e 	mla	lr, r1, lr, r3
 800958a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800958e:	e7b8      	b.n	8009502 <_strtod_l+0x2aa>
 8009590:	46be      	mov	lr, r7
 8009592:	e7c8      	b.n	8009526 <_strtod_l+0x2ce>
 8009594:	2b69      	cmp	r3, #105	; 0x69
 8009596:	d0de      	beq.n	8009556 <_strtod_l+0x2fe>
 8009598:	2b6e      	cmp	r3, #110	; 0x6e
 800959a:	f47f aeba 	bne.w	8009312 <_strtod_l+0xba>
 800959e:	4994      	ldr	r1, [pc, #592]	; (80097f0 <_strtod_l+0x598>)
 80095a0:	a81b      	add	r0, sp, #108	; 0x6c
 80095a2:	f001 f8c3 	bl	800a72c <__match>
 80095a6:	2800      	cmp	r0, #0
 80095a8:	f43f aeb3 	beq.w	8009312 <_strtod_l+0xba>
 80095ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	2b28      	cmp	r3, #40	; 0x28
 80095b2:	d10e      	bne.n	80095d2 <_strtod_l+0x37a>
 80095b4:	aa1e      	add	r2, sp, #120	; 0x78
 80095b6:	498f      	ldr	r1, [pc, #572]	; (80097f4 <_strtod_l+0x59c>)
 80095b8:	a81b      	add	r0, sp, #108	; 0x6c
 80095ba:	f001 f8cb 	bl	800a754 <__hexnan>
 80095be:	2805      	cmp	r0, #5
 80095c0:	d107      	bne.n	80095d2 <_strtod_l+0x37a>
 80095c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80095c4:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 80095c8:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 80095cc:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 80095d0:	e681      	b.n	80092d6 <_strtod_l+0x7e>
 80095d2:	f8df a234 	ldr.w	sl, [pc, #564]	; 8009808 <_strtod_l+0x5b0>
 80095d6:	e7d2      	b.n	800957e <_strtod_l+0x326>
 80095d8:	ebae 0302 	sub.w	r3, lr, r2
 80095dc:	9307      	str	r3, [sp, #28]
 80095de:	9b04      	ldr	r3, [sp, #16]
 80095e0:	9806      	ldr	r0, [sp, #24]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	bf08      	it	eq
 80095e6:	4623      	moveq	r3, r4
 80095e8:	2c10      	cmp	r4, #16
 80095ea:	9304      	str	r3, [sp, #16]
 80095ec:	46a0      	mov	r8, r4
 80095ee:	bfa8      	it	ge
 80095f0:	f04f 0810 	movge.w	r8, #16
 80095f4:	f7f6 fef6 	bl	80003e4 <__aeabi_ui2d>
 80095f8:	2c09      	cmp	r4, #9
 80095fa:	4681      	mov	r9, r0
 80095fc:	468a      	mov	sl, r1
 80095fe:	dc13      	bgt.n	8009628 <_strtod_l+0x3d0>
 8009600:	9b07      	ldr	r3, [sp, #28]
 8009602:	2b00      	cmp	r3, #0
 8009604:	f43f ae67 	beq.w	80092d6 <_strtod_l+0x7e>
 8009608:	9b07      	ldr	r3, [sp, #28]
 800960a:	dd7e      	ble.n	800970a <_strtod_l+0x4b2>
 800960c:	2b16      	cmp	r3, #22
 800960e:	dc65      	bgt.n	80096dc <_strtod_l+0x484>
 8009610:	4a79      	ldr	r2, [pc, #484]	; (80097f8 <_strtod_l+0x5a0>)
 8009612:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8009616:	464a      	mov	r2, r9
 8009618:	e9de 0100 	ldrd	r0, r1, [lr]
 800961c:	4653      	mov	r3, sl
 800961e:	f7f6 ff5b 	bl	80004d8 <__aeabi_dmul>
 8009622:	4681      	mov	r9, r0
 8009624:	468a      	mov	sl, r1
 8009626:	e656      	b.n	80092d6 <_strtod_l+0x7e>
 8009628:	4b73      	ldr	r3, [pc, #460]	; (80097f8 <_strtod_l+0x5a0>)
 800962a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800962e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009632:	f7f6 ff51 	bl	80004d8 <__aeabi_dmul>
 8009636:	4606      	mov	r6, r0
 8009638:	4628      	mov	r0, r5
 800963a:	460f      	mov	r7, r1
 800963c:	f7f6 fed2 	bl	80003e4 <__aeabi_ui2d>
 8009640:	4602      	mov	r2, r0
 8009642:	460b      	mov	r3, r1
 8009644:	4630      	mov	r0, r6
 8009646:	4639      	mov	r1, r7
 8009648:	f7f6 fd90 	bl	800016c <__adddf3>
 800964c:	2c0f      	cmp	r4, #15
 800964e:	4681      	mov	r9, r0
 8009650:	468a      	mov	sl, r1
 8009652:	ddd5      	ble.n	8009600 <_strtod_l+0x3a8>
 8009654:	9b07      	ldr	r3, [sp, #28]
 8009656:	eba4 0808 	sub.w	r8, r4, r8
 800965a:	4498      	add	r8, r3
 800965c:	f1b8 0f00 	cmp.w	r8, #0
 8009660:	f340 809a 	ble.w	8009798 <_strtod_l+0x540>
 8009664:	f018 030f 	ands.w	r3, r8, #15
 8009668:	d00a      	beq.n	8009680 <_strtod_l+0x428>
 800966a:	4963      	ldr	r1, [pc, #396]	; (80097f8 <_strtod_l+0x5a0>)
 800966c:	464a      	mov	r2, r9
 800966e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009672:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009676:	4653      	mov	r3, sl
 8009678:	f7f6 ff2e 	bl	80004d8 <__aeabi_dmul>
 800967c:	4681      	mov	r9, r0
 800967e:	468a      	mov	sl, r1
 8009680:	f038 080f 	bics.w	r8, r8, #15
 8009684:	d077      	beq.n	8009776 <_strtod_l+0x51e>
 8009686:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800968a:	dd4b      	ble.n	8009724 <_strtod_l+0x4cc>
 800968c:	f04f 0800 	mov.w	r8, #0
 8009690:	f8cd 8010 	str.w	r8, [sp, #16]
 8009694:	f8cd 8020 	str.w	r8, [sp, #32]
 8009698:	f8cd 8018 	str.w	r8, [sp, #24]
 800969c:	2322      	movs	r3, #34	; 0x22
 800969e:	f04f 0900 	mov.w	r9, #0
 80096a2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8009800 <_strtod_l+0x5a8>
 80096a6:	f8cb 3000 	str.w	r3, [fp]
 80096aa:	9b08      	ldr	r3, [sp, #32]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	f43f ae12 	beq.w	80092d6 <_strtod_l+0x7e>
 80096b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80096b4:	4658      	mov	r0, fp
 80096b6:	f001 f933 	bl	800a920 <_Bfree>
 80096ba:	9906      	ldr	r1, [sp, #24]
 80096bc:	4658      	mov	r0, fp
 80096be:	f001 f92f 	bl	800a920 <_Bfree>
 80096c2:	9904      	ldr	r1, [sp, #16]
 80096c4:	4658      	mov	r0, fp
 80096c6:	f001 f92b 	bl	800a920 <_Bfree>
 80096ca:	9908      	ldr	r1, [sp, #32]
 80096cc:	4658      	mov	r0, fp
 80096ce:	f001 f927 	bl	800a920 <_Bfree>
 80096d2:	4641      	mov	r1, r8
 80096d4:	4658      	mov	r0, fp
 80096d6:	f001 f923 	bl	800a920 <_Bfree>
 80096da:	e5fc      	b.n	80092d6 <_strtod_l+0x7e>
 80096dc:	9a07      	ldr	r2, [sp, #28]
 80096de:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80096e2:	4293      	cmp	r3, r2
 80096e4:	dbb6      	blt.n	8009654 <_strtod_l+0x3fc>
 80096e6:	4d44      	ldr	r5, [pc, #272]	; (80097f8 <_strtod_l+0x5a0>)
 80096e8:	f1c4 040f 	rsb	r4, r4, #15
 80096ec:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80096f0:	464a      	mov	r2, r9
 80096f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096f6:	4653      	mov	r3, sl
 80096f8:	f7f6 feee 	bl	80004d8 <__aeabi_dmul>
 80096fc:	9b07      	ldr	r3, [sp, #28]
 80096fe:	1b1c      	subs	r4, r3, r4
 8009700:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8009704:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009708:	e789      	b.n	800961e <_strtod_l+0x3c6>
 800970a:	f113 0f16 	cmn.w	r3, #22
 800970e:	dba1      	blt.n	8009654 <_strtod_l+0x3fc>
 8009710:	4a39      	ldr	r2, [pc, #228]	; (80097f8 <_strtod_l+0x5a0>)
 8009712:	4648      	mov	r0, r9
 8009714:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8009718:	e9d2 2300 	ldrd	r2, r3, [r2]
 800971c:	4651      	mov	r1, sl
 800971e:	f7f7 f805 	bl	800072c <__aeabi_ddiv>
 8009722:	e77e      	b.n	8009622 <_strtod_l+0x3ca>
 8009724:	2300      	movs	r3, #0
 8009726:	4648      	mov	r0, r9
 8009728:	4651      	mov	r1, sl
 800972a:	461d      	mov	r5, r3
 800972c:	4e33      	ldr	r6, [pc, #204]	; (80097fc <_strtod_l+0x5a4>)
 800972e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009732:	f1b8 0f01 	cmp.w	r8, #1
 8009736:	dc21      	bgt.n	800977c <_strtod_l+0x524>
 8009738:	b10b      	cbz	r3, 800973e <_strtod_l+0x4e6>
 800973a:	4681      	mov	r9, r0
 800973c:	468a      	mov	sl, r1
 800973e:	4b2f      	ldr	r3, [pc, #188]	; (80097fc <_strtod_l+0x5a4>)
 8009740:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8009744:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009748:	464a      	mov	r2, r9
 800974a:	e9d5 0100 	ldrd	r0, r1, [r5]
 800974e:	4653      	mov	r3, sl
 8009750:	f7f6 fec2 	bl	80004d8 <__aeabi_dmul>
 8009754:	4b2a      	ldr	r3, [pc, #168]	; (8009800 <_strtod_l+0x5a8>)
 8009756:	460a      	mov	r2, r1
 8009758:	400b      	ands	r3, r1
 800975a:	492a      	ldr	r1, [pc, #168]	; (8009804 <_strtod_l+0x5ac>)
 800975c:	4681      	mov	r9, r0
 800975e:	428b      	cmp	r3, r1
 8009760:	d894      	bhi.n	800968c <_strtod_l+0x434>
 8009762:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009766:	428b      	cmp	r3, r1
 8009768:	bf86      	itte	hi
 800976a:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 800976e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800980c <_strtod_l+0x5b4>
 8009772:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8009776:	2300      	movs	r3, #0
 8009778:	9305      	str	r3, [sp, #20]
 800977a:	e07b      	b.n	8009874 <_strtod_l+0x61c>
 800977c:	f018 0f01 	tst.w	r8, #1
 8009780:	d006      	beq.n	8009790 <_strtod_l+0x538>
 8009782:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8009786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978a:	f7f6 fea5 	bl	80004d8 <__aeabi_dmul>
 800978e:	2301      	movs	r3, #1
 8009790:	3501      	adds	r5, #1
 8009792:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009796:	e7cc      	b.n	8009732 <_strtod_l+0x4da>
 8009798:	d0ed      	beq.n	8009776 <_strtod_l+0x51e>
 800979a:	f1c8 0800 	rsb	r8, r8, #0
 800979e:	f018 020f 	ands.w	r2, r8, #15
 80097a2:	d00a      	beq.n	80097ba <_strtod_l+0x562>
 80097a4:	4b14      	ldr	r3, [pc, #80]	; (80097f8 <_strtod_l+0x5a0>)
 80097a6:	4648      	mov	r0, r9
 80097a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097ac:	4651      	mov	r1, sl
 80097ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b2:	f7f6 ffbb 	bl	800072c <__aeabi_ddiv>
 80097b6:	4681      	mov	r9, r0
 80097b8:	468a      	mov	sl, r1
 80097ba:	ea5f 1828 	movs.w	r8, r8, asr #4
 80097be:	d0da      	beq.n	8009776 <_strtod_l+0x51e>
 80097c0:	f1b8 0f1f 	cmp.w	r8, #31
 80097c4:	dd24      	ble.n	8009810 <_strtod_l+0x5b8>
 80097c6:	f04f 0800 	mov.w	r8, #0
 80097ca:	f8cd 8010 	str.w	r8, [sp, #16]
 80097ce:	f8cd 8020 	str.w	r8, [sp, #32]
 80097d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80097d6:	2322      	movs	r3, #34	; 0x22
 80097d8:	f04f 0900 	mov.w	r9, #0
 80097dc:	f04f 0a00 	mov.w	sl, #0
 80097e0:	f8cb 3000 	str.w	r3, [fp]
 80097e4:	e761      	b.n	80096aa <_strtod_l+0x452>
 80097e6:	bf00      	nop
 80097e8:	0800cffc 	.word	0x0800cffc
 80097ec:	0800d29b 	.word	0x0800d29b
 80097f0:	0800cfff 	.word	0x0800cfff
 80097f4:	0800d018 	.word	0x0800d018
 80097f8:	0800d090 	.word	0x0800d090
 80097fc:	0800d068 	.word	0x0800d068
 8009800:	7ff00000 	.word	0x7ff00000
 8009804:	7ca00000 	.word	0x7ca00000
 8009808:	fff80000 	.word	0xfff80000
 800980c:	7fefffff 	.word	0x7fefffff
 8009810:	f018 0310 	ands.w	r3, r8, #16
 8009814:	bf18      	it	ne
 8009816:	236a      	movne	r3, #106	; 0x6a
 8009818:	4648      	mov	r0, r9
 800981a:	9305      	str	r3, [sp, #20]
 800981c:	4651      	mov	r1, sl
 800981e:	2300      	movs	r3, #0
 8009820:	4da1      	ldr	r5, [pc, #644]	; (8009aa8 <_strtod_l+0x850>)
 8009822:	f1b8 0f00 	cmp.w	r8, #0
 8009826:	f300 8113 	bgt.w	8009a50 <_strtod_l+0x7f8>
 800982a:	b10b      	cbz	r3, 8009830 <_strtod_l+0x5d8>
 800982c:	4681      	mov	r9, r0
 800982e:	468a      	mov	sl, r1
 8009830:	9b05      	ldr	r3, [sp, #20]
 8009832:	b1bb      	cbz	r3, 8009864 <_strtod_l+0x60c>
 8009834:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8009838:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800983c:	2b00      	cmp	r3, #0
 800983e:	4651      	mov	r1, sl
 8009840:	dd10      	ble.n	8009864 <_strtod_l+0x60c>
 8009842:	2b1f      	cmp	r3, #31
 8009844:	f340 8110 	ble.w	8009a68 <_strtod_l+0x810>
 8009848:	2b34      	cmp	r3, #52	; 0x34
 800984a:	bfd8      	it	le
 800984c:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8009850:	f04f 0900 	mov.w	r9, #0
 8009854:	bfcf      	iteee	gt
 8009856:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800985a:	3b20      	suble	r3, #32
 800985c:	fa02 f303 	lslle.w	r3, r2, r3
 8009860:	ea03 0a01 	andle.w	sl, r3, r1
 8009864:	2200      	movs	r2, #0
 8009866:	2300      	movs	r3, #0
 8009868:	4648      	mov	r0, r9
 800986a:	4651      	mov	r1, sl
 800986c:	f7f7 f89c 	bl	80009a8 <__aeabi_dcmpeq>
 8009870:	2800      	cmp	r0, #0
 8009872:	d1a8      	bne.n	80097c6 <_strtod_l+0x56e>
 8009874:	9b06      	ldr	r3, [sp, #24]
 8009876:	9a04      	ldr	r2, [sp, #16]
 8009878:	9300      	str	r3, [sp, #0]
 800987a:	9908      	ldr	r1, [sp, #32]
 800987c:	4623      	mov	r3, r4
 800987e:	4658      	mov	r0, fp
 8009880:	f001 f8a0 	bl	800a9c4 <__s2b>
 8009884:	9008      	str	r0, [sp, #32]
 8009886:	2800      	cmp	r0, #0
 8009888:	f43f af00 	beq.w	800968c <_strtod_l+0x434>
 800988c:	9a07      	ldr	r2, [sp, #28]
 800988e:	9b07      	ldr	r3, [sp, #28]
 8009890:	2a00      	cmp	r2, #0
 8009892:	f1c3 0300 	rsb	r3, r3, #0
 8009896:	bfa8      	it	ge
 8009898:	2300      	movge	r3, #0
 800989a:	f04f 0800 	mov.w	r8, #0
 800989e:	930e      	str	r3, [sp, #56]	; 0x38
 80098a0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80098a4:	9316      	str	r3, [sp, #88]	; 0x58
 80098a6:	f8cd 8010 	str.w	r8, [sp, #16]
 80098aa:	9b08      	ldr	r3, [sp, #32]
 80098ac:	4658      	mov	r0, fp
 80098ae:	6859      	ldr	r1, [r3, #4]
 80098b0:	f001 f802 	bl	800a8b8 <_Balloc>
 80098b4:	9006      	str	r0, [sp, #24]
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f43f aef0 	beq.w	800969c <_strtod_l+0x444>
 80098bc:	9b08      	ldr	r3, [sp, #32]
 80098be:	300c      	adds	r0, #12
 80098c0:	691a      	ldr	r2, [r3, #16]
 80098c2:	f103 010c 	add.w	r1, r3, #12
 80098c6:	3202      	adds	r2, #2
 80098c8:	0092      	lsls	r2, r2, #2
 80098ca:	f000 ffea 	bl	800a8a2 <memcpy>
 80098ce:	ab1e      	add	r3, sp, #120	; 0x78
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	ab1d      	add	r3, sp, #116	; 0x74
 80098d4:	9300      	str	r3, [sp, #0]
 80098d6:	464a      	mov	r2, r9
 80098d8:	4653      	mov	r3, sl
 80098da:	4658      	mov	r0, fp
 80098dc:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 80098e0:	f001 fb2a 	bl	800af38 <__d2b>
 80098e4:	901c      	str	r0, [sp, #112]	; 0x70
 80098e6:	2800      	cmp	r0, #0
 80098e8:	f43f aed8 	beq.w	800969c <_strtod_l+0x444>
 80098ec:	2101      	movs	r1, #1
 80098ee:	4658      	mov	r0, fp
 80098f0:	f001 f8f4 	bl	800aadc <__i2b>
 80098f4:	9004      	str	r0, [sp, #16]
 80098f6:	4603      	mov	r3, r0
 80098f8:	2800      	cmp	r0, #0
 80098fa:	f43f aecf 	beq.w	800969c <_strtod_l+0x444>
 80098fe:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8009900:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009902:	2d00      	cmp	r5, #0
 8009904:	bfab      	itete	ge
 8009906:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009908:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800990a:	18ee      	addge	r6, r5, r3
 800990c:	1b5c      	sublt	r4, r3, r5
 800990e:	9b05      	ldr	r3, [sp, #20]
 8009910:	bfa8      	it	ge
 8009912:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8009914:	eba5 0503 	sub.w	r5, r5, r3
 8009918:	4415      	add	r5, r2
 800991a:	4b64      	ldr	r3, [pc, #400]	; (8009aac <_strtod_l+0x854>)
 800991c:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8009920:	bfb8      	it	lt
 8009922:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8009924:	429d      	cmp	r5, r3
 8009926:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800992a:	f280 80af 	bge.w	8009a8c <_strtod_l+0x834>
 800992e:	1b5b      	subs	r3, r3, r5
 8009930:	2b1f      	cmp	r3, #31
 8009932:	eba2 0203 	sub.w	r2, r2, r3
 8009936:	f04f 0701 	mov.w	r7, #1
 800993a:	f300 809c 	bgt.w	8009a76 <_strtod_l+0x81e>
 800993e:	2500      	movs	r5, #0
 8009940:	fa07 f303 	lsl.w	r3, r7, r3
 8009944:	930f      	str	r3, [sp, #60]	; 0x3c
 8009946:	18b7      	adds	r7, r6, r2
 8009948:	9b05      	ldr	r3, [sp, #20]
 800994a:	42be      	cmp	r6, r7
 800994c:	4414      	add	r4, r2
 800994e:	441c      	add	r4, r3
 8009950:	4633      	mov	r3, r6
 8009952:	bfa8      	it	ge
 8009954:	463b      	movge	r3, r7
 8009956:	42a3      	cmp	r3, r4
 8009958:	bfa8      	it	ge
 800995a:	4623      	movge	r3, r4
 800995c:	2b00      	cmp	r3, #0
 800995e:	bfc2      	ittt	gt
 8009960:	1aff      	subgt	r7, r7, r3
 8009962:	1ae4      	subgt	r4, r4, r3
 8009964:	1af6      	subgt	r6, r6, r3
 8009966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009968:	b1bb      	cbz	r3, 800999a <_strtod_l+0x742>
 800996a:	461a      	mov	r2, r3
 800996c:	9904      	ldr	r1, [sp, #16]
 800996e:	4658      	mov	r0, fp
 8009970:	f001 f952 	bl	800ac18 <__pow5mult>
 8009974:	9004      	str	r0, [sp, #16]
 8009976:	2800      	cmp	r0, #0
 8009978:	f43f ae90 	beq.w	800969c <_strtod_l+0x444>
 800997c:	4601      	mov	r1, r0
 800997e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009980:	4658      	mov	r0, fp
 8009982:	f001 f8b4 	bl	800aaee <__multiply>
 8009986:	9009      	str	r0, [sp, #36]	; 0x24
 8009988:	2800      	cmp	r0, #0
 800998a:	f43f ae87 	beq.w	800969c <_strtod_l+0x444>
 800998e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009990:	4658      	mov	r0, fp
 8009992:	f000 ffc5 	bl	800a920 <_Bfree>
 8009996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009998:	931c      	str	r3, [sp, #112]	; 0x70
 800999a:	2f00      	cmp	r7, #0
 800999c:	dc7a      	bgt.n	8009a94 <_strtod_l+0x83c>
 800999e:	9b07      	ldr	r3, [sp, #28]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	dd08      	ble.n	80099b6 <_strtod_l+0x75e>
 80099a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80099a6:	9906      	ldr	r1, [sp, #24]
 80099a8:	4658      	mov	r0, fp
 80099aa:	f001 f935 	bl	800ac18 <__pow5mult>
 80099ae:	9006      	str	r0, [sp, #24]
 80099b0:	2800      	cmp	r0, #0
 80099b2:	f43f ae73 	beq.w	800969c <_strtod_l+0x444>
 80099b6:	2c00      	cmp	r4, #0
 80099b8:	dd08      	ble.n	80099cc <_strtod_l+0x774>
 80099ba:	4622      	mov	r2, r4
 80099bc:	9906      	ldr	r1, [sp, #24]
 80099be:	4658      	mov	r0, fp
 80099c0:	f001 f978 	bl	800acb4 <__lshift>
 80099c4:	9006      	str	r0, [sp, #24]
 80099c6:	2800      	cmp	r0, #0
 80099c8:	f43f ae68 	beq.w	800969c <_strtod_l+0x444>
 80099cc:	2e00      	cmp	r6, #0
 80099ce:	dd08      	ble.n	80099e2 <_strtod_l+0x78a>
 80099d0:	4632      	mov	r2, r6
 80099d2:	9904      	ldr	r1, [sp, #16]
 80099d4:	4658      	mov	r0, fp
 80099d6:	f001 f96d 	bl	800acb4 <__lshift>
 80099da:	9004      	str	r0, [sp, #16]
 80099dc:	2800      	cmp	r0, #0
 80099de:	f43f ae5d 	beq.w	800969c <_strtod_l+0x444>
 80099e2:	9a06      	ldr	r2, [sp, #24]
 80099e4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80099e6:	4658      	mov	r0, fp
 80099e8:	f001 f9d2 	bl	800ad90 <__mdiff>
 80099ec:	4680      	mov	r8, r0
 80099ee:	2800      	cmp	r0, #0
 80099f0:	f43f ae54 	beq.w	800969c <_strtod_l+0x444>
 80099f4:	2400      	movs	r4, #0
 80099f6:	68c3      	ldr	r3, [r0, #12]
 80099f8:	9904      	ldr	r1, [sp, #16]
 80099fa:	60c4      	str	r4, [r0, #12]
 80099fc:	930c      	str	r3, [sp, #48]	; 0x30
 80099fe:	f001 f9ad 	bl	800ad5c <__mcmp>
 8009a02:	42a0      	cmp	r0, r4
 8009a04:	da54      	bge.n	8009ab0 <_strtod_l+0x858>
 8009a06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a08:	b9f3      	cbnz	r3, 8009a48 <_strtod_l+0x7f0>
 8009a0a:	f1b9 0f00 	cmp.w	r9, #0
 8009a0e:	d11b      	bne.n	8009a48 <_strtod_l+0x7f0>
 8009a10:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8009a14:	b9c3      	cbnz	r3, 8009a48 <_strtod_l+0x7f0>
 8009a16:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009a1a:	0d1b      	lsrs	r3, r3, #20
 8009a1c:	051b      	lsls	r3, r3, #20
 8009a1e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009a22:	d911      	bls.n	8009a48 <_strtod_l+0x7f0>
 8009a24:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8009a28:	b91b      	cbnz	r3, 8009a32 <_strtod_l+0x7da>
 8009a2a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	dd0a      	ble.n	8009a48 <_strtod_l+0x7f0>
 8009a32:	4641      	mov	r1, r8
 8009a34:	2201      	movs	r2, #1
 8009a36:	4658      	mov	r0, fp
 8009a38:	f001 f93c 	bl	800acb4 <__lshift>
 8009a3c:	9904      	ldr	r1, [sp, #16]
 8009a3e:	4680      	mov	r8, r0
 8009a40:	f001 f98c 	bl	800ad5c <__mcmp>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	dc68      	bgt.n	8009b1a <_strtod_l+0x8c2>
 8009a48:	9b05      	ldr	r3, [sp, #20]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d172      	bne.n	8009b34 <_strtod_l+0x8dc>
 8009a4e:	e630      	b.n	80096b2 <_strtod_l+0x45a>
 8009a50:	f018 0f01 	tst.w	r8, #1
 8009a54:	d004      	beq.n	8009a60 <_strtod_l+0x808>
 8009a56:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a5a:	f7f6 fd3d 	bl	80004d8 <__aeabi_dmul>
 8009a5e:	2301      	movs	r3, #1
 8009a60:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009a64:	3508      	adds	r5, #8
 8009a66:	e6dc      	b.n	8009822 <_strtod_l+0x5ca>
 8009a68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a70:	ea03 0909 	and.w	r9, r3, r9
 8009a74:	e6f6      	b.n	8009864 <_strtod_l+0x60c>
 8009a76:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8009a7a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8009a7e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8009a82:	35e2      	adds	r5, #226	; 0xe2
 8009a84:	fa07 f505 	lsl.w	r5, r7, r5
 8009a88:	970f      	str	r7, [sp, #60]	; 0x3c
 8009a8a:	e75c      	b.n	8009946 <_strtod_l+0x6ee>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	2500      	movs	r5, #0
 8009a90:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a92:	e758      	b.n	8009946 <_strtod_l+0x6ee>
 8009a94:	463a      	mov	r2, r7
 8009a96:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009a98:	4658      	mov	r0, fp
 8009a9a:	f001 f90b 	bl	800acb4 <__lshift>
 8009a9e:	901c      	str	r0, [sp, #112]	; 0x70
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	f47f af7c 	bne.w	800999e <_strtod_l+0x746>
 8009aa6:	e5f9      	b.n	800969c <_strtod_l+0x444>
 8009aa8:	0800d030 	.word	0x0800d030
 8009aac:	fffffc02 	.word	0xfffffc02
 8009ab0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009ab4:	f040 8089 	bne.w	8009bca <_strtod_l+0x972>
 8009ab8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009aba:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8009abe:	b342      	cbz	r2, 8009b12 <_strtod_l+0x8ba>
 8009ac0:	4aaf      	ldr	r2, [pc, #700]	; (8009d80 <_strtod_l+0xb28>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d156      	bne.n	8009b74 <_strtod_l+0x91c>
 8009ac6:	9b05      	ldr	r3, [sp, #20]
 8009ac8:	4648      	mov	r0, r9
 8009aca:	b1eb      	cbz	r3, 8009b08 <_strtod_l+0x8b0>
 8009acc:	4653      	mov	r3, sl
 8009ace:	4aad      	ldr	r2, [pc, #692]	; (8009d84 <_strtod_l+0xb2c>)
 8009ad0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009ad4:	401a      	ands	r2, r3
 8009ad6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009ada:	d818      	bhi.n	8009b0e <_strtod_l+0x8b6>
 8009adc:	0d12      	lsrs	r2, r2, #20
 8009ade:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8009ae6:	4298      	cmp	r0, r3
 8009ae8:	d144      	bne.n	8009b74 <_strtod_l+0x91c>
 8009aea:	4ba7      	ldr	r3, [pc, #668]	; (8009d88 <_strtod_l+0xb30>)
 8009aec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d102      	bne.n	8009af8 <_strtod_l+0x8a0>
 8009af2:	3001      	adds	r0, #1
 8009af4:	f43f add2 	beq.w	800969c <_strtod_l+0x444>
 8009af8:	4ba2      	ldr	r3, [pc, #648]	; (8009d84 <_strtod_l+0xb2c>)
 8009afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009afc:	f04f 0900 	mov.w	r9, #0
 8009b00:	401a      	ands	r2, r3
 8009b02:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8009b06:	e79f      	b.n	8009a48 <_strtod_l+0x7f0>
 8009b08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b0c:	e7eb      	b.n	8009ae6 <_strtod_l+0x88e>
 8009b0e:	460b      	mov	r3, r1
 8009b10:	e7e9      	b.n	8009ae6 <_strtod_l+0x88e>
 8009b12:	bb7b      	cbnz	r3, 8009b74 <_strtod_l+0x91c>
 8009b14:	f1b9 0f00 	cmp.w	r9, #0
 8009b18:	d12c      	bne.n	8009b74 <_strtod_l+0x91c>
 8009b1a:	9905      	ldr	r1, [sp, #20]
 8009b1c:	4653      	mov	r3, sl
 8009b1e:	4a99      	ldr	r2, [pc, #612]	; (8009d84 <_strtod_l+0xb2c>)
 8009b20:	b1f1      	cbz	r1, 8009b60 <_strtod_l+0x908>
 8009b22:	ea02 010a 	and.w	r1, r2, sl
 8009b26:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009b2a:	dc19      	bgt.n	8009b60 <_strtod_l+0x908>
 8009b2c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009b30:	f77f ae51 	ble.w	80097d6 <_strtod_l+0x57e>
 8009b34:	2300      	movs	r3, #0
 8009b36:	4a95      	ldr	r2, [pc, #596]	; (8009d8c <_strtod_l+0xb34>)
 8009b38:	4648      	mov	r0, r9
 8009b3a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009b3e:	4651      	mov	r1, sl
 8009b40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009b44:	f7f6 fcc8 	bl	80004d8 <__aeabi_dmul>
 8009b48:	4681      	mov	r9, r0
 8009b4a:	468a      	mov	sl, r1
 8009b4c:	2900      	cmp	r1, #0
 8009b4e:	f47f adb0 	bne.w	80096b2 <_strtod_l+0x45a>
 8009b52:	2800      	cmp	r0, #0
 8009b54:	f47f adad 	bne.w	80096b2 <_strtod_l+0x45a>
 8009b58:	2322      	movs	r3, #34	; 0x22
 8009b5a:	f8cb 3000 	str.w	r3, [fp]
 8009b5e:	e5a8      	b.n	80096b2 <_strtod_l+0x45a>
 8009b60:	4013      	ands	r3, r2
 8009b62:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b66:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8009b6a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8009b6e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8009b72:	e769      	b.n	8009a48 <_strtod_l+0x7f0>
 8009b74:	b19d      	cbz	r5, 8009b9e <_strtod_l+0x946>
 8009b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b78:	421d      	tst	r5, r3
 8009b7a:	f43f af65 	beq.w	8009a48 <_strtod_l+0x7f0>
 8009b7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b80:	9a05      	ldr	r2, [sp, #20]
 8009b82:	4648      	mov	r0, r9
 8009b84:	4651      	mov	r1, sl
 8009b86:	b173      	cbz	r3, 8009ba6 <_strtod_l+0x94e>
 8009b88:	f7ff fb45 	bl	8009216 <sulp>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009b94:	f7f6 faea 	bl	800016c <__adddf3>
 8009b98:	4681      	mov	r9, r0
 8009b9a:	468a      	mov	sl, r1
 8009b9c:	e754      	b.n	8009a48 <_strtod_l+0x7f0>
 8009b9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ba0:	ea13 0f09 	tst.w	r3, r9
 8009ba4:	e7e9      	b.n	8009b7a <_strtod_l+0x922>
 8009ba6:	f7ff fb36 	bl	8009216 <sulp>
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009bb2:	f7f6 fad9 	bl	8000168 <__aeabi_dsub>
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	2300      	movs	r3, #0
 8009bba:	4681      	mov	r9, r0
 8009bbc:	468a      	mov	sl, r1
 8009bbe:	f7f6 fef3 	bl	80009a8 <__aeabi_dcmpeq>
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	f47f ae07 	bne.w	80097d6 <_strtod_l+0x57e>
 8009bc8:	e73e      	b.n	8009a48 <_strtod_l+0x7f0>
 8009bca:	9904      	ldr	r1, [sp, #16]
 8009bcc:	4640      	mov	r0, r8
 8009bce:	f001 fa02 	bl	800afd6 <__ratio>
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009bd8:	4606      	mov	r6, r0
 8009bda:	460f      	mov	r7, r1
 8009bdc:	f7f6 fef8 	bl	80009d0 <__aeabi_dcmple>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d075      	beq.n	8009cd0 <_strtod_l+0xa78>
 8009be4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d047      	beq.n	8009c7a <_strtod_l+0xa22>
 8009bea:	2600      	movs	r6, #0
 8009bec:	4f68      	ldr	r7, [pc, #416]	; (8009d90 <_strtod_l+0xb38>)
 8009bee:	4d68      	ldr	r5, [pc, #416]	; (8009d90 <_strtod_l+0xb38>)
 8009bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bf6:	0d1b      	lsrs	r3, r3, #20
 8009bf8:	051b      	lsls	r3, r3, #20
 8009bfa:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009bfe:	4b65      	ldr	r3, [pc, #404]	; (8009d94 <_strtod_l+0xb3c>)
 8009c00:	429a      	cmp	r2, r3
 8009c02:	f040 80cf 	bne.w	8009da4 <_strtod_l+0xb4c>
 8009c06:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009c0a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c10:	4648      	mov	r0, r9
 8009c12:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8009c16:	4651      	mov	r1, sl
 8009c18:	f001 f918 	bl	800ae4c <__ulp>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	460b      	mov	r3, r1
 8009c20:	4630      	mov	r0, r6
 8009c22:	4639      	mov	r1, r7
 8009c24:	f7f6 fc58 	bl	80004d8 <__aeabi_dmul>
 8009c28:	464a      	mov	r2, r9
 8009c2a:	4653      	mov	r3, sl
 8009c2c:	f7f6 fa9e 	bl	800016c <__adddf3>
 8009c30:	460b      	mov	r3, r1
 8009c32:	4954      	ldr	r1, [pc, #336]	; (8009d84 <_strtod_l+0xb2c>)
 8009c34:	4a58      	ldr	r2, [pc, #352]	; (8009d98 <_strtod_l+0xb40>)
 8009c36:	4019      	ands	r1, r3
 8009c38:	4291      	cmp	r1, r2
 8009c3a:	4681      	mov	r9, r0
 8009c3c:	d95e      	bls.n	8009cfc <_strtod_l+0xaa4>
 8009c3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c40:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d103      	bne.n	8009c50 <_strtod_l+0x9f8>
 8009c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	f43f ad26 	beq.w	800969c <_strtod_l+0x444>
 8009c50:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8009c54:	f8df a130 	ldr.w	sl, [pc, #304]	; 8009d88 <_strtod_l+0xb30>
 8009c58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009c5a:	4658      	mov	r0, fp
 8009c5c:	f000 fe60 	bl	800a920 <_Bfree>
 8009c60:	9906      	ldr	r1, [sp, #24]
 8009c62:	4658      	mov	r0, fp
 8009c64:	f000 fe5c 	bl	800a920 <_Bfree>
 8009c68:	9904      	ldr	r1, [sp, #16]
 8009c6a:	4658      	mov	r0, fp
 8009c6c:	f000 fe58 	bl	800a920 <_Bfree>
 8009c70:	4641      	mov	r1, r8
 8009c72:	4658      	mov	r0, fp
 8009c74:	f000 fe54 	bl	800a920 <_Bfree>
 8009c78:	e617      	b.n	80098aa <_strtod_l+0x652>
 8009c7a:	f1b9 0f00 	cmp.w	r9, #0
 8009c7e:	d119      	bne.n	8009cb4 <_strtod_l+0xa5c>
 8009c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c86:	b9e3      	cbnz	r3, 8009cc2 <_strtod_l+0xa6a>
 8009c88:	2200      	movs	r2, #0
 8009c8a:	4b41      	ldr	r3, [pc, #260]	; (8009d90 <_strtod_l+0xb38>)
 8009c8c:	4630      	mov	r0, r6
 8009c8e:	4639      	mov	r1, r7
 8009c90:	f7f6 fe94 	bl	80009bc <__aeabi_dcmplt>
 8009c94:	b9c8      	cbnz	r0, 8009cca <_strtod_l+0xa72>
 8009c96:	2200      	movs	r2, #0
 8009c98:	4b40      	ldr	r3, [pc, #256]	; (8009d9c <_strtod_l+0xb44>)
 8009c9a:	4630      	mov	r0, r6
 8009c9c:	4639      	mov	r1, r7
 8009c9e:	f7f6 fc1b 	bl	80004d8 <__aeabi_dmul>
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	460d      	mov	r5, r1
 8009ca6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009caa:	9418      	str	r4, [sp, #96]	; 0x60
 8009cac:	9319      	str	r3, [sp, #100]	; 0x64
 8009cae:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8009cb2:	e79d      	b.n	8009bf0 <_strtod_l+0x998>
 8009cb4:	f1b9 0f01 	cmp.w	r9, #1
 8009cb8:	d103      	bne.n	8009cc2 <_strtod_l+0xa6a>
 8009cba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f43f ad8a 	beq.w	80097d6 <_strtod_l+0x57e>
 8009cc2:	2600      	movs	r6, #0
 8009cc4:	4f36      	ldr	r7, [pc, #216]	; (8009da0 <_strtod_l+0xb48>)
 8009cc6:	2400      	movs	r4, #0
 8009cc8:	e791      	b.n	8009bee <_strtod_l+0x996>
 8009cca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009ccc:	4d33      	ldr	r5, [pc, #204]	; (8009d9c <_strtod_l+0xb44>)
 8009cce:	e7ea      	b.n	8009ca6 <_strtod_l+0xa4e>
 8009cd0:	4b32      	ldr	r3, [pc, #200]	; (8009d9c <_strtod_l+0xb44>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	f7f6 fbfe 	bl	80004d8 <__aeabi_dmul>
 8009cdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cde:	4604      	mov	r4, r0
 8009ce0:	460d      	mov	r5, r1
 8009ce2:	b933      	cbnz	r3, 8009cf2 <_strtod_l+0xa9a>
 8009ce4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ce8:	9010      	str	r0, [sp, #64]	; 0x40
 8009cea:	9311      	str	r3, [sp, #68]	; 0x44
 8009cec:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009cf0:	e77e      	b.n	8009bf0 <_strtod_l+0x998>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	460b      	mov	r3, r1
 8009cf6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009cfa:	e7f7      	b.n	8009cec <_strtod_l+0xa94>
 8009cfc:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8009d00:	9b05      	ldr	r3, [sp, #20]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d1a8      	bne.n	8009c58 <_strtod_l+0xa00>
 8009d06:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009d0a:	0d1b      	lsrs	r3, r3, #20
 8009d0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d0e:	051b      	lsls	r3, r3, #20
 8009d10:	429a      	cmp	r2, r3
 8009d12:	4656      	mov	r6, sl
 8009d14:	d1a0      	bne.n	8009c58 <_strtod_l+0xa00>
 8009d16:	4629      	mov	r1, r5
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f7f6 fe77 	bl	8000a0c <__aeabi_d2iz>
 8009d1e:	f7f6 fb71 	bl	8000404 <__aeabi_i2d>
 8009d22:	460b      	mov	r3, r1
 8009d24:	4602      	mov	r2, r0
 8009d26:	4629      	mov	r1, r5
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f7f6 fa1d 	bl	8000168 <__aeabi_dsub>
 8009d2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d30:	4604      	mov	r4, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	b933      	cbnz	r3, 8009d44 <_strtod_l+0xaec>
 8009d36:	f1b9 0f00 	cmp.w	r9, #0
 8009d3a:	d103      	bne.n	8009d44 <_strtod_l+0xaec>
 8009d3c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8009d40:	2e00      	cmp	r6, #0
 8009d42:	d06a      	beq.n	8009e1a <_strtod_l+0xbc2>
 8009d44:	a30a      	add	r3, pc, #40	; (adr r3, 8009d70 <_strtod_l+0xb18>)
 8009d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	4629      	mov	r1, r5
 8009d4e:	f7f6 fe35 	bl	80009bc <__aeabi_dcmplt>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	f47f acad 	bne.w	80096b2 <_strtod_l+0x45a>
 8009d58:	a307      	add	r3, pc, #28	; (adr r3, 8009d78 <_strtod_l+0xb20>)
 8009d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5e:	4620      	mov	r0, r4
 8009d60:	4629      	mov	r1, r5
 8009d62:	f7f6 fe49 	bl	80009f8 <__aeabi_dcmpgt>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	f43f af76 	beq.w	8009c58 <_strtod_l+0xa00>
 8009d6c:	e4a1      	b.n	80096b2 <_strtod_l+0x45a>
 8009d6e:	bf00      	nop
 8009d70:	94a03595 	.word	0x94a03595
 8009d74:	3fdfffff 	.word	0x3fdfffff
 8009d78:	35afe535 	.word	0x35afe535
 8009d7c:	3fe00000 	.word	0x3fe00000
 8009d80:	000fffff 	.word	0x000fffff
 8009d84:	7ff00000 	.word	0x7ff00000
 8009d88:	7fefffff 	.word	0x7fefffff
 8009d8c:	39500000 	.word	0x39500000
 8009d90:	3ff00000 	.word	0x3ff00000
 8009d94:	7fe00000 	.word	0x7fe00000
 8009d98:	7c9fffff 	.word	0x7c9fffff
 8009d9c:	3fe00000 	.word	0x3fe00000
 8009da0:	bff00000 	.word	0xbff00000
 8009da4:	9b05      	ldr	r3, [sp, #20]
 8009da6:	b313      	cbz	r3, 8009dee <_strtod_l+0xb96>
 8009da8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009daa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009dae:	d81e      	bhi.n	8009dee <_strtod_l+0xb96>
 8009db0:	a325      	add	r3, pc, #148	; (adr r3, 8009e48 <_strtod_l+0xbf0>)
 8009db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db6:	4620      	mov	r0, r4
 8009db8:	4629      	mov	r1, r5
 8009dba:	f7f6 fe09 	bl	80009d0 <__aeabi_dcmple>
 8009dbe:	b190      	cbz	r0, 8009de6 <_strtod_l+0xb8e>
 8009dc0:	4629      	mov	r1, r5
 8009dc2:	4620      	mov	r0, r4
 8009dc4:	f7f6 fe4a 	bl	8000a5c <__aeabi_d2uiz>
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	bf08      	it	eq
 8009dcc:	2001      	moveq	r0, #1
 8009dce:	f7f6 fb09 	bl	80003e4 <__aeabi_ui2d>
 8009dd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dd4:	4604      	mov	r4, r0
 8009dd6:	460d      	mov	r5, r1
 8009dd8:	b9d3      	cbnz	r3, 8009e10 <_strtod_l+0xbb8>
 8009dda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009dde:	9012      	str	r0, [sp, #72]	; 0x48
 8009de0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009de2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8009de6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009de8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8009dec:	1a9f      	subs	r7, r3, r2
 8009dee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009df2:	f001 f82b 	bl	800ae4c <__ulp>
 8009df6:	4602      	mov	r2, r0
 8009df8:	460b      	mov	r3, r1
 8009dfa:	4630      	mov	r0, r6
 8009dfc:	4639      	mov	r1, r7
 8009dfe:	f7f6 fb6b 	bl	80004d8 <__aeabi_dmul>
 8009e02:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009e06:	f7f6 f9b1 	bl	800016c <__adddf3>
 8009e0a:	4681      	mov	r9, r0
 8009e0c:	468a      	mov	sl, r1
 8009e0e:	e777      	b.n	8009d00 <_strtod_l+0xaa8>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8009e18:	e7e3      	b.n	8009de2 <_strtod_l+0xb8a>
 8009e1a:	a30d      	add	r3, pc, #52	; (adr r3, 8009e50 <_strtod_l+0xbf8>)
 8009e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e20:	f7f6 fdcc 	bl	80009bc <__aeabi_dcmplt>
 8009e24:	e79f      	b.n	8009d66 <_strtod_l+0xb0e>
 8009e26:	2300      	movs	r3, #0
 8009e28:	930d      	str	r3, [sp, #52]	; 0x34
 8009e2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e2e:	6013      	str	r3, [r2, #0]
 8009e30:	f7ff ba55 	b.w	80092de <_strtod_l+0x86>
 8009e34:	2b65      	cmp	r3, #101	; 0x65
 8009e36:	f04f 0200 	mov.w	r2, #0
 8009e3a:	f43f ab42 	beq.w	80094c2 <_strtod_l+0x26a>
 8009e3e:	2101      	movs	r1, #1
 8009e40:	4614      	mov	r4, r2
 8009e42:	9105      	str	r1, [sp, #20]
 8009e44:	f7ff babf 	b.w	80093c6 <_strtod_l+0x16e>
 8009e48:	ffc00000 	.word	0xffc00000
 8009e4c:	41dfffff 	.word	0x41dfffff
 8009e50:	94a03595 	.word	0x94a03595
 8009e54:	3fcfffff 	.word	0x3fcfffff

08009e58 <strtod>:
 8009e58:	4b06      	ldr	r3, [pc, #24]	; (8009e74 <strtod+0x1c>)
 8009e5a:	b410      	push	{r4}
 8009e5c:	681c      	ldr	r4, [r3, #0]
 8009e5e:	4a06      	ldr	r2, [pc, #24]	; (8009e78 <strtod+0x20>)
 8009e60:	6a23      	ldr	r3, [r4, #32]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bf08      	it	eq
 8009e66:	4613      	moveq	r3, r2
 8009e68:	460a      	mov	r2, r1
 8009e6a:	4601      	mov	r1, r0
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	bc10      	pop	{r4}
 8009e70:	f7ff b9f2 	b.w	8009258 <_strtod_l>
 8009e74:	2000004c 	.word	0x2000004c
 8009e78:	200000b0 	.word	0x200000b0

08009e7c <_strtol_l.isra.0>:
 8009e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e80:	4680      	mov	r8, r0
 8009e82:	4689      	mov	r9, r1
 8009e84:	4692      	mov	sl, r2
 8009e86:	461e      	mov	r6, r3
 8009e88:	460f      	mov	r7, r1
 8009e8a:	463d      	mov	r5, r7
 8009e8c:	9808      	ldr	r0, [sp, #32]
 8009e8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e92:	f000 fcef 	bl	800a874 <__locale_ctype_ptr_l>
 8009e96:	4420      	add	r0, r4
 8009e98:	7843      	ldrb	r3, [r0, #1]
 8009e9a:	f013 0308 	ands.w	r3, r3, #8
 8009e9e:	d132      	bne.n	8009f06 <_strtol_l.isra.0+0x8a>
 8009ea0:	2c2d      	cmp	r4, #45	; 0x2d
 8009ea2:	d132      	bne.n	8009f0a <_strtol_l.isra.0+0x8e>
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	787c      	ldrb	r4, [r7, #1]
 8009ea8:	1cbd      	adds	r5, r7, #2
 8009eaa:	2e00      	cmp	r6, #0
 8009eac:	d05d      	beq.n	8009f6a <_strtol_l.isra.0+0xee>
 8009eae:	2e10      	cmp	r6, #16
 8009eb0:	d109      	bne.n	8009ec6 <_strtol_l.isra.0+0x4a>
 8009eb2:	2c30      	cmp	r4, #48	; 0x30
 8009eb4:	d107      	bne.n	8009ec6 <_strtol_l.isra.0+0x4a>
 8009eb6:	782b      	ldrb	r3, [r5, #0]
 8009eb8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ebc:	2b58      	cmp	r3, #88	; 0x58
 8009ebe:	d14f      	bne.n	8009f60 <_strtol_l.isra.0+0xe4>
 8009ec0:	2610      	movs	r6, #16
 8009ec2:	786c      	ldrb	r4, [r5, #1]
 8009ec4:	3502      	adds	r5, #2
 8009ec6:	2a00      	cmp	r2, #0
 8009ec8:	bf14      	ite	ne
 8009eca:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009ece:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009ed2:	2700      	movs	r7, #0
 8009ed4:	fbb1 fcf6 	udiv	ip, r1, r6
 8009ed8:	4638      	mov	r0, r7
 8009eda:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009ede:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009ee2:	2b09      	cmp	r3, #9
 8009ee4:	d817      	bhi.n	8009f16 <_strtol_l.isra.0+0x9a>
 8009ee6:	461c      	mov	r4, r3
 8009ee8:	42a6      	cmp	r6, r4
 8009eea:	dd23      	ble.n	8009f34 <_strtol_l.isra.0+0xb8>
 8009eec:	1c7b      	adds	r3, r7, #1
 8009eee:	d007      	beq.n	8009f00 <_strtol_l.isra.0+0x84>
 8009ef0:	4584      	cmp	ip, r0
 8009ef2:	d31c      	bcc.n	8009f2e <_strtol_l.isra.0+0xb2>
 8009ef4:	d101      	bne.n	8009efa <_strtol_l.isra.0+0x7e>
 8009ef6:	45a6      	cmp	lr, r4
 8009ef8:	db19      	blt.n	8009f2e <_strtol_l.isra.0+0xb2>
 8009efa:	2701      	movs	r7, #1
 8009efc:	fb00 4006 	mla	r0, r0, r6, r4
 8009f00:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f04:	e7eb      	b.n	8009ede <_strtol_l.isra.0+0x62>
 8009f06:	462f      	mov	r7, r5
 8009f08:	e7bf      	b.n	8009e8a <_strtol_l.isra.0+0xe>
 8009f0a:	2c2b      	cmp	r4, #43	; 0x2b
 8009f0c:	bf04      	itt	eq
 8009f0e:	1cbd      	addeq	r5, r7, #2
 8009f10:	787c      	ldrbeq	r4, [r7, #1]
 8009f12:	461a      	mov	r2, r3
 8009f14:	e7c9      	b.n	8009eaa <_strtol_l.isra.0+0x2e>
 8009f16:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009f1a:	2b19      	cmp	r3, #25
 8009f1c:	d801      	bhi.n	8009f22 <_strtol_l.isra.0+0xa6>
 8009f1e:	3c37      	subs	r4, #55	; 0x37
 8009f20:	e7e2      	b.n	8009ee8 <_strtol_l.isra.0+0x6c>
 8009f22:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009f26:	2b19      	cmp	r3, #25
 8009f28:	d804      	bhi.n	8009f34 <_strtol_l.isra.0+0xb8>
 8009f2a:	3c57      	subs	r4, #87	; 0x57
 8009f2c:	e7dc      	b.n	8009ee8 <_strtol_l.isra.0+0x6c>
 8009f2e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009f32:	e7e5      	b.n	8009f00 <_strtol_l.isra.0+0x84>
 8009f34:	1c7b      	adds	r3, r7, #1
 8009f36:	d108      	bne.n	8009f4a <_strtol_l.isra.0+0xce>
 8009f38:	2322      	movs	r3, #34	; 0x22
 8009f3a:	4608      	mov	r0, r1
 8009f3c:	f8c8 3000 	str.w	r3, [r8]
 8009f40:	f1ba 0f00 	cmp.w	sl, #0
 8009f44:	d107      	bne.n	8009f56 <_strtol_l.isra.0+0xda>
 8009f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f4a:	b102      	cbz	r2, 8009f4e <_strtol_l.isra.0+0xd2>
 8009f4c:	4240      	negs	r0, r0
 8009f4e:	f1ba 0f00 	cmp.w	sl, #0
 8009f52:	d0f8      	beq.n	8009f46 <_strtol_l.isra.0+0xca>
 8009f54:	b10f      	cbz	r7, 8009f5a <_strtol_l.isra.0+0xde>
 8009f56:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8009f5a:	f8ca 9000 	str.w	r9, [sl]
 8009f5e:	e7f2      	b.n	8009f46 <_strtol_l.isra.0+0xca>
 8009f60:	2430      	movs	r4, #48	; 0x30
 8009f62:	2e00      	cmp	r6, #0
 8009f64:	d1af      	bne.n	8009ec6 <_strtol_l.isra.0+0x4a>
 8009f66:	2608      	movs	r6, #8
 8009f68:	e7ad      	b.n	8009ec6 <_strtol_l.isra.0+0x4a>
 8009f6a:	2c30      	cmp	r4, #48	; 0x30
 8009f6c:	d0a3      	beq.n	8009eb6 <_strtol_l.isra.0+0x3a>
 8009f6e:	260a      	movs	r6, #10
 8009f70:	e7a9      	b.n	8009ec6 <_strtol_l.isra.0+0x4a>
	...

08009f74 <strtol>:
 8009f74:	4b08      	ldr	r3, [pc, #32]	; (8009f98 <strtol+0x24>)
 8009f76:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f78:	681c      	ldr	r4, [r3, #0]
 8009f7a:	4d08      	ldr	r5, [pc, #32]	; (8009f9c <strtol+0x28>)
 8009f7c:	6a23      	ldr	r3, [r4, #32]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	bf08      	it	eq
 8009f82:	462b      	moveq	r3, r5
 8009f84:	9300      	str	r3, [sp, #0]
 8009f86:	4613      	mov	r3, r2
 8009f88:	460a      	mov	r2, r1
 8009f8a:	4601      	mov	r1, r0
 8009f8c:	4620      	mov	r0, r4
 8009f8e:	f7ff ff75 	bl	8009e7c <_strtol_l.isra.0>
 8009f92:	b003      	add	sp, #12
 8009f94:	bd30      	pop	{r4, r5, pc}
 8009f96:	bf00      	nop
 8009f98:	2000004c 	.word	0x2000004c
 8009f9c:	200000b0 	.word	0x200000b0

08009fa0 <print_e>:
 8009fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fa2:	b08b      	sub	sp, #44	; 0x2c
 8009fa4:	460f      	mov	r7, r1
 8009fa6:	a908      	add	r1, sp, #32
 8009fa8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009faa:	9104      	str	r1, [sp, #16]
 8009fac:	a907      	add	r1, sp, #28
 8009fae:	9103      	str	r1, [sp, #12]
 8009fb0:	a909      	add	r1, sp, #36	; 0x24
 8009fb2:	9102      	str	r1, [sp, #8]
 8009fb4:	1c61      	adds	r1, r4, #1
 8009fb6:	9101      	str	r1, [sp, #4]
 8009fb8:	2102      	movs	r1, #2
 8009fba:	9100      	str	r1, [sp, #0]
 8009fbc:	f89d 6044 	ldrb.w	r6, [sp, #68]	; 0x44
 8009fc0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8009fc2:	f001 fcb5 	bl	800b930 <_dtoa_r>
 8009fc6:	f242 730f 	movw	r3, #9999	; 0x270f
 8009fca:	4601      	mov	r1, r0
 8009fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fce:	4298      	cmp	r0, r3
 8009fd0:	d104      	bne.n	8009fdc <print_e+0x3c>
 8009fd2:	4638      	mov	r0, r7
 8009fd4:	f7ff f8fd 	bl	80091d2 <strcpy>
 8009fd8:	b00b      	add	sp, #44	; 0x2c
 8009fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fdc:	780b      	ldrb	r3, [r1, #0]
 8009fde:	703b      	strb	r3, [r7, #0]
 8009fe0:	2d00      	cmp	r5, #0
 8009fe2:	d142      	bne.n	800a06a <print_e+0xca>
 8009fe4:	2c00      	cmp	r4, #0
 8009fe6:	d140      	bne.n	800a06a <print_e+0xca>
 8009fe8:	1c7b      	adds	r3, r7, #1
 8009fea:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009fee:	b10a      	cbz	r2, 8009ff4 <print_e+0x54>
 8009ff0:	2c00      	cmp	r4, #0
 8009ff2:	dc3e      	bgt.n	800a072 <print_e+0xd2>
 8009ff4:	2e67      	cmp	r6, #103	; 0x67
 8009ff6:	d043      	beq.n	800a080 <print_e+0xe0>
 8009ff8:	2e47      	cmp	r6, #71	; 0x47
 8009ffa:	d043      	beq.n	800a084 <print_e+0xe4>
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	2730      	movs	r7, #48	; 0x30
 800a000:	191d      	adds	r5, r3, r4
 800a002:	1aa9      	subs	r1, r5, r2
 800a004:	2900      	cmp	r1, #0
 800a006:	dc38      	bgt.n	800a07a <print_e+0xda>
 800a008:	2c00      	cmp	r4, #0
 800a00a:	bfa8      	it	ge
 800a00c:	191b      	addge	r3, r3, r4
 800a00e:	1e41      	subs	r1, r0, #1
 800a010:	2900      	cmp	r1, #0
 800a012:	9109      	str	r1, [sp, #36]	; 0x24
 800a014:	461a      	mov	r2, r3
 800a016:	bfb7      	itett	lt
 800a018:	212d      	movlt	r1, #45	; 0x2d
 800a01a:	212b      	movge	r1, #43	; 0x2b
 800a01c:	f1c0 0001 	rsblt	r0, r0, #1
 800a020:	9009      	strlt	r0, [sp, #36]	; 0x24
 800a022:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a024:	f802 6b02 	strb.w	r6, [r2], #2
 800a028:	bfb4      	ite	lt
 800a02a:	7059      	strblt	r1, [r3, #1]
 800a02c:	7059      	strbge	r1, [r3, #1]
 800a02e:	2863      	cmp	r0, #99	; 0x63
 800a030:	dd0b      	ble.n	800a04a <print_e+0xaa>
 800a032:	2164      	movs	r1, #100	; 0x64
 800a034:	fb90 f1f1 	sdiv	r1, r0, r1
 800a038:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800a03c:	1cda      	adds	r2, r3, #3
 800a03e:	709c      	strb	r4, [r3, #2]
 800a040:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800a044:	fb03 0101 	mla	r1, r3, r1, r0
 800a048:	9109      	str	r1, [sp, #36]	; 0x24
 800a04a:	230a      	movs	r3, #10
 800a04c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a04e:	fb91 f3f3 	sdiv	r3, r1, r3
 800a052:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a056:	7010      	strb	r0, [r2, #0]
 800a058:	f06f 0009 	mvn.w	r0, #9
 800a05c:	fb00 1303 	mla	r3, r0, r3, r1
 800a060:	3330      	adds	r3, #48	; 0x30
 800a062:	7053      	strb	r3, [r2, #1]
 800a064:	2300      	movs	r3, #0
 800a066:	7093      	strb	r3, [r2, #2]
 800a068:	e7b6      	b.n	8009fd8 <print_e+0x38>
 800a06a:	222e      	movs	r2, #46	; 0x2e
 800a06c:	1cbb      	adds	r3, r7, #2
 800a06e:	707a      	strb	r2, [r7, #1]
 800a070:	e7bb      	b.n	8009fea <print_e+0x4a>
 800a072:	f803 2b01 	strb.w	r2, [r3], #1
 800a076:	3c01      	subs	r4, #1
 800a078:	e7b7      	b.n	8009fea <print_e+0x4a>
 800a07a:	f802 7b01 	strb.w	r7, [r2], #1
 800a07e:	e7c0      	b.n	800a002 <print_e+0x62>
 800a080:	2665      	movs	r6, #101	; 0x65
 800a082:	e7c4      	b.n	800a00e <print_e+0x6e>
 800a084:	2645      	movs	r6, #69	; 0x45
 800a086:	e7c2      	b.n	800a00e <print_e+0x6e>

0800a088 <_gcvt>:
 800a088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a08c:	4617      	mov	r7, r2
 800a08e:	461d      	mov	r5, r3
 800a090:	b08b      	sub	sp, #44	; 0x2c
 800a092:	4681      	mov	r9, r0
 800a094:	e9dd 6412 	ldrd	r6, r4, [sp, #72]	; 0x48
 800a098:	2200      	movs	r2, #0
 800a09a:	2300      	movs	r3, #0
 800a09c:	4638      	mov	r0, r7
 800a09e:	4629      	mov	r1, r5
 800a0a0:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800a0a4:	f7f6 fc8a 	bl	80009bc <__aeabi_dcmplt>
 800a0a8:	b108      	cbz	r0, 800a0ae <_gcvt+0x26>
 800a0aa:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	4638      	mov	r0, r7
 800a0b4:	4629      	mov	r1, r5
 800a0b6:	f7f6 fc77 	bl	80009a8 <__aeabi_dcmpeq>
 800a0ba:	b138      	cbz	r0, 800a0cc <_gcvt+0x44>
 800a0bc:	2330      	movs	r3, #48	; 0x30
 800a0be:	7023      	strb	r3, [r4, #0]
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	7063      	strb	r3, [r4, #1]
 800a0c4:	4620      	mov	r0, r4
 800a0c6:	b00b      	add	sp, #44	; 0x2c
 800a0c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0cc:	a352      	add	r3, pc, #328	; (adr r3, 800a218 <_gcvt+0x190>)
 800a0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d2:	4638      	mov	r0, r7
 800a0d4:	4629      	mov	r1, r5
 800a0d6:	f7f6 fc7b 	bl	80009d0 <__aeabi_dcmple>
 800a0da:	b168      	cbz	r0, 800a0f8 <_gcvt+0x70>
 800a0dc:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800a0e0:	3e01      	subs	r6, #1
 800a0e2:	9301      	str	r3, [sp, #4]
 800a0e4:	f8cd 8008 	str.w	r8, [sp, #8]
 800a0e8:	9600      	str	r6, [sp, #0]
 800a0ea:	463a      	mov	r2, r7
 800a0ec:	462b      	mov	r3, r5
 800a0ee:	4621      	mov	r1, r4
 800a0f0:	4648      	mov	r0, r9
 800a0f2:	f7ff ff55 	bl	8009fa0 <print_e>
 800a0f6:	e7e5      	b.n	800a0c4 <_gcvt+0x3c>
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	f000 ff9b 	bl	800b034 <_mprec_log10>
 800a0fe:	463a      	mov	r2, r7
 800a100:	462b      	mov	r3, r5
 800a102:	f7f6 fc65 	bl	80009d0 <__aeabi_dcmple>
 800a106:	2800      	cmp	r0, #0
 800a108:	d1e8      	bne.n	800a0dc <_gcvt+0x54>
 800a10a:	2200      	movs	r2, #0
 800a10c:	4b44      	ldr	r3, [pc, #272]	; (800a220 <_gcvt+0x198>)
 800a10e:	4629      	mov	r1, r5
 800a110:	4638      	mov	r0, r7
 800a112:	f7f6 fc53 	bl	80009bc <__aeabi_dcmplt>
 800a116:	a909      	add	r1, sp, #36	; 0x24
 800a118:	aa08      	add	r2, sp, #32
 800a11a:	ab07      	add	r3, sp, #28
 800a11c:	e9cd 2103 	strd	r2, r1, [sp, #12]
 800a120:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800a124:	b388      	cbz	r0, 800a18a <_gcvt+0x102>
 800a126:	2303      	movs	r3, #3
 800a128:	9300      	str	r3, [sp, #0]
 800a12a:	463a      	mov	r2, r7
 800a12c:	462b      	mov	r3, r5
 800a12e:	4648      	mov	r0, r9
 800a130:	f001 fbfe 	bl	800b930 <_dtoa_r>
 800a134:	f242 730f 	movw	r3, #9999	; 0x270f
 800a138:	9a07      	ldr	r2, [sp, #28]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d027      	beq.n	800a18e <_gcvt+0x106>
 800a13e:	4623      	mov	r3, r4
 800a140:	4426      	add	r6, r4
 800a142:	4607      	mov	r7, r0
 800a144:	f810 1b01 	ldrb.w	r1, [r0], #1
 800a148:	1af2      	subs	r2, r6, r3
 800a14a:	9d07      	ldr	r5, [sp, #28]
 800a14c:	b349      	cbz	r1, 800a1a2 <_gcvt+0x11a>
 800a14e:	2d00      	cmp	r5, #0
 800a150:	dc22      	bgt.n	800a198 <_gcvt+0x110>
 800a152:	f1b8 0f00 	cmp.w	r8, #0
 800a156:	d102      	bne.n	800a15e <_gcvt+0xd6>
 800a158:	7839      	ldrb	r1, [r7, #0]
 800a15a:	2900      	cmp	r1, #0
 800a15c:	d049      	beq.n	800a1f2 <_gcvt+0x16a>
 800a15e:	429c      	cmp	r4, r3
 800a160:	bf04      	itt	eq
 800a162:	2130      	moveq	r1, #48	; 0x30
 800a164:	7021      	strbeq	r1, [r4, #0]
 800a166:	f04f 012e 	mov.w	r1, #46	; 0x2e
 800a16a:	f04f 0000 	mov.w	r0, #0
 800a16e:	f04f 0630 	mov.w	r6, #48	; 0x30
 800a172:	bf08      	it	eq
 800a174:	1c63      	addeq	r3, r4, #1
 800a176:	7019      	strb	r1, [r3, #0]
 800a178:	9907      	ldr	r1, [sp, #28]
 800a17a:	3301      	adds	r3, #1
 800a17c:	2900      	cmp	r1, #0
 800a17e:	460d      	mov	r5, r1
 800a180:	db24      	blt.n	800a1cc <_gcvt+0x144>
 800a182:	b100      	cbz	r0, 800a186 <_gcvt+0xfe>
 800a184:	9107      	str	r1, [sp, #28]
 800a186:	1e79      	subs	r1, r7, #1
 800a188:	e02b      	b.n	800a1e2 <_gcvt+0x15a>
 800a18a:	2302      	movs	r3, #2
 800a18c:	e7cc      	b.n	800a128 <_gcvt+0xa0>
 800a18e:	4601      	mov	r1, r0
 800a190:	4620      	mov	r0, r4
 800a192:	f7ff f81e 	bl	80091d2 <strcpy>
 800a196:	e795      	b.n	800a0c4 <_gcvt+0x3c>
 800a198:	3d01      	subs	r5, #1
 800a19a:	f803 1b01 	strb.w	r1, [r3], #1
 800a19e:	9507      	str	r5, [sp, #28]
 800a1a0:	e7cf      	b.n	800a142 <_gcvt+0xba>
 800a1a2:	1aad      	subs	r5, r5, r2
 800a1a4:	2630      	movs	r6, #48	; 0x30
 800a1a6:	e005      	b.n	800a1b4 <_gcvt+0x12c>
 800a1a8:	2a00      	cmp	r2, #0
 800a1aa:	dd06      	ble.n	800a1ba <_gcvt+0x132>
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	f803 6b01 	strb.w	r6, [r3], #1
 800a1b2:	3a01      	subs	r2, #1
 800a1b4:	18a8      	adds	r0, r5, r2
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	dcf6      	bgt.n	800a1a8 <_gcvt+0x120>
 800a1ba:	2900      	cmp	r1, #0
 800a1bc:	d0c9      	beq.n	800a152 <_gcvt+0xca>
 800a1be:	9007      	str	r0, [sp, #28]
 800a1c0:	e7c7      	b.n	800a152 <_gcvt+0xca>
 800a1c2:	f803 6b01 	strb.w	r6, [r3], #1
 800a1c6:	3a01      	subs	r2, #1
 800a1c8:	2001      	movs	r0, #1
 800a1ca:	e7d7      	b.n	800a17c <_gcvt+0xf4>
 800a1cc:	2a00      	cmp	r2, #0
 800a1ce:	f101 0101 	add.w	r1, r1, #1
 800a1d2:	dcf6      	bgt.n	800a1c2 <_gcvt+0x13a>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	d0d6      	beq.n	800a186 <_gcvt+0xfe>
 800a1d8:	9507      	str	r5, [sp, #28]
 800a1da:	e7d4      	b.n	800a186 <_gcvt+0xfe>
 800a1dc:	f803 0b01 	strb.w	r0, [r3], #1
 800a1e0:	3a01      	subs	r2, #1
 800a1e2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a1e6:	b108      	cbz	r0, 800a1ec <_gcvt+0x164>
 800a1e8:	2a00      	cmp	r2, #0
 800a1ea:	dcf7      	bgt.n	800a1dc <_gcvt+0x154>
 800a1ec:	f1b8 0f00 	cmp.w	r8, #0
 800a1f0:	d10b      	bne.n	800a20a <_gcvt+0x182>
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	701a      	strb	r2, [r3, #0]
 800a1f6:	e765      	b.n	800a0c4 <_gcvt+0x3c>
 800a1f8:	f801 6b01 	strb.w	r6, [r1], #1
 800a1fc:	1a68      	subs	r0, r5, r1
 800a1fe:	2800      	cmp	r0, #0
 800a200:	dcfa      	bgt.n	800a1f8 <_gcvt+0x170>
 800a202:	2a00      	cmp	r2, #0
 800a204:	bfa8      	it	ge
 800a206:	189b      	addge	r3, r3, r2
 800a208:	e7f3      	b.n	800a1f2 <_gcvt+0x16a>
 800a20a:	4619      	mov	r1, r3
 800a20c:	189d      	adds	r5, r3, r2
 800a20e:	2630      	movs	r6, #48	; 0x30
 800a210:	e7f4      	b.n	800a1fc <_gcvt+0x174>
 800a212:	bf00      	nop
 800a214:	f3af 8000 	nop.w
 800a218:	eb1c432d 	.word	0xeb1c432d
 800a21c:	3f1a36e2 	.word	0x3f1a36e2
 800a220:	3ff00000 	.word	0x3ff00000

0800a224 <rshift>:
 800a224:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a226:	6906      	ldr	r6, [r0, #16]
 800a228:	114b      	asrs	r3, r1, #5
 800a22a:	429e      	cmp	r6, r3
 800a22c:	f100 0414 	add.w	r4, r0, #20
 800a230:	dd31      	ble.n	800a296 <rshift+0x72>
 800a232:	f011 011f 	ands.w	r1, r1, #31
 800a236:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a23a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a23e:	d108      	bne.n	800a252 <rshift+0x2e>
 800a240:	4621      	mov	r1, r4
 800a242:	42b2      	cmp	r2, r6
 800a244:	460b      	mov	r3, r1
 800a246:	d211      	bcs.n	800a26c <rshift+0x48>
 800a248:	f852 3b04 	ldr.w	r3, [r2], #4
 800a24c:	f841 3b04 	str.w	r3, [r1], #4
 800a250:	e7f7      	b.n	800a242 <rshift+0x1e>
 800a252:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a256:	4623      	mov	r3, r4
 800a258:	f1c1 0c20 	rsb	ip, r1, #32
 800a25c:	40cd      	lsrs	r5, r1
 800a25e:	3204      	adds	r2, #4
 800a260:	42b2      	cmp	r2, r6
 800a262:	4617      	mov	r7, r2
 800a264:	d30d      	bcc.n	800a282 <rshift+0x5e>
 800a266:	601d      	str	r5, [r3, #0]
 800a268:	b105      	cbz	r5, 800a26c <rshift+0x48>
 800a26a:	3304      	adds	r3, #4
 800a26c:	42a3      	cmp	r3, r4
 800a26e:	eba3 0204 	sub.w	r2, r3, r4
 800a272:	bf08      	it	eq
 800a274:	2300      	moveq	r3, #0
 800a276:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a27a:	6102      	str	r2, [r0, #16]
 800a27c:	bf08      	it	eq
 800a27e:	6143      	streq	r3, [r0, #20]
 800a280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a282:	683f      	ldr	r7, [r7, #0]
 800a284:	fa07 f70c 	lsl.w	r7, r7, ip
 800a288:	433d      	orrs	r5, r7
 800a28a:	f843 5b04 	str.w	r5, [r3], #4
 800a28e:	f852 5b04 	ldr.w	r5, [r2], #4
 800a292:	40cd      	lsrs	r5, r1
 800a294:	e7e4      	b.n	800a260 <rshift+0x3c>
 800a296:	4623      	mov	r3, r4
 800a298:	e7e8      	b.n	800a26c <rshift+0x48>

0800a29a <__hexdig_fun>:
 800a29a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a29e:	2b09      	cmp	r3, #9
 800a2a0:	d802      	bhi.n	800a2a8 <__hexdig_fun+0xe>
 800a2a2:	3820      	subs	r0, #32
 800a2a4:	b2c0      	uxtb	r0, r0
 800a2a6:	4770      	bx	lr
 800a2a8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a2ac:	2b05      	cmp	r3, #5
 800a2ae:	d801      	bhi.n	800a2b4 <__hexdig_fun+0x1a>
 800a2b0:	3847      	subs	r0, #71	; 0x47
 800a2b2:	e7f7      	b.n	800a2a4 <__hexdig_fun+0xa>
 800a2b4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a2b8:	2b05      	cmp	r3, #5
 800a2ba:	d801      	bhi.n	800a2c0 <__hexdig_fun+0x26>
 800a2bc:	3827      	subs	r0, #39	; 0x27
 800a2be:	e7f1      	b.n	800a2a4 <__hexdig_fun+0xa>
 800a2c0:	2000      	movs	r0, #0
 800a2c2:	4770      	bx	lr

0800a2c4 <__gethex>:
 800a2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c8:	b08b      	sub	sp, #44	; 0x2c
 800a2ca:	9002      	str	r0, [sp, #8]
 800a2cc:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a2ce:	468a      	mov	sl, r1
 800a2d0:	4690      	mov	r8, r2
 800a2d2:	9306      	str	r3, [sp, #24]
 800a2d4:	f000 fad1 	bl	800a87a <__localeconv_l>
 800a2d8:	6803      	ldr	r3, [r0, #0]
 800a2da:	f04f 0b00 	mov.w	fp, #0
 800a2de:	4618      	mov	r0, r3
 800a2e0:	9303      	str	r3, [sp, #12]
 800a2e2:	f7f5 ff35 	bl	8000150 <strlen>
 800a2e6:	9b03      	ldr	r3, [sp, #12]
 800a2e8:	9001      	str	r0, [sp, #4]
 800a2ea:	4403      	add	r3, r0
 800a2ec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a2f0:	9307      	str	r3, [sp, #28]
 800a2f2:	f8da 3000 	ldr.w	r3, [sl]
 800a2f6:	3302      	adds	r3, #2
 800a2f8:	461f      	mov	r7, r3
 800a2fa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a2fe:	2830      	cmp	r0, #48	; 0x30
 800a300:	d06c      	beq.n	800a3dc <__gethex+0x118>
 800a302:	f7ff ffca 	bl	800a29a <__hexdig_fun>
 800a306:	4604      	mov	r4, r0
 800a308:	2800      	cmp	r0, #0
 800a30a:	d16a      	bne.n	800a3e2 <__gethex+0x11e>
 800a30c:	9a01      	ldr	r2, [sp, #4]
 800a30e:	9903      	ldr	r1, [sp, #12]
 800a310:	4638      	mov	r0, r7
 800a312:	f001 fa5f 	bl	800b7d4 <strncmp>
 800a316:	2800      	cmp	r0, #0
 800a318:	d166      	bne.n	800a3e8 <__gethex+0x124>
 800a31a:	9b01      	ldr	r3, [sp, #4]
 800a31c:	5cf8      	ldrb	r0, [r7, r3]
 800a31e:	18fe      	adds	r6, r7, r3
 800a320:	f7ff ffbb 	bl	800a29a <__hexdig_fun>
 800a324:	2800      	cmp	r0, #0
 800a326:	d062      	beq.n	800a3ee <__gethex+0x12a>
 800a328:	4633      	mov	r3, r6
 800a32a:	7818      	ldrb	r0, [r3, #0]
 800a32c:	461f      	mov	r7, r3
 800a32e:	2830      	cmp	r0, #48	; 0x30
 800a330:	f103 0301 	add.w	r3, r3, #1
 800a334:	d0f9      	beq.n	800a32a <__gethex+0x66>
 800a336:	f7ff ffb0 	bl	800a29a <__hexdig_fun>
 800a33a:	fab0 f580 	clz	r5, r0
 800a33e:	4634      	mov	r4, r6
 800a340:	f04f 0b01 	mov.w	fp, #1
 800a344:	096d      	lsrs	r5, r5, #5
 800a346:	463a      	mov	r2, r7
 800a348:	4616      	mov	r6, r2
 800a34a:	7830      	ldrb	r0, [r6, #0]
 800a34c:	3201      	adds	r2, #1
 800a34e:	f7ff ffa4 	bl	800a29a <__hexdig_fun>
 800a352:	2800      	cmp	r0, #0
 800a354:	d1f8      	bne.n	800a348 <__gethex+0x84>
 800a356:	9a01      	ldr	r2, [sp, #4]
 800a358:	9903      	ldr	r1, [sp, #12]
 800a35a:	4630      	mov	r0, r6
 800a35c:	f001 fa3a 	bl	800b7d4 <strncmp>
 800a360:	b950      	cbnz	r0, 800a378 <__gethex+0xb4>
 800a362:	b954      	cbnz	r4, 800a37a <__gethex+0xb6>
 800a364:	9b01      	ldr	r3, [sp, #4]
 800a366:	18f4      	adds	r4, r6, r3
 800a368:	4622      	mov	r2, r4
 800a36a:	4616      	mov	r6, r2
 800a36c:	7830      	ldrb	r0, [r6, #0]
 800a36e:	3201      	adds	r2, #1
 800a370:	f7ff ff93 	bl	800a29a <__hexdig_fun>
 800a374:	2800      	cmp	r0, #0
 800a376:	d1f8      	bne.n	800a36a <__gethex+0xa6>
 800a378:	b10c      	cbz	r4, 800a37e <__gethex+0xba>
 800a37a:	1ba4      	subs	r4, r4, r6
 800a37c:	00a4      	lsls	r4, r4, #2
 800a37e:	7833      	ldrb	r3, [r6, #0]
 800a380:	2b50      	cmp	r3, #80	; 0x50
 800a382:	d001      	beq.n	800a388 <__gethex+0xc4>
 800a384:	2b70      	cmp	r3, #112	; 0x70
 800a386:	d140      	bne.n	800a40a <__gethex+0x146>
 800a388:	7873      	ldrb	r3, [r6, #1]
 800a38a:	2b2b      	cmp	r3, #43	; 0x2b
 800a38c:	d031      	beq.n	800a3f2 <__gethex+0x12e>
 800a38e:	2b2d      	cmp	r3, #45	; 0x2d
 800a390:	d033      	beq.n	800a3fa <__gethex+0x136>
 800a392:	f04f 0900 	mov.w	r9, #0
 800a396:	1c71      	adds	r1, r6, #1
 800a398:	7808      	ldrb	r0, [r1, #0]
 800a39a:	f7ff ff7e 	bl	800a29a <__hexdig_fun>
 800a39e:	1e43      	subs	r3, r0, #1
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b18      	cmp	r3, #24
 800a3a4:	d831      	bhi.n	800a40a <__gethex+0x146>
 800a3a6:	f1a0 0210 	sub.w	r2, r0, #16
 800a3aa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a3ae:	f7ff ff74 	bl	800a29a <__hexdig_fun>
 800a3b2:	1e43      	subs	r3, r0, #1
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	2b18      	cmp	r3, #24
 800a3b8:	d922      	bls.n	800a400 <__gethex+0x13c>
 800a3ba:	f1b9 0f00 	cmp.w	r9, #0
 800a3be:	d000      	beq.n	800a3c2 <__gethex+0xfe>
 800a3c0:	4252      	negs	r2, r2
 800a3c2:	4414      	add	r4, r2
 800a3c4:	f8ca 1000 	str.w	r1, [sl]
 800a3c8:	b30d      	cbz	r5, 800a40e <__gethex+0x14a>
 800a3ca:	f1bb 0f00 	cmp.w	fp, #0
 800a3ce:	bf0c      	ite	eq
 800a3d0:	2706      	moveq	r7, #6
 800a3d2:	2700      	movne	r7, #0
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	b00b      	add	sp, #44	; 0x2c
 800a3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3dc:	f10b 0b01 	add.w	fp, fp, #1
 800a3e0:	e78a      	b.n	800a2f8 <__gethex+0x34>
 800a3e2:	2500      	movs	r5, #0
 800a3e4:	462c      	mov	r4, r5
 800a3e6:	e7ae      	b.n	800a346 <__gethex+0x82>
 800a3e8:	463e      	mov	r6, r7
 800a3ea:	2501      	movs	r5, #1
 800a3ec:	e7c7      	b.n	800a37e <__gethex+0xba>
 800a3ee:	4604      	mov	r4, r0
 800a3f0:	e7fb      	b.n	800a3ea <__gethex+0x126>
 800a3f2:	f04f 0900 	mov.w	r9, #0
 800a3f6:	1cb1      	adds	r1, r6, #2
 800a3f8:	e7ce      	b.n	800a398 <__gethex+0xd4>
 800a3fa:	f04f 0901 	mov.w	r9, #1
 800a3fe:	e7fa      	b.n	800a3f6 <__gethex+0x132>
 800a400:	230a      	movs	r3, #10
 800a402:	fb03 0202 	mla	r2, r3, r2, r0
 800a406:	3a10      	subs	r2, #16
 800a408:	e7cf      	b.n	800a3aa <__gethex+0xe6>
 800a40a:	4631      	mov	r1, r6
 800a40c:	e7da      	b.n	800a3c4 <__gethex+0x100>
 800a40e:	4629      	mov	r1, r5
 800a410:	1bf3      	subs	r3, r6, r7
 800a412:	3b01      	subs	r3, #1
 800a414:	2b07      	cmp	r3, #7
 800a416:	dc49      	bgt.n	800a4ac <__gethex+0x1e8>
 800a418:	9802      	ldr	r0, [sp, #8]
 800a41a:	f000 fa4d 	bl	800a8b8 <_Balloc>
 800a41e:	f04f 0b00 	mov.w	fp, #0
 800a422:	4605      	mov	r5, r0
 800a424:	46da      	mov	sl, fp
 800a426:	9b01      	ldr	r3, [sp, #4]
 800a428:	f100 0914 	add.w	r9, r0, #20
 800a42c:	f1c3 0301 	rsb	r3, r3, #1
 800a430:	f8cd 9010 	str.w	r9, [sp, #16]
 800a434:	9308      	str	r3, [sp, #32]
 800a436:	42b7      	cmp	r7, r6
 800a438:	d33b      	bcc.n	800a4b2 <__gethex+0x1ee>
 800a43a:	9804      	ldr	r0, [sp, #16]
 800a43c:	f840 ab04 	str.w	sl, [r0], #4
 800a440:	eba0 0009 	sub.w	r0, r0, r9
 800a444:	1080      	asrs	r0, r0, #2
 800a446:	6128      	str	r0, [r5, #16]
 800a448:	0147      	lsls	r7, r0, #5
 800a44a:	4650      	mov	r0, sl
 800a44c:	f000 faf8 	bl	800aa40 <__hi0bits>
 800a450:	f8d8 6000 	ldr.w	r6, [r8]
 800a454:	1a3f      	subs	r7, r7, r0
 800a456:	42b7      	cmp	r7, r6
 800a458:	dd64      	ble.n	800a524 <__gethex+0x260>
 800a45a:	1bbf      	subs	r7, r7, r6
 800a45c:	4639      	mov	r1, r7
 800a45e:	4628      	mov	r0, r5
 800a460:	f000 fe1e 	bl	800b0a0 <__any_on>
 800a464:	4682      	mov	sl, r0
 800a466:	b178      	cbz	r0, 800a488 <__gethex+0x1c4>
 800a468:	f04f 0a01 	mov.w	sl, #1
 800a46c:	1e7b      	subs	r3, r7, #1
 800a46e:	1159      	asrs	r1, r3, #5
 800a470:	f003 021f 	and.w	r2, r3, #31
 800a474:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a478:	fa0a f202 	lsl.w	r2, sl, r2
 800a47c:	420a      	tst	r2, r1
 800a47e:	d003      	beq.n	800a488 <__gethex+0x1c4>
 800a480:	4553      	cmp	r3, sl
 800a482:	dc46      	bgt.n	800a512 <__gethex+0x24e>
 800a484:	f04f 0a02 	mov.w	sl, #2
 800a488:	4639      	mov	r1, r7
 800a48a:	4628      	mov	r0, r5
 800a48c:	f7ff feca 	bl	800a224 <rshift>
 800a490:	443c      	add	r4, r7
 800a492:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a496:	42a3      	cmp	r3, r4
 800a498:	da52      	bge.n	800a540 <__gethex+0x27c>
 800a49a:	4629      	mov	r1, r5
 800a49c:	9802      	ldr	r0, [sp, #8]
 800a49e:	f000 fa3f 	bl	800a920 <_Bfree>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a4a6:	27a3      	movs	r7, #163	; 0xa3
 800a4a8:	6013      	str	r3, [r2, #0]
 800a4aa:	e793      	b.n	800a3d4 <__gethex+0x110>
 800a4ac:	3101      	adds	r1, #1
 800a4ae:	105b      	asrs	r3, r3, #1
 800a4b0:	e7b0      	b.n	800a414 <__gethex+0x150>
 800a4b2:	1e73      	subs	r3, r6, #1
 800a4b4:	9305      	str	r3, [sp, #20]
 800a4b6:	9a07      	ldr	r2, [sp, #28]
 800a4b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d018      	beq.n	800a4f2 <__gethex+0x22e>
 800a4c0:	f1bb 0f20 	cmp.w	fp, #32
 800a4c4:	d107      	bne.n	800a4d6 <__gethex+0x212>
 800a4c6:	9b04      	ldr	r3, [sp, #16]
 800a4c8:	f8c3 a000 	str.w	sl, [r3]
 800a4cc:	f04f 0a00 	mov.w	sl, #0
 800a4d0:	46d3      	mov	fp, sl
 800a4d2:	3304      	adds	r3, #4
 800a4d4:	9304      	str	r3, [sp, #16]
 800a4d6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a4da:	f7ff fede 	bl	800a29a <__hexdig_fun>
 800a4de:	f000 000f 	and.w	r0, r0, #15
 800a4e2:	fa00 f00b 	lsl.w	r0, r0, fp
 800a4e6:	ea4a 0a00 	orr.w	sl, sl, r0
 800a4ea:	f10b 0b04 	add.w	fp, fp, #4
 800a4ee:	9b05      	ldr	r3, [sp, #20]
 800a4f0:	e00d      	b.n	800a50e <__gethex+0x24a>
 800a4f2:	9b05      	ldr	r3, [sp, #20]
 800a4f4:	9a08      	ldr	r2, [sp, #32]
 800a4f6:	4413      	add	r3, r2
 800a4f8:	42bb      	cmp	r3, r7
 800a4fa:	d3e1      	bcc.n	800a4c0 <__gethex+0x1fc>
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	9a01      	ldr	r2, [sp, #4]
 800a500:	9903      	ldr	r1, [sp, #12]
 800a502:	9309      	str	r3, [sp, #36]	; 0x24
 800a504:	f001 f966 	bl	800b7d4 <strncmp>
 800a508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a50a:	2800      	cmp	r0, #0
 800a50c:	d1d8      	bne.n	800a4c0 <__gethex+0x1fc>
 800a50e:	461e      	mov	r6, r3
 800a510:	e791      	b.n	800a436 <__gethex+0x172>
 800a512:	1eb9      	subs	r1, r7, #2
 800a514:	4628      	mov	r0, r5
 800a516:	f000 fdc3 	bl	800b0a0 <__any_on>
 800a51a:	2800      	cmp	r0, #0
 800a51c:	d0b2      	beq.n	800a484 <__gethex+0x1c0>
 800a51e:	f04f 0a03 	mov.w	sl, #3
 800a522:	e7b1      	b.n	800a488 <__gethex+0x1c4>
 800a524:	da09      	bge.n	800a53a <__gethex+0x276>
 800a526:	1bf7      	subs	r7, r6, r7
 800a528:	4629      	mov	r1, r5
 800a52a:	463a      	mov	r2, r7
 800a52c:	9802      	ldr	r0, [sp, #8]
 800a52e:	f000 fbc1 	bl	800acb4 <__lshift>
 800a532:	4605      	mov	r5, r0
 800a534:	1be4      	subs	r4, r4, r7
 800a536:	f100 0914 	add.w	r9, r0, #20
 800a53a:	f04f 0a00 	mov.w	sl, #0
 800a53e:	e7a8      	b.n	800a492 <__gethex+0x1ce>
 800a540:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a544:	42a0      	cmp	r0, r4
 800a546:	dd6b      	ble.n	800a620 <__gethex+0x35c>
 800a548:	1b04      	subs	r4, r0, r4
 800a54a:	42a6      	cmp	r6, r4
 800a54c:	dc2e      	bgt.n	800a5ac <__gethex+0x2e8>
 800a54e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a552:	2b02      	cmp	r3, #2
 800a554:	d022      	beq.n	800a59c <__gethex+0x2d8>
 800a556:	2b03      	cmp	r3, #3
 800a558:	d024      	beq.n	800a5a4 <__gethex+0x2e0>
 800a55a:	2b01      	cmp	r3, #1
 800a55c:	d115      	bne.n	800a58a <__gethex+0x2c6>
 800a55e:	42a6      	cmp	r6, r4
 800a560:	d113      	bne.n	800a58a <__gethex+0x2c6>
 800a562:	2e01      	cmp	r6, #1
 800a564:	dc0b      	bgt.n	800a57e <__gethex+0x2ba>
 800a566:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a56a:	9a06      	ldr	r2, [sp, #24]
 800a56c:	2762      	movs	r7, #98	; 0x62
 800a56e:	6013      	str	r3, [r2, #0]
 800a570:	2301      	movs	r3, #1
 800a572:	612b      	str	r3, [r5, #16]
 800a574:	f8c9 3000 	str.w	r3, [r9]
 800a578:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a57a:	601d      	str	r5, [r3, #0]
 800a57c:	e72a      	b.n	800a3d4 <__gethex+0x110>
 800a57e:	1e71      	subs	r1, r6, #1
 800a580:	4628      	mov	r0, r5
 800a582:	f000 fd8d 	bl	800b0a0 <__any_on>
 800a586:	2800      	cmp	r0, #0
 800a588:	d1ed      	bne.n	800a566 <__gethex+0x2a2>
 800a58a:	4629      	mov	r1, r5
 800a58c:	9802      	ldr	r0, [sp, #8]
 800a58e:	f000 f9c7 	bl	800a920 <_Bfree>
 800a592:	2300      	movs	r3, #0
 800a594:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a596:	2750      	movs	r7, #80	; 0x50
 800a598:	6013      	str	r3, [r2, #0]
 800a59a:	e71b      	b.n	800a3d4 <__gethex+0x110>
 800a59c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d0e1      	beq.n	800a566 <__gethex+0x2a2>
 800a5a2:	e7f2      	b.n	800a58a <__gethex+0x2c6>
 800a5a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d1dd      	bne.n	800a566 <__gethex+0x2a2>
 800a5aa:	e7ee      	b.n	800a58a <__gethex+0x2c6>
 800a5ac:	1e67      	subs	r7, r4, #1
 800a5ae:	f1ba 0f00 	cmp.w	sl, #0
 800a5b2:	d132      	bne.n	800a61a <__gethex+0x356>
 800a5b4:	b127      	cbz	r7, 800a5c0 <__gethex+0x2fc>
 800a5b6:	4639      	mov	r1, r7
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	f000 fd71 	bl	800b0a0 <__any_on>
 800a5be:	4682      	mov	sl, r0
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	117a      	asrs	r2, r7, #5
 800a5c4:	f007 071f 	and.w	r7, r7, #31
 800a5c8:	fa03 f707 	lsl.w	r7, r3, r7
 800a5cc:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	421f      	tst	r7, r3
 800a5d4:	f04f 0702 	mov.w	r7, #2
 800a5d8:	4628      	mov	r0, r5
 800a5da:	bf18      	it	ne
 800a5dc:	f04a 0a02 	orrne.w	sl, sl, #2
 800a5e0:	1b36      	subs	r6, r6, r4
 800a5e2:	f7ff fe1f 	bl	800a224 <rshift>
 800a5e6:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a5ea:	f1ba 0f00 	cmp.w	sl, #0
 800a5ee:	d048      	beq.n	800a682 <__gethex+0x3be>
 800a5f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a5f4:	2b02      	cmp	r3, #2
 800a5f6:	d015      	beq.n	800a624 <__gethex+0x360>
 800a5f8:	2b03      	cmp	r3, #3
 800a5fa:	d017      	beq.n	800a62c <__gethex+0x368>
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d109      	bne.n	800a614 <__gethex+0x350>
 800a600:	f01a 0f02 	tst.w	sl, #2
 800a604:	d006      	beq.n	800a614 <__gethex+0x350>
 800a606:	f8d9 3000 	ldr.w	r3, [r9]
 800a60a:	ea4a 0a03 	orr.w	sl, sl, r3
 800a60e:	f01a 0f01 	tst.w	sl, #1
 800a612:	d10e      	bne.n	800a632 <__gethex+0x36e>
 800a614:	f047 0710 	orr.w	r7, r7, #16
 800a618:	e033      	b.n	800a682 <__gethex+0x3be>
 800a61a:	f04f 0a01 	mov.w	sl, #1
 800a61e:	e7cf      	b.n	800a5c0 <__gethex+0x2fc>
 800a620:	2701      	movs	r7, #1
 800a622:	e7e2      	b.n	800a5ea <__gethex+0x326>
 800a624:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a626:	f1c3 0301 	rsb	r3, r3, #1
 800a62a:	9315      	str	r3, [sp, #84]	; 0x54
 800a62c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d0f0      	beq.n	800a614 <__gethex+0x350>
 800a632:	f04f 0c00 	mov.w	ip, #0
 800a636:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a63a:	f105 0314 	add.w	r3, r5, #20
 800a63e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a642:	eb03 010a 	add.w	r1, r3, sl
 800a646:	4618      	mov	r0, r3
 800a648:	f853 2b04 	ldr.w	r2, [r3], #4
 800a64c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800a650:	d01c      	beq.n	800a68c <__gethex+0x3c8>
 800a652:	3201      	adds	r2, #1
 800a654:	6002      	str	r2, [r0, #0]
 800a656:	2f02      	cmp	r7, #2
 800a658:	f105 0314 	add.w	r3, r5, #20
 800a65c:	d138      	bne.n	800a6d0 <__gethex+0x40c>
 800a65e:	f8d8 2000 	ldr.w	r2, [r8]
 800a662:	3a01      	subs	r2, #1
 800a664:	42b2      	cmp	r2, r6
 800a666:	d10a      	bne.n	800a67e <__gethex+0x3ba>
 800a668:	2201      	movs	r2, #1
 800a66a:	1171      	asrs	r1, r6, #5
 800a66c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a670:	f006 061f 	and.w	r6, r6, #31
 800a674:	fa02 f606 	lsl.w	r6, r2, r6
 800a678:	421e      	tst	r6, r3
 800a67a:	bf18      	it	ne
 800a67c:	4617      	movne	r7, r2
 800a67e:	f047 0720 	orr.w	r7, r7, #32
 800a682:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a684:	601d      	str	r5, [r3, #0]
 800a686:	9b06      	ldr	r3, [sp, #24]
 800a688:	601c      	str	r4, [r3, #0]
 800a68a:	e6a3      	b.n	800a3d4 <__gethex+0x110>
 800a68c:	4299      	cmp	r1, r3
 800a68e:	f843 cc04 	str.w	ip, [r3, #-4]
 800a692:	d8d8      	bhi.n	800a646 <__gethex+0x382>
 800a694:	68ab      	ldr	r3, [r5, #8]
 800a696:	4599      	cmp	r9, r3
 800a698:	db12      	blt.n	800a6c0 <__gethex+0x3fc>
 800a69a:	6869      	ldr	r1, [r5, #4]
 800a69c:	9802      	ldr	r0, [sp, #8]
 800a69e:	3101      	adds	r1, #1
 800a6a0:	f000 f90a 	bl	800a8b8 <_Balloc>
 800a6a4:	4683      	mov	fp, r0
 800a6a6:	692a      	ldr	r2, [r5, #16]
 800a6a8:	f105 010c 	add.w	r1, r5, #12
 800a6ac:	3202      	adds	r2, #2
 800a6ae:	0092      	lsls	r2, r2, #2
 800a6b0:	300c      	adds	r0, #12
 800a6b2:	f000 f8f6 	bl	800a8a2 <memcpy>
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	9802      	ldr	r0, [sp, #8]
 800a6ba:	f000 f931 	bl	800a920 <_Bfree>
 800a6be:	465d      	mov	r5, fp
 800a6c0:	692b      	ldr	r3, [r5, #16]
 800a6c2:	1c5a      	adds	r2, r3, #1
 800a6c4:	612a      	str	r2, [r5, #16]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a6cc:	615a      	str	r2, [r3, #20]
 800a6ce:	e7c2      	b.n	800a656 <__gethex+0x392>
 800a6d0:	692a      	ldr	r2, [r5, #16]
 800a6d2:	454a      	cmp	r2, r9
 800a6d4:	dd0b      	ble.n	800a6ee <__gethex+0x42a>
 800a6d6:	2101      	movs	r1, #1
 800a6d8:	4628      	mov	r0, r5
 800a6da:	f7ff fda3 	bl	800a224 <rshift>
 800a6de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6e2:	3401      	adds	r4, #1
 800a6e4:	42a3      	cmp	r3, r4
 800a6e6:	f6ff aed8 	blt.w	800a49a <__gethex+0x1d6>
 800a6ea:	2701      	movs	r7, #1
 800a6ec:	e7c7      	b.n	800a67e <__gethex+0x3ba>
 800a6ee:	f016 061f 	ands.w	r6, r6, #31
 800a6f2:	d0fa      	beq.n	800a6ea <__gethex+0x426>
 800a6f4:	449a      	add	sl, r3
 800a6f6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a6fa:	f000 f9a1 	bl	800aa40 <__hi0bits>
 800a6fe:	f1c6 0620 	rsb	r6, r6, #32
 800a702:	42b0      	cmp	r0, r6
 800a704:	dbe7      	blt.n	800a6d6 <__gethex+0x412>
 800a706:	e7f0      	b.n	800a6ea <__gethex+0x426>

0800a708 <L_shift>:
 800a708:	f1c2 0208 	rsb	r2, r2, #8
 800a70c:	0092      	lsls	r2, r2, #2
 800a70e:	b570      	push	{r4, r5, r6, lr}
 800a710:	f1c2 0620 	rsb	r6, r2, #32
 800a714:	6843      	ldr	r3, [r0, #4]
 800a716:	6804      	ldr	r4, [r0, #0]
 800a718:	fa03 f506 	lsl.w	r5, r3, r6
 800a71c:	432c      	orrs	r4, r5
 800a71e:	40d3      	lsrs	r3, r2
 800a720:	6004      	str	r4, [r0, #0]
 800a722:	f840 3f04 	str.w	r3, [r0, #4]!
 800a726:	4288      	cmp	r0, r1
 800a728:	d3f4      	bcc.n	800a714 <L_shift+0xc>
 800a72a:	bd70      	pop	{r4, r5, r6, pc}

0800a72c <__match>:
 800a72c:	b530      	push	{r4, r5, lr}
 800a72e:	6803      	ldr	r3, [r0, #0]
 800a730:	3301      	adds	r3, #1
 800a732:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a736:	b914      	cbnz	r4, 800a73e <__match+0x12>
 800a738:	6003      	str	r3, [r0, #0]
 800a73a:	2001      	movs	r0, #1
 800a73c:	bd30      	pop	{r4, r5, pc}
 800a73e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a742:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a746:	2d19      	cmp	r5, #25
 800a748:	bf98      	it	ls
 800a74a:	3220      	addls	r2, #32
 800a74c:	42a2      	cmp	r2, r4
 800a74e:	d0f0      	beq.n	800a732 <__match+0x6>
 800a750:	2000      	movs	r0, #0
 800a752:	e7f3      	b.n	800a73c <__match+0x10>

0800a754 <__hexnan>:
 800a754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a758:	2500      	movs	r5, #0
 800a75a:	680b      	ldr	r3, [r1, #0]
 800a75c:	4682      	mov	sl, r0
 800a75e:	115f      	asrs	r7, r3, #5
 800a760:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a764:	f013 031f 	ands.w	r3, r3, #31
 800a768:	bf18      	it	ne
 800a76a:	3704      	addne	r7, #4
 800a76c:	1f3e      	subs	r6, r7, #4
 800a76e:	4690      	mov	r8, r2
 800a770:	46b1      	mov	r9, r6
 800a772:	4634      	mov	r4, r6
 800a774:	46ab      	mov	fp, r5
 800a776:	b087      	sub	sp, #28
 800a778:	6801      	ldr	r1, [r0, #0]
 800a77a:	9301      	str	r3, [sp, #4]
 800a77c:	f847 5c04 	str.w	r5, [r7, #-4]
 800a780:	9502      	str	r5, [sp, #8]
 800a782:	784a      	ldrb	r2, [r1, #1]
 800a784:	1c4b      	adds	r3, r1, #1
 800a786:	9303      	str	r3, [sp, #12]
 800a788:	b342      	cbz	r2, 800a7dc <__hexnan+0x88>
 800a78a:	4610      	mov	r0, r2
 800a78c:	9105      	str	r1, [sp, #20]
 800a78e:	9204      	str	r2, [sp, #16]
 800a790:	f7ff fd83 	bl	800a29a <__hexdig_fun>
 800a794:	2800      	cmp	r0, #0
 800a796:	d143      	bne.n	800a820 <__hexnan+0xcc>
 800a798:	9a04      	ldr	r2, [sp, #16]
 800a79a:	9905      	ldr	r1, [sp, #20]
 800a79c:	2a20      	cmp	r2, #32
 800a79e:	d818      	bhi.n	800a7d2 <__hexnan+0x7e>
 800a7a0:	9b02      	ldr	r3, [sp, #8]
 800a7a2:	459b      	cmp	fp, r3
 800a7a4:	dd13      	ble.n	800a7ce <__hexnan+0x7a>
 800a7a6:	454c      	cmp	r4, r9
 800a7a8:	d206      	bcs.n	800a7b8 <__hexnan+0x64>
 800a7aa:	2d07      	cmp	r5, #7
 800a7ac:	dc04      	bgt.n	800a7b8 <__hexnan+0x64>
 800a7ae:	462a      	mov	r2, r5
 800a7b0:	4649      	mov	r1, r9
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f7ff ffa8 	bl	800a708 <L_shift>
 800a7b8:	4544      	cmp	r4, r8
 800a7ba:	d944      	bls.n	800a846 <__hexnan+0xf2>
 800a7bc:	2300      	movs	r3, #0
 800a7be:	f1a4 0904 	sub.w	r9, r4, #4
 800a7c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7c6:	461d      	mov	r5, r3
 800a7c8:	464c      	mov	r4, r9
 800a7ca:	f8cd b008 	str.w	fp, [sp, #8]
 800a7ce:	9903      	ldr	r1, [sp, #12]
 800a7d0:	e7d7      	b.n	800a782 <__hexnan+0x2e>
 800a7d2:	2a29      	cmp	r2, #41	; 0x29
 800a7d4:	d14a      	bne.n	800a86c <__hexnan+0x118>
 800a7d6:	3102      	adds	r1, #2
 800a7d8:	f8ca 1000 	str.w	r1, [sl]
 800a7dc:	f1bb 0f00 	cmp.w	fp, #0
 800a7e0:	d044      	beq.n	800a86c <__hexnan+0x118>
 800a7e2:	454c      	cmp	r4, r9
 800a7e4:	d206      	bcs.n	800a7f4 <__hexnan+0xa0>
 800a7e6:	2d07      	cmp	r5, #7
 800a7e8:	dc04      	bgt.n	800a7f4 <__hexnan+0xa0>
 800a7ea:	462a      	mov	r2, r5
 800a7ec:	4649      	mov	r1, r9
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f7ff ff8a 	bl	800a708 <L_shift>
 800a7f4:	4544      	cmp	r4, r8
 800a7f6:	d928      	bls.n	800a84a <__hexnan+0xf6>
 800a7f8:	4643      	mov	r3, r8
 800a7fa:	f854 2b04 	ldr.w	r2, [r4], #4
 800a7fe:	42a6      	cmp	r6, r4
 800a800:	f843 2b04 	str.w	r2, [r3], #4
 800a804:	d2f9      	bcs.n	800a7fa <__hexnan+0xa6>
 800a806:	2200      	movs	r2, #0
 800a808:	f843 2b04 	str.w	r2, [r3], #4
 800a80c:	429e      	cmp	r6, r3
 800a80e:	d2fb      	bcs.n	800a808 <__hexnan+0xb4>
 800a810:	6833      	ldr	r3, [r6, #0]
 800a812:	b91b      	cbnz	r3, 800a81c <__hexnan+0xc8>
 800a814:	4546      	cmp	r6, r8
 800a816:	d127      	bne.n	800a868 <__hexnan+0x114>
 800a818:	2301      	movs	r3, #1
 800a81a:	6033      	str	r3, [r6, #0]
 800a81c:	2005      	movs	r0, #5
 800a81e:	e026      	b.n	800a86e <__hexnan+0x11a>
 800a820:	3501      	adds	r5, #1
 800a822:	2d08      	cmp	r5, #8
 800a824:	f10b 0b01 	add.w	fp, fp, #1
 800a828:	dd06      	ble.n	800a838 <__hexnan+0xe4>
 800a82a:	4544      	cmp	r4, r8
 800a82c:	d9cf      	bls.n	800a7ce <__hexnan+0x7a>
 800a82e:	2300      	movs	r3, #0
 800a830:	2501      	movs	r5, #1
 800a832:	f844 3c04 	str.w	r3, [r4, #-4]
 800a836:	3c04      	subs	r4, #4
 800a838:	6822      	ldr	r2, [r4, #0]
 800a83a:	f000 000f 	and.w	r0, r0, #15
 800a83e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a842:	6020      	str	r0, [r4, #0]
 800a844:	e7c3      	b.n	800a7ce <__hexnan+0x7a>
 800a846:	2508      	movs	r5, #8
 800a848:	e7c1      	b.n	800a7ce <__hexnan+0x7a>
 800a84a:	9b01      	ldr	r3, [sp, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d0df      	beq.n	800a810 <__hexnan+0xbc>
 800a850:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a854:	f1c3 0320 	rsb	r3, r3, #32
 800a858:	fa22 f303 	lsr.w	r3, r2, r3
 800a85c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a860:	401a      	ands	r2, r3
 800a862:	f847 2c04 	str.w	r2, [r7, #-4]
 800a866:	e7d3      	b.n	800a810 <__hexnan+0xbc>
 800a868:	3e04      	subs	r6, #4
 800a86a:	e7d1      	b.n	800a810 <__hexnan+0xbc>
 800a86c:	2004      	movs	r0, #4
 800a86e:	b007      	add	sp, #28
 800a870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a874 <__locale_ctype_ptr_l>:
 800a874:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a878:	4770      	bx	lr

0800a87a <__localeconv_l>:
 800a87a:	30f0      	adds	r0, #240	; 0xf0
 800a87c:	4770      	bx	lr

0800a87e <__ascii_mbtowc>:
 800a87e:	b082      	sub	sp, #8
 800a880:	b901      	cbnz	r1, 800a884 <__ascii_mbtowc+0x6>
 800a882:	a901      	add	r1, sp, #4
 800a884:	b142      	cbz	r2, 800a898 <__ascii_mbtowc+0x1a>
 800a886:	b14b      	cbz	r3, 800a89c <__ascii_mbtowc+0x1e>
 800a888:	7813      	ldrb	r3, [r2, #0]
 800a88a:	600b      	str	r3, [r1, #0]
 800a88c:	7812      	ldrb	r2, [r2, #0]
 800a88e:	1c10      	adds	r0, r2, #0
 800a890:	bf18      	it	ne
 800a892:	2001      	movne	r0, #1
 800a894:	b002      	add	sp, #8
 800a896:	4770      	bx	lr
 800a898:	4610      	mov	r0, r2
 800a89a:	e7fb      	b.n	800a894 <__ascii_mbtowc+0x16>
 800a89c:	f06f 0001 	mvn.w	r0, #1
 800a8a0:	e7f8      	b.n	800a894 <__ascii_mbtowc+0x16>

0800a8a2 <memcpy>:
 800a8a2:	b510      	push	{r4, lr}
 800a8a4:	1e43      	subs	r3, r0, #1
 800a8a6:	440a      	add	r2, r1
 800a8a8:	4291      	cmp	r1, r2
 800a8aa:	d100      	bne.n	800a8ae <memcpy+0xc>
 800a8ac:	bd10      	pop	{r4, pc}
 800a8ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8b6:	e7f7      	b.n	800a8a8 <memcpy+0x6>

0800a8b8 <_Balloc>:
 800a8b8:	b570      	push	{r4, r5, r6, lr}
 800a8ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a8bc:	4604      	mov	r4, r0
 800a8be:	460e      	mov	r6, r1
 800a8c0:	b93d      	cbnz	r5, 800a8d2 <_Balloc+0x1a>
 800a8c2:	2010      	movs	r0, #16
 800a8c4:	f001 fde8 	bl	800c498 <malloc>
 800a8c8:	6260      	str	r0, [r4, #36]	; 0x24
 800a8ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a8ce:	6005      	str	r5, [r0, #0]
 800a8d0:	60c5      	str	r5, [r0, #12]
 800a8d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a8d4:	68eb      	ldr	r3, [r5, #12]
 800a8d6:	b183      	cbz	r3, 800a8fa <_Balloc+0x42>
 800a8d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a8da:	68db      	ldr	r3, [r3, #12]
 800a8dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a8e0:	b9b8      	cbnz	r0, 800a912 <_Balloc+0x5a>
 800a8e2:	2101      	movs	r1, #1
 800a8e4:	fa01 f506 	lsl.w	r5, r1, r6
 800a8e8:	1d6a      	adds	r2, r5, #5
 800a8ea:	0092      	lsls	r2, r2, #2
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	f000 fbf8 	bl	800b0e2 <_calloc_r>
 800a8f2:	b160      	cbz	r0, 800a90e <_Balloc+0x56>
 800a8f4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a8f8:	e00e      	b.n	800a918 <_Balloc+0x60>
 800a8fa:	2221      	movs	r2, #33	; 0x21
 800a8fc:	2104      	movs	r1, #4
 800a8fe:	4620      	mov	r0, r4
 800a900:	f000 fbef 	bl	800b0e2 <_calloc_r>
 800a904:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a906:	60e8      	str	r0, [r5, #12]
 800a908:	68db      	ldr	r3, [r3, #12]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d1e4      	bne.n	800a8d8 <_Balloc+0x20>
 800a90e:	2000      	movs	r0, #0
 800a910:	bd70      	pop	{r4, r5, r6, pc}
 800a912:	6802      	ldr	r2, [r0, #0]
 800a914:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a918:	2300      	movs	r3, #0
 800a91a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a91e:	e7f7      	b.n	800a910 <_Balloc+0x58>

0800a920 <_Bfree>:
 800a920:	b570      	push	{r4, r5, r6, lr}
 800a922:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a924:	4606      	mov	r6, r0
 800a926:	460d      	mov	r5, r1
 800a928:	b93c      	cbnz	r4, 800a93a <_Bfree+0x1a>
 800a92a:	2010      	movs	r0, #16
 800a92c:	f001 fdb4 	bl	800c498 <malloc>
 800a930:	6270      	str	r0, [r6, #36]	; 0x24
 800a932:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a936:	6004      	str	r4, [r0, #0]
 800a938:	60c4      	str	r4, [r0, #12]
 800a93a:	b13d      	cbz	r5, 800a94c <_Bfree+0x2c>
 800a93c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a93e:	686a      	ldr	r2, [r5, #4]
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a946:	6029      	str	r1, [r5, #0]
 800a948:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a94c:	bd70      	pop	{r4, r5, r6, pc}

0800a94e <__multadd>:
 800a94e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a952:	461f      	mov	r7, r3
 800a954:	4606      	mov	r6, r0
 800a956:	460c      	mov	r4, r1
 800a958:	2300      	movs	r3, #0
 800a95a:	690d      	ldr	r5, [r1, #16]
 800a95c:	f101 0c14 	add.w	ip, r1, #20
 800a960:	f8dc 0000 	ldr.w	r0, [ip]
 800a964:	3301      	adds	r3, #1
 800a966:	b281      	uxth	r1, r0
 800a968:	fb02 7101 	mla	r1, r2, r1, r7
 800a96c:	0c00      	lsrs	r0, r0, #16
 800a96e:	0c0f      	lsrs	r7, r1, #16
 800a970:	fb02 7000 	mla	r0, r2, r0, r7
 800a974:	b289      	uxth	r1, r1
 800a976:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a97a:	429d      	cmp	r5, r3
 800a97c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a980:	f84c 1b04 	str.w	r1, [ip], #4
 800a984:	dcec      	bgt.n	800a960 <__multadd+0x12>
 800a986:	b1d7      	cbz	r7, 800a9be <__multadd+0x70>
 800a988:	68a3      	ldr	r3, [r4, #8]
 800a98a:	42ab      	cmp	r3, r5
 800a98c:	dc12      	bgt.n	800a9b4 <__multadd+0x66>
 800a98e:	6861      	ldr	r1, [r4, #4]
 800a990:	4630      	mov	r0, r6
 800a992:	3101      	adds	r1, #1
 800a994:	f7ff ff90 	bl	800a8b8 <_Balloc>
 800a998:	4680      	mov	r8, r0
 800a99a:	6922      	ldr	r2, [r4, #16]
 800a99c:	f104 010c 	add.w	r1, r4, #12
 800a9a0:	3202      	adds	r2, #2
 800a9a2:	0092      	lsls	r2, r2, #2
 800a9a4:	300c      	adds	r0, #12
 800a9a6:	f7ff ff7c 	bl	800a8a2 <memcpy>
 800a9aa:	4621      	mov	r1, r4
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	f7ff ffb7 	bl	800a920 <_Bfree>
 800a9b2:	4644      	mov	r4, r8
 800a9b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a9b8:	3501      	adds	r5, #1
 800a9ba:	615f      	str	r7, [r3, #20]
 800a9bc:	6125      	str	r5, [r4, #16]
 800a9be:	4620      	mov	r0, r4
 800a9c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a9c4 <__s2b>:
 800a9c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9c8:	4615      	mov	r5, r2
 800a9ca:	2209      	movs	r2, #9
 800a9cc:	461f      	mov	r7, r3
 800a9ce:	3308      	adds	r3, #8
 800a9d0:	460c      	mov	r4, r1
 800a9d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9d6:	4606      	mov	r6, r0
 800a9d8:	2201      	movs	r2, #1
 800a9da:	2100      	movs	r1, #0
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	db20      	blt.n	800aa22 <__s2b+0x5e>
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f7ff ff69 	bl	800a8b8 <_Balloc>
 800a9e6:	9b08      	ldr	r3, [sp, #32]
 800a9e8:	2d09      	cmp	r5, #9
 800a9ea:	6143      	str	r3, [r0, #20]
 800a9ec:	f04f 0301 	mov.w	r3, #1
 800a9f0:	6103      	str	r3, [r0, #16]
 800a9f2:	dd19      	ble.n	800aa28 <__s2b+0x64>
 800a9f4:	f104 0809 	add.w	r8, r4, #9
 800a9f8:	46c1      	mov	r9, r8
 800a9fa:	442c      	add	r4, r5
 800a9fc:	f819 3b01 	ldrb.w	r3, [r9], #1
 800aa00:	4601      	mov	r1, r0
 800aa02:	3b30      	subs	r3, #48	; 0x30
 800aa04:	220a      	movs	r2, #10
 800aa06:	4630      	mov	r0, r6
 800aa08:	f7ff ffa1 	bl	800a94e <__multadd>
 800aa0c:	45a1      	cmp	r9, r4
 800aa0e:	d1f5      	bne.n	800a9fc <__s2b+0x38>
 800aa10:	eb08 0405 	add.w	r4, r8, r5
 800aa14:	3c08      	subs	r4, #8
 800aa16:	1b2d      	subs	r5, r5, r4
 800aa18:	1963      	adds	r3, r4, r5
 800aa1a:	42bb      	cmp	r3, r7
 800aa1c:	db07      	blt.n	800aa2e <__s2b+0x6a>
 800aa1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa22:	0052      	lsls	r2, r2, #1
 800aa24:	3101      	adds	r1, #1
 800aa26:	e7d9      	b.n	800a9dc <__s2b+0x18>
 800aa28:	340a      	adds	r4, #10
 800aa2a:	2509      	movs	r5, #9
 800aa2c:	e7f3      	b.n	800aa16 <__s2b+0x52>
 800aa2e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aa32:	4601      	mov	r1, r0
 800aa34:	3b30      	subs	r3, #48	; 0x30
 800aa36:	220a      	movs	r2, #10
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f7ff ff88 	bl	800a94e <__multadd>
 800aa3e:	e7eb      	b.n	800aa18 <__s2b+0x54>

0800aa40 <__hi0bits>:
 800aa40:	0c02      	lsrs	r2, r0, #16
 800aa42:	0412      	lsls	r2, r2, #16
 800aa44:	4603      	mov	r3, r0
 800aa46:	b9b2      	cbnz	r2, 800aa76 <__hi0bits+0x36>
 800aa48:	0403      	lsls	r3, r0, #16
 800aa4a:	2010      	movs	r0, #16
 800aa4c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800aa50:	bf04      	itt	eq
 800aa52:	021b      	lsleq	r3, r3, #8
 800aa54:	3008      	addeq	r0, #8
 800aa56:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aa5a:	bf04      	itt	eq
 800aa5c:	011b      	lsleq	r3, r3, #4
 800aa5e:	3004      	addeq	r0, #4
 800aa60:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aa64:	bf04      	itt	eq
 800aa66:	009b      	lsleq	r3, r3, #2
 800aa68:	3002      	addeq	r0, #2
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	db06      	blt.n	800aa7c <__hi0bits+0x3c>
 800aa6e:	005b      	lsls	r3, r3, #1
 800aa70:	d503      	bpl.n	800aa7a <__hi0bits+0x3a>
 800aa72:	3001      	adds	r0, #1
 800aa74:	4770      	bx	lr
 800aa76:	2000      	movs	r0, #0
 800aa78:	e7e8      	b.n	800aa4c <__hi0bits+0xc>
 800aa7a:	2020      	movs	r0, #32
 800aa7c:	4770      	bx	lr

0800aa7e <__lo0bits>:
 800aa7e:	6803      	ldr	r3, [r0, #0]
 800aa80:	4601      	mov	r1, r0
 800aa82:	f013 0207 	ands.w	r2, r3, #7
 800aa86:	d00b      	beq.n	800aaa0 <__lo0bits+0x22>
 800aa88:	07da      	lsls	r2, r3, #31
 800aa8a:	d423      	bmi.n	800aad4 <__lo0bits+0x56>
 800aa8c:	0798      	lsls	r0, r3, #30
 800aa8e:	bf49      	itett	mi
 800aa90:	085b      	lsrmi	r3, r3, #1
 800aa92:	089b      	lsrpl	r3, r3, #2
 800aa94:	2001      	movmi	r0, #1
 800aa96:	600b      	strmi	r3, [r1, #0]
 800aa98:	bf5c      	itt	pl
 800aa9a:	600b      	strpl	r3, [r1, #0]
 800aa9c:	2002      	movpl	r0, #2
 800aa9e:	4770      	bx	lr
 800aaa0:	b298      	uxth	r0, r3
 800aaa2:	b9a8      	cbnz	r0, 800aad0 <__lo0bits+0x52>
 800aaa4:	2010      	movs	r0, #16
 800aaa6:	0c1b      	lsrs	r3, r3, #16
 800aaa8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aaac:	bf04      	itt	eq
 800aaae:	0a1b      	lsreq	r3, r3, #8
 800aab0:	3008      	addeq	r0, #8
 800aab2:	071a      	lsls	r2, r3, #28
 800aab4:	bf04      	itt	eq
 800aab6:	091b      	lsreq	r3, r3, #4
 800aab8:	3004      	addeq	r0, #4
 800aaba:	079a      	lsls	r2, r3, #30
 800aabc:	bf04      	itt	eq
 800aabe:	089b      	lsreq	r3, r3, #2
 800aac0:	3002      	addeq	r0, #2
 800aac2:	07da      	lsls	r2, r3, #31
 800aac4:	d402      	bmi.n	800aacc <__lo0bits+0x4e>
 800aac6:	085b      	lsrs	r3, r3, #1
 800aac8:	d006      	beq.n	800aad8 <__lo0bits+0x5a>
 800aaca:	3001      	adds	r0, #1
 800aacc:	600b      	str	r3, [r1, #0]
 800aace:	4770      	bx	lr
 800aad0:	4610      	mov	r0, r2
 800aad2:	e7e9      	b.n	800aaa8 <__lo0bits+0x2a>
 800aad4:	2000      	movs	r0, #0
 800aad6:	4770      	bx	lr
 800aad8:	2020      	movs	r0, #32
 800aada:	4770      	bx	lr

0800aadc <__i2b>:
 800aadc:	b510      	push	{r4, lr}
 800aade:	460c      	mov	r4, r1
 800aae0:	2101      	movs	r1, #1
 800aae2:	f7ff fee9 	bl	800a8b8 <_Balloc>
 800aae6:	2201      	movs	r2, #1
 800aae8:	6144      	str	r4, [r0, #20]
 800aaea:	6102      	str	r2, [r0, #16]
 800aaec:	bd10      	pop	{r4, pc}

0800aaee <__multiply>:
 800aaee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf2:	4614      	mov	r4, r2
 800aaf4:	690a      	ldr	r2, [r1, #16]
 800aaf6:	6923      	ldr	r3, [r4, #16]
 800aaf8:	4688      	mov	r8, r1
 800aafa:	429a      	cmp	r2, r3
 800aafc:	bfbe      	ittt	lt
 800aafe:	460b      	movlt	r3, r1
 800ab00:	46a0      	movlt	r8, r4
 800ab02:	461c      	movlt	r4, r3
 800ab04:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ab08:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ab0c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ab14:	eb07 0609 	add.w	r6, r7, r9
 800ab18:	42b3      	cmp	r3, r6
 800ab1a:	bfb8      	it	lt
 800ab1c:	3101      	addlt	r1, #1
 800ab1e:	f7ff fecb 	bl	800a8b8 <_Balloc>
 800ab22:	f100 0514 	add.w	r5, r0, #20
 800ab26:	462b      	mov	r3, r5
 800ab28:	2200      	movs	r2, #0
 800ab2a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ab2e:	4573      	cmp	r3, lr
 800ab30:	d316      	bcc.n	800ab60 <__multiply+0x72>
 800ab32:	f104 0214 	add.w	r2, r4, #20
 800ab36:	f108 0114 	add.w	r1, r8, #20
 800ab3a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ab3e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ab42:	9300      	str	r3, [sp, #0]
 800ab44:	9b00      	ldr	r3, [sp, #0]
 800ab46:	9201      	str	r2, [sp, #4]
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d80c      	bhi.n	800ab66 <__multiply+0x78>
 800ab4c:	2e00      	cmp	r6, #0
 800ab4e:	dd03      	ble.n	800ab58 <__multiply+0x6a>
 800ab50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d05d      	beq.n	800ac14 <__multiply+0x126>
 800ab58:	6106      	str	r6, [r0, #16]
 800ab5a:	b003      	add	sp, #12
 800ab5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab60:	f843 2b04 	str.w	r2, [r3], #4
 800ab64:	e7e3      	b.n	800ab2e <__multiply+0x40>
 800ab66:	f8b2 b000 	ldrh.w	fp, [r2]
 800ab6a:	f1bb 0f00 	cmp.w	fp, #0
 800ab6e:	d023      	beq.n	800abb8 <__multiply+0xca>
 800ab70:	4689      	mov	r9, r1
 800ab72:	46ac      	mov	ip, r5
 800ab74:	f04f 0800 	mov.w	r8, #0
 800ab78:	f859 4b04 	ldr.w	r4, [r9], #4
 800ab7c:	f8dc a000 	ldr.w	sl, [ip]
 800ab80:	b2a3      	uxth	r3, r4
 800ab82:	fa1f fa8a 	uxth.w	sl, sl
 800ab86:	fb0b a303 	mla	r3, fp, r3, sl
 800ab8a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ab8e:	f8dc 4000 	ldr.w	r4, [ip]
 800ab92:	4443      	add	r3, r8
 800ab94:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ab98:	fb0b 840a 	mla	r4, fp, sl, r8
 800ab9c:	46e2      	mov	sl, ip
 800ab9e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800aba2:	b29b      	uxth	r3, r3
 800aba4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aba8:	454f      	cmp	r7, r9
 800abaa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800abae:	f84a 3b04 	str.w	r3, [sl], #4
 800abb2:	d82b      	bhi.n	800ac0c <__multiply+0x11e>
 800abb4:	f8cc 8004 	str.w	r8, [ip, #4]
 800abb8:	9b01      	ldr	r3, [sp, #4]
 800abba:	3204      	adds	r2, #4
 800abbc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800abc0:	f1ba 0f00 	cmp.w	sl, #0
 800abc4:	d020      	beq.n	800ac08 <__multiply+0x11a>
 800abc6:	4689      	mov	r9, r1
 800abc8:	46a8      	mov	r8, r5
 800abca:	f04f 0b00 	mov.w	fp, #0
 800abce:	682b      	ldr	r3, [r5, #0]
 800abd0:	f8b9 c000 	ldrh.w	ip, [r9]
 800abd4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800abd8:	b29b      	uxth	r3, r3
 800abda:	fb0a 440c 	mla	r4, sl, ip, r4
 800abde:	46c4      	mov	ip, r8
 800abe0:	445c      	add	r4, fp
 800abe2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800abe6:	f84c 3b04 	str.w	r3, [ip], #4
 800abea:	f859 3b04 	ldr.w	r3, [r9], #4
 800abee:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800abf2:	0c1b      	lsrs	r3, r3, #16
 800abf4:	fb0a b303 	mla	r3, sl, r3, fp
 800abf8:	454f      	cmp	r7, r9
 800abfa:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800abfe:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ac02:	d805      	bhi.n	800ac10 <__multiply+0x122>
 800ac04:	f8c8 3004 	str.w	r3, [r8, #4]
 800ac08:	3504      	adds	r5, #4
 800ac0a:	e79b      	b.n	800ab44 <__multiply+0x56>
 800ac0c:	46d4      	mov	ip, sl
 800ac0e:	e7b3      	b.n	800ab78 <__multiply+0x8a>
 800ac10:	46e0      	mov	r8, ip
 800ac12:	e7dd      	b.n	800abd0 <__multiply+0xe2>
 800ac14:	3e01      	subs	r6, #1
 800ac16:	e799      	b.n	800ab4c <__multiply+0x5e>

0800ac18 <__pow5mult>:
 800ac18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac1c:	4615      	mov	r5, r2
 800ac1e:	f012 0203 	ands.w	r2, r2, #3
 800ac22:	4606      	mov	r6, r0
 800ac24:	460f      	mov	r7, r1
 800ac26:	d007      	beq.n	800ac38 <__pow5mult+0x20>
 800ac28:	4c21      	ldr	r4, [pc, #132]	; (800acb0 <__pow5mult+0x98>)
 800ac2a:	3a01      	subs	r2, #1
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ac32:	f7ff fe8c 	bl	800a94e <__multadd>
 800ac36:	4607      	mov	r7, r0
 800ac38:	10ad      	asrs	r5, r5, #2
 800ac3a:	d035      	beq.n	800aca8 <__pow5mult+0x90>
 800ac3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ac3e:	b93c      	cbnz	r4, 800ac50 <__pow5mult+0x38>
 800ac40:	2010      	movs	r0, #16
 800ac42:	f001 fc29 	bl	800c498 <malloc>
 800ac46:	6270      	str	r0, [r6, #36]	; 0x24
 800ac48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ac4c:	6004      	str	r4, [r0, #0]
 800ac4e:	60c4      	str	r4, [r0, #12]
 800ac50:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ac54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ac58:	b94c      	cbnz	r4, 800ac6e <__pow5mult+0x56>
 800ac5a:	f240 2171 	movw	r1, #625	; 0x271
 800ac5e:	4630      	mov	r0, r6
 800ac60:	f7ff ff3c 	bl	800aadc <__i2b>
 800ac64:	2300      	movs	r3, #0
 800ac66:	4604      	mov	r4, r0
 800ac68:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac6c:	6003      	str	r3, [r0, #0]
 800ac6e:	f04f 0800 	mov.w	r8, #0
 800ac72:	07eb      	lsls	r3, r5, #31
 800ac74:	d50a      	bpl.n	800ac8c <__pow5mult+0x74>
 800ac76:	4639      	mov	r1, r7
 800ac78:	4622      	mov	r2, r4
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	f7ff ff37 	bl	800aaee <__multiply>
 800ac80:	4681      	mov	r9, r0
 800ac82:	4639      	mov	r1, r7
 800ac84:	4630      	mov	r0, r6
 800ac86:	f7ff fe4b 	bl	800a920 <_Bfree>
 800ac8a:	464f      	mov	r7, r9
 800ac8c:	106d      	asrs	r5, r5, #1
 800ac8e:	d00b      	beq.n	800aca8 <__pow5mult+0x90>
 800ac90:	6820      	ldr	r0, [r4, #0]
 800ac92:	b938      	cbnz	r0, 800aca4 <__pow5mult+0x8c>
 800ac94:	4622      	mov	r2, r4
 800ac96:	4621      	mov	r1, r4
 800ac98:	4630      	mov	r0, r6
 800ac9a:	f7ff ff28 	bl	800aaee <__multiply>
 800ac9e:	6020      	str	r0, [r4, #0]
 800aca0:	f8c0 8000 	str.w	r8, [r0]
 800aca4:	4604      	mov	r4, r0
 800aca6:	e7e4      	b.n	800ac72 <__pow5mult+0x5a>
 800aca8:	4638      	mov	r0, r7
 800acaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acae:	bf00      	nop
 800acb0:	0800d158 	.word	0x0800d158

0800acb4 <__lshift>:
 800acb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acb8:	460c      	mov	r4, r1
 800acba:	4607      	mov	r7, r0
 800acbc:	4616      	mov	r6, r2
 800acbe:	6923      	ldr	r3, [r4, #16]
 800acc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800acc4:	eb0a 0903 	add.w	r9, sl, r3
 800acc8:	6849      	ldr	r1, [r1, #4]
 800acca:	68a3      	ldr	r3, [r4, #8]
 800accc:	f109 0501 	add.w	r5, r9, #1
 800acd0:	42ab      	cmp	r3, r5
 800acd2:	db32      	blt.n	800ad3a <__lshift+0x86>
 800acd4:	4638      	mov	r0, r7
 800acd6:	f7ff fdef 	bl	800a8b8 <_Balloc>
 800acda:	2300      	movs	r3, #0
 800acdc:	4680      	mov	r8, r0
 800acde:	461a      	mov	r2, r3
 800ace0:	f100 0114 	add.w	r1, r0, #20
 800ace4:	4553      	cmp	r3, sl
 800ace6:	db2b      	blt.n	800ad40 <__lshift+0x8c>
 800ace8:	6920      	ldr	r0, [r4, #16]
 800acea:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800acee:	f104 0314 	add.w	r3, r4, #20
 800acf2:	f016 021f 	ands.w	r2, r6, #31
 800acf6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800acfa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800acfe:	d025      	beq.n	800ad4c <__lshift+0x98>
 800ad00:	2000      	movs	r0, #0
 800ad02:	f1c2 0e20 	rsb	lr, r2, #32
 800ad06:	468a      	mov	sl, r1
 800ad08:	681e      	ldr	r6, [r3, #0]
 800ad0a:	4096      	lsls	r6, r2
 800ad0c:	4330      	orrs	r0, r6
 800ad0e:	f84a 0b04 	str.w	r0, [sl], #4
 800ad12:	f853 0b04 	ldr.w	r0, [r3], #4
 800ad16:	459c      	cmp	ip, r3
 800ad18:	fa20 f00e 	lsr.w	r0, r0, lr
 800ad1c:	d814      	bhi.n	800ad48 <__lshift+0x94>
 800ad1e:	6048      	str	r0, [r1, #4]
 800ad20:	b108      	cbz	r0, 800ad26 <__lshift+0x72>
 800ad22:	f109 0502 	add.w	r5, r9, #2
 800ad26:	3d01      	subs	r5, #1
 800ad28:	4638      	mov	r0, r7
 800ad2a:	f8c8 5010 	str.w	r5, [r8, #16]
 800ad2e:	4621      	mov	r1, r4
 800ad30:	f7ff fdf6 	bl	800a920 <_Bfree>
 800ad34:	4640      	mov	r0, r8
 800ad36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad3a:	3101      	adds	r1, #1
 800ad3c:	005b      	lsls	r3, r3, #1
 800ad3e:	e7c7      	b.n	800acd0 <__lshift+0x1c>
 800ad40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ad44:	3301      	adds	r3, #1
 800ad46:	e7cd      	b.n	800ace4 <__lshift+0x30>
 800ad48:	4651      	mov	r1, sl
 800ad4a:	e7dc      	b.n	800ad06 <__lshift+0x52>
 800ad4c:	3904      	subs	r1, #4
 800ad4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad52:	459c      	cmp	ip, r3
 800ad54:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad58:	d8f9      	bhi.n	800ad4e <__lshift+0x9a>
 800ad5a:	e7e4      	b.n	800ad26 <__lshift+0x72>

0800ad5c <__mcmp>:
 800ad5c:	6903      	ldr	r3, [r0, #16]
 800ad5e:	690a      	ldr	r2, [r1, #16]
 800ad60:	b530      	push	{r4, r5, lr}
 800ad62:	1a9b      	subs	r3, r3, r2
 800ad64:	d10c      	bne.n	800ad80 <__mcmp+0x24>
 800ad66:	0092      	lsls	r2, r2, #2
 800ad68:	3014      	adds	r0, #20
 800ad6a:	3114      	adds	r1, #20
 800ad6c:	1884      	adds	r4, r0, r2
 800ad6e:	4411      	add	r1, r2
 800ad70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad78:	4295      	cmp	r5, r2
 800ad7a:	d003      	beq.n	800ad84 <__mcmp+0x28>
 800ad7c:	d305      	bcc.n	800ad8a <__mcmp+0x2e>
 800ad7e:	2301      	movs	r3, #1
 800ad80:	4618      	mov	r0, r3
 800ad82:	bd30      	pop	{r4, r5, pc}
 800ad84:	42a0      	cmp	r0, r4
 800ad86:	d3f3      	bcc.n	800ad70 <__mcmp+0x14>
 800ad88:	e7fa      	b.n	800ad80 <__mcmp+0x24>
 800ad8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad8e:	e7f7      	b.n	800ad80 <__mcmp+0x24>

0800ad90 <__mdiff>:
 800ad90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad94:	460d      	mov	r5, r1
 800ad96:	4607      	mov	r7, r0
 800ad98:	4611      	mov	r1, r2
 800ad9a:	4628      	mov	r0, r5
 800ad9c:	4614      	mov	r4, r2
 800ad9e:	f7ff ffdd 	bl	800ad5c <__mcmp>
 800ada2:	1e06      	subs	r6, r0, #0
 800ada4:	d108      	bne.n	800adb8 <__mdiff+0x28>
 800ada6:	4631      	mov	r1, r6
 800ada8:	4638      	mov	r0, r7
 800adaa:	f7ff fd85 	bl	800a8b8 <_Balloc>
 800adae:	2301      	movs	r3, #1
 800adb0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800adb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adb8:	bfa4      	itt	ge
 800adba:	4623      	movge	r3, r4
 800adbc:	462c      	movge	r4, r5
 800adbe:	4638      	mov	r0, r7
 800adc0:	6861      	ldr	r1, [r4, #4]
 800adc2:	bfa6      	itte	ge
 800adc4:	461d      	movge	r5, r3
 800adc6:	2600      	movge	r6, #0
 800adc8:	2601      	movlt	r6, #1
 800adca:	f7ff fd75 	bl	800a8b8 <_Balloc>
 800adce:	f04f 0e00 	mov.w	lr, #0
 800add2:	60c6      	str	r6, [r0, #12]
 800add4:	692b      	ldr	r3, [r5, #16]
 800add6:	6926      	ldr	r6, [r4, #16]
 800add8:	f104 0214 	add.w	r2, r4, #20
 800addc:	f105 0914 	add.w	r9, r5, #20
 800ade0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ade4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ade8:	f100 0114 	add.w	r1, r0, #20
 800adec:	f852 ab04 	ldr.w	sl, [r2], #4
 800adf0:	f859 5b04 	ldr.w	r5, [r9], #4
 800adf4:	fa1f f38a 	uxth.w	r3, sl
 800adf8:	4473      	add	r3, lr
 800adfa:	b2ac      	uxth	r4, r5
 800adfc:	1b1b      	subs	r3, r3, r4
 800adfe:	0c2c      	lsrs	r4, r5, #16
 800ae00:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800ae04:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800ae0e:	45c8      	cmp	r8, r9
 800ae10:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800ae14:	4694      	mov	ip, r2
 800ae16:	f841 4b04 	str.w	r4, [r1], #4
 800ae1a:	d8e7      	bhi.n	800adec <__mdiff+0x5c>
 800ae1c:	45bc      	cmp	ip, r7
 800ae1e:	d304      	bcc.n	800ae2a <__mdiff+0x9a>
 800ae20:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ae24:	b183      	cbz	r3, 800ae48 <__mdiff+0xb8>
 800ae26:	6106      	str	r6, [r0, #16]
 800ae28:	e7c4      	b.n	800adb4 <__mdiff+0x24>
 800ae2a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800ae2e:	b2a2      	uxth	r2, r4
 800ae30:	4472      	add	r2, lr
 800ae32:	1413      	asrs	r3, r2, #16
 800ae34:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ae38:	b292      	uxth	r2, r2
 800ae3a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae3e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ae42:	f841 2b04 	str.w	r2, [r1], #4
 800ae46:	e7e9      	b.n	800ae1c <__mdiff+0x8c>
 800ae48:	3e01      	subs	r6, #1
 800ae4a:	e7e9      	b.n	800ae20 <__mdiff+0x90>

0800ae4c <__ulp>:
 800ae4c:	4b10      	ldr	r3, [pc, #64]	; (800ae90 <__ulp+0x44>)
 800ae4e:	400b      	ands	r3, r1
 800ae50:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	dd02      	ble.n	800ae5e <__ulp+0x12>
 800ae58:	2000      	movs	r0, #0
 800ae5a:	4619      	mov	r1, r3
 800ae5c:	4770      	bx	lr
 800ae5e:	425b      	negs	r3, r3
 800ae60:	151b      	asrs	r3, r3, #20
 800ae62:	2b13      	cmp	r3, #19
 800ae64:	f04f 0000 	mov.w	r0, #0
 800ae68:	f04f 0100 	mov.w	r1, #0
 800ae6c:	dc04      	bgt.n	800ae78 <__ulp+0x2c>
 800ae6e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ae72:	fa42 f103 	asr.w	r1, r2, r3
 800ae76:	4770      	bx	lr
 800ae78:	2201      	movs	r2, #1
 800ae7a:	3b14      	subs	r3, #20
 800ae7c:	2b1e      	cmp	r3, #30
 800ae7e:	bfce      	itee	gt
 800ae80:	4613      	movgt	r3, r2
 800ae82:	f1c3 031f 	rsble	r3, r3, #31
 800ae86:	fa02 f303 	lslle.w	r3, r2, r3
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop
 800ae90:	7ff00000 	.word	0x7ff00000

0800ae94 <__b2d>:
 800ae94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae98:	6907      	ldr	r7, [r0, #16]
 800ae9a:	f100 0914 	add.w	r9, r0, #20
 800ae9e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800aea2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800aea6:	f1a7 0804 	sub.w	r8, r7, #4
 800aeaa:	4630      	mov	r0, r6
 800aeac:	f7ff fdc8 	bl	800aa40 <__hi0bits>
 800aeb0:	f1c0 0320 	rsb	r3, r0, #32
 800aeb4:	280a      	cmp	r0, #10
 800aeb6:	600b      	str	r3, [r1, #0]
 800aeb8:	491e      	ldr	r1, [pc, #120]	; (800af34 <__b2d+0xa0>)
 800aeba:	dc17      	bgt.n	800aeec <__b2d+0x58>
 800aebc:	45c1      	cmp	r9, r8
 800aebe:	bf28      	it	cs
 800aec0:	2200      	movcs	r2, #0
 800aec2:	f1c0 0c0b 	rsb	ip, r0, #11
 800aec6:	fa26 f30c 	lsr.w	r3, r6, ip
 800aeca:	bf38      	it	cc
 800aecc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800aed0:	ea43 0501 	orr.w	r5, r3, r1
 800aed4:	f100 0315 	add.w	r3, r0, #21
 800aed8:	fa06 f303 	lsl.w	r3, r6, r3
 800aedc:	fa22 f20c 	lsr.w	r2, r2, ip
 800aee0:	ea43 0402 	orr.w	r4, r3, r2
 800aee4:	4620      	mov	r0, r4
 800aee6:	4629      	mov	r1, r5
 800aee8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeec:	45c1      	cmp	r9, r8
 800aeee:	bf3a      	itte	cc
 800aef0:	f1a7 0808 	subcc.w	r8, r7, #8
 800aef4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800aef8:	2200      	movcs	r2, #0
 800aefa:	f1b0 030b 	subs.w	r3, r0, #11
 800aefe:	d015      	beq.n	800af2c <__b2d+0x98>
 800af00:	409e      	lsls	r6, r3
 800af02:	f1c3 0720 	rsb	r7, r3, #32
 800af06:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800af0a:	fa22 f107 	lsr.w	r1, r2, r7
 800af0e:	45c8      	cmp	r8, r9
 800af10:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800af14:	ea46 0501 	orr.w	r5, r6, r1
 800af18:	bf94      	ite	ls
 800af1a:	2100      	movls	r1, #0
 800af1c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800af20:	fa02 f003 	lsl.w	r0, r2, r3
 800af24:	40f9      	lsrs	r1, r7
 800af26:	ea40 0401 	orr.w	r4, r0, r1
 800af2a:	e7db      	b.n	800aee4 <__b2d+0x50>
 800af2c:	ea46 0501 	orr.w	r5, r6, r1
 800af30:	4614      	mov	r4, r2
 800af32:	e7d7      	b.n	800aee4 <__b2d+0x50>
 800af34:	3ff00000 	.word	0x3ff00000

0800af38 <__d2b>:
 800af38:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800af3c:	461c      	mov	r4, r3
 800af3e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800af42:	2101      	movs	r1, #1
 800af44:	4690      	mov	r8, r2
 800af46:	f7ff fcb7 	bl	800a8b8 <_Balloc>
 800af4a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800af4e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800af52:	4607      	mov	r7, r0
 800af54:	bb34      	cbnz	r4, 800afa4 <__d2b+0x6c>
 800af56:	9201      	str	r2, [sp, #4]
 800af58:	f1b8 0200 	subs.w	r2, r8, #0
 800af5c:	d027      	beq.n	800afae <__d2b+0x76>
 800af5e:	a802      	add	r0, sp, #8
 800af60:	f840 2d08 	str.w	r2, [r0, #-8]!
 800af64:	f7ff fd8b 	bl	800aa7e <__lo0bits>
 800af68:	9900      	ldr	r1, [sp, #0]
 800af6a:	b1f0      	cbz	r0, 800afaa <__d2b+0x72>
 800af6c:	9a01      	ldr	r2, [sp, #4]
 800af6e:	f1c0 0320 	rsb	r3, r0, #32
 800af72:	fa02 f303 	lsl.w	r3, r2, r3
 800af76:	430b      	orrs	r3, r1
 800af78:	40c2      	lsrs	r2, r0
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	9201      	str	r2, [sp, #4]
 800af7e:	9b01      	ldr	r3, [sp, #4]
 800af80:	2b00      	cmp	r3, #0
 800af82:	bf14      	ite	ne
 800af84:	2102      	movne	r1, #2
 800af86:	2101      	moveq	r1, #1
 800af88:	61bb      	str	r3, [r7, #24]
 800af8a:	6139      	str	r1, [r7, #16]
 800af8c:	b1c4      	cbz	r4, 800afc0 <__d2b+0x88>
 800af8e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800af92:	4404      	add	r4, r0
 800af94:	6034      	str	r4, [r6, #0]
 800af96:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af9a:	6028      	str	r0, [r5, #0]
 800af9c:	4638      	mov	r0, r7
 800af9e:	b002      	add	sp, #8
 800afa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afa4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800afa8:	e7d5      	b.n	800af56 <__d2b+0x1e>
 800afaa:	6179      	str	r1, [r7, #20]
 800afac:	e7e7      	b.n	800af7e <__d2b+0x46>
 800afae:	a801      	add	r0, sp, #4
 800afb0:	f7ff fd65 	bl	800aa7e <__lo0bits>
 800afb4:	2101      	movs	r1, #1
 800afb6:	9b01      	ldr	r3, [sp, #4]
 800afb8:	6139      	str	r1, [r7, #16]
 800afba:	617b      	str	r3, [r7, #20]
 800afbc:	3020      	adds	r0, #32
 800afbe:	e7e5      	b.n	800af8c <__d2b+0x54>
 800afc0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800afc4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800afc8:	6030      	str	r0, [r6, #0]
 800afca:	6918      	ldr	r0, [r3, #16]
 800afcc:	f7ff fd38 	bl	800aa40 <__hi0bits>
 800afd0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800afd4:	e7e1      	b.n	800af9a <__d2b+0x62>

0800afd6 <__ratio>:
 800afd6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afda:	4688      	mov	r8, r1
 800afdc:	4669      	mov	r1, sp
 800afde:	4681      	mov	r9, r0
 800afe0:	f7ff ff58 	bl	800ae94 <__b2d>
 800afe4:	468b      	mov	fp, r1
 800afe6:	4606      	mov	r6, r0
 800afe8:	460f      	mov	r7, r1
 800afea:	4640      	mov	r0, r8
 800afec:	a901      	add	r1, sp, #4
 800afee:	f7ff ff51 	bl	800ae94 <__b2d>
 800aff2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aff6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800affa:	460d      	mov	r5, r1
 800affc:	eba3 0c02 	sub.w	ip, r3, r2
 800b000:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b004:	1a9b      	subs	r3, r3, r2
 800b006:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	bfd5      	itete	le
 800b00e:	460a      	movle	r2, r1
 800b010:	463a      	movgt	r2, r7
 800b012:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b016:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800b01a:	bfd8      	it	le
 800b01c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 800b020:	462b      	mov	r3, r5
 800b022:	4602      	mov	r2, r0
 800b024:	4659      	mov	r1, fp
 800b026:	4630      	mov	r0, r6
 800b028:	f7f5 fb80 	bl	800072c <__aeabi_ddiv>
 800b02c:	b003      	add	sp, #12
 800b02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800b034 <_mprec_log10>:
 800b034:	2817      	cmp	r0, #23
 800b036:	b5d0      	push	{r4, r6, r7, lr}
 800b038:	4604      	mov	r4, r0
 800b03a:	dc05      	bgt.n	800b048 <_mprec_log10+0x14>
 800b03c:	4b08      	ldr	r3, [pc, #32]	; (800b060 <_mprec_log10+0x2c>)
 800b03e:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 800b042:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b046:	bdd0      	pop	{r4, r6, r7, pc}
 800b048:	2000      	movs	r0, #0
 800b04a:	2600      	movs	r6, #0
 800b04c:	4905      	ldr	r1, [pc, #20]	; (800b064 <_mprec_log10+0x30>)
 800b04e:	4f06      	ldr	r7, [pc, #24]	; (800b068 <_mprec_log10+0x34>)
 800b050:	4632      	mov	r2, r6
 800b052:	463b      	mov	r3, r7
 800b054:	f7f5 fa40 	bl	80004d8 <__aeabi_dmul>
 800b058:	3c01      	subs	r4, #1
 800b05a:	d1f9      	bne.n	800b050 <_mprec_log10+0x1c>
 800b05c:	e7f3      	b.n	800b046 <_mprec_log10+0x12>
 800b05e:	bf00      	nop
 800b060:	0800d090 	.word	0x0800d090
 800b064:	3ff00000 	.word	0x3ff00000
 800b068:	40240000 	.word	0x40240000

0800b06c <__copybits>:
 800b06c:	3901      	subs	r1, #1
 800b06e:	b510      	push	{r4, lr}
 800b070:	1149      	asrs	r1, r1, #5
 800b072:	6914      	ldr	r4, [r2, #16]
 800b074:	3101      	adds	r1, #1
 800b076:	f102 0314 	add.w	r3, r2, #20
 800b07a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b07e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b082:	42a3      	cmp	r3, r4
 800b084:	4602      	mov	r2, r0
 800b086:	d303      	bcc.n	800b090 <__copybits+0x24>
 800b088:	2300      	movs	r3, #0
 800b08a:	428a      	cmp	r2, r1
 800b08c:	d305      	bcc.n	800b09a <__copybits+0x2e>
 800b08e:	bd10      	pop	{r4, pc}
 800b090:	f853 2b04 	ldr.w	r2, [r3], #4
 800b094:	f840 2b04 	str.w	r2, [r0], #4
 800b098:	e7f3      	b.n	800b082 <__copybits+0x16>
 800b09a:	f842 3b04 	str.w	r3, [r2], #4
 800b09e:	e7f4      	b.n	800b08a <__copybits+0x1e>

0800b0a0 <__any_on>:
 800b0a0:	f100 0214 	add.w	r2, r0, #20
 800b0a4:	6900      	ldr	r0, [r0, #16]
 800b0a6:	114b      	asrs	r3, r1, #5
 800b0a8:	4298      	cmp	r0, r3
 800b0aa:	b510      	push	{r4, lr}
 800b0ac:	db11      	blt.n	800b0d2 <__any_on+0x32>
 800b0ae:	dd0a      	ble.n	800b0c6 <__any_on+0x26>
 800b0b0:	f011 011f 	ands.w	r1, r1, #31
 800b0b4:	d007      	beq.n	800b0c6 <__any_on+0x26>
 800b0b6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0ba:	fa24 f001 	lsr.w	r0, r4, r1
 800b0be:	fa00 f101 	lsl.w	r1, r0, r1
 800b0c2:	428c      	cmp	r4, r1
 800b0c4:	d10b      	bne.n	800b0de <__any_on+0x3e>
 800b0c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d803      	bhi.n	800b0d6 <__any_on+0x36>
 800b0ce:	2000      	movs	r0, #0
 800b0d0:	bd10      	pop	{r4, pc}
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	e7f7      	b.n	800b0c6 <__any_on+0x26>
 800b0d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0da:	2900      	cmp	r1, #0
 800b0dc:	d0f5      	beq.n	800b0ca <__any_on+0x2a>
 800b0de:	2001      	movs	r0, #1
 800b0e0:	e7f6      	b.n	800b0d0 <__any_on+0x30>

0800b0e2 <_calloc_r>:
 800b0e2:	b538      	push	{r3, r4, r5, lr}
 800b0e4:	fb02 f401 	mul.w	r4, r2, r1
 800b0e8:	4621      	mov	r1, r4
 800b0ea:	f000 f809 	bl	800b100 <_malloc_r>
 800b0ee:	4605      	mov	r5, r0
 800b0f0:	b118      	cbz	r0, 800b0fa <_calloc_r+0x18>
 800b0f2:	4622      	mov	r2, r4
 800b0f4:	2100      	movs	r1, #0
 800b0f6:	f7fe f837 	bl	8009168 <memset>
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b100 <_malloc_r>:
 800b100:	b570      	push	{r4, r5, r6, lr}
 800b102:	1ccd      	adds	r5, r1, #3
 800b104:	f025 0503 	bic.w	r5, r5, #3
 800b108:	3508      	adds	r5, #8
 800b10a:	2d0c      	cmp	r5, #12
 800b10c:	bf38      	it	cc
 800b10e:	250c      	movcc	r5, #12
 800b110:	2d00      	cmp	r5, #0
 800b112:	4606      	mov	r6, r0
 800b114:	db01      	blt.n	800b11a <_malloc_r+0x1a>
 800b116:	42a9      	cmp	r1, r5
 800b118:	d903      	bls.n	800b122 <_malloc_r+0x22>
 800b11a:	230c      	movs	r3, #12
 800b11c:	6033      	str	r3, [r6, #0]
 800b11e:	2000      	movs	r0, #0
 800b120:	bd70      	pop	{r4, r5, r6, pc}
 800b122:	f001 f9e8 	bl	800c4f6 <__malloc_lock>
 800b126:	4a21      	ldr	r2, [pc, #132]	; (800b1ac <_malloc_r+0xac>)
 800b128:	6814      	ldr	r4, [r2, #0]
 800b12a:	4621      	mov	r1, r4
 800b12c:	b991      	cbnz	r1, 800b154 <_malloc_r+0x54>
 800b12e:	4c20      	ldr	r4, [pc, #128]	; (800b1b0 <_malloc_r+0xb0>)
 800b130:	6823      	ldr	r3, [r4, #0]
 800b132:	b91b      	cbnz	r3, 800b13c <_malloc_r+0x3c>
 800b134:	4630      	mov	r0, r6
 800b136:	f000 fb3d 	bl	800b7b4 <_sbrk_r>
 800b13a:	6020      	str	r0, [r4, #0]
 800b13c:	4629      	mov	r1, r5
 800b13e:	4630      	mov	r0, r6
 800b140:	f000 fb38 	bl	800b7b4 <_sbrk_r>
 800b144:	1c43      	adds	r3, r0, #1
 800b146:	d124      	bne.n	800b192 <_malloc_r+0x92>
 800b148:	230c      	movs	r3, #12
 800b14a:	4630      	mov	r0, r6
 800b14c:	6033      	str	r3, [r6, #0]
 800b14e:	f001 f9d3 	bl	800c4f8 <__malloc_unlock>
 800b152:	e7e4      	b.n	800b11e <_malloc_r+0x1e>
 800b154:	680b      	ldr	r3, [r1, #0]
 800b156:	1b5b      	subs	r3, r3, r5
 800b158:	d418      	bmi.n	800b18c <_malloc_r+0x8c>
 800b15a:	2b0b      	cmp	r3, #11
 800b15c:	d90f      	bls.n	800b17e <_malloc_r+0x7e>
 800b15e:	600b      	str	r3, [r1, #0]
 800b160:	18cc      	adds	r4, r1, r3
 800b162:	50cd      	str	r5, [r1, r3]
 800b164:	4630      	mov	r0, r6
 800b166:	f001 f9c7 	bl	800c4f8 <__malloc_unlock>
 800b16a:	f104 000b 	add.w	r0, r4, #11
 800b16e:	1d23      	adds	r3, r4, #4
 800b170:	f020 0007 	bic.w	r0, r0, #7
 800b174:	1ac3      	subs	r3, r0, r3
 800b176:	d0d3      	beq.n	800b120 <_malloc_r+0x20>
 800b178:	425a      	negs	r2, r3
 800b17a:	50e2      	str	r2, [r4, r3]
 800b17c:	e7d0      	b.n	800b120 <_malloc_r+0x20>
 800b17e:	684b      	ldr	r3, [r1, #4]
 800b180:	428c      	cmp	r4, r1
 800b182:	bf16      	itet	ne
 800b184:	6063      	strne	r3, [r4, #4]
 800b186:	6013      	streq	r3, [r2, #0]
 800b188:	460c      	movne	r4, r1
 800b18a:	e7eb      	b.n	800b164 <_malloc_r+0x64>
 800b18c:	460c      	mov	r4, r1
 800b18e:	6849      	ldr	r1, [r1, #4]
 800b190:	e7cc      	b.n	800b12c <_malloc_r+0x2c>
 800b192:	1cc4      	adds	r4, r0, #3
 800b194:	f024 0403 	bic.w	r4, r4, #3
 800b198:	42a0      	cmp	r0, r4
 800b19a:	d005      	beq.n	800b1a8 <_malloc_r+0xa8>
 800b19c:	1a21      	subs	r1, r4, r0
 800b19e:	4630      	mov	r0, r6
 800b1a0:	f000 fb08 	bl	800b7b4 <_sbrk_r>
 800b1a4:	3001      	adds	r0, #1
 800b1a6:	d0cf      	beq.n	800b148 <_malloc_r+0x48>
 800b1a8:	6025      	str	r5, [r4, #0]
 800b1aa:	e7db      	b.n	800b164 <_malloc_r+0x64>
 800b1ac:	20000698 	.word	0x20000698
 800b1b0:	2000069c 	.word	0x2000069c

0800b1b4 <_realloc_r>:
 800b1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1b6:	4607      	mov	r7, r0
 800b1b8:	4614      	mov	r4, r2
 800b1ba:	460e      	mov	r6, r1
 800b1bc:	b921      	cbnz	r1, 800b1c8 <_realloc_r+0x14>
 800b1be:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b1c2:	4611      	mov	r1, r2
 800b1c4:	f7ff bf9c 	b.w	800b100 <_malloc_r>
 800b1c8:	b922      	cbnz	r2, 800b1d4 <_realloc_r+0x20>
 800b1ca:	f001 f997 	bl	800c4fc <_free_r>
 800b1ce:	4625      	mov	r5, r4
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1d4:	f001 f9de 	bl	800c594 <_malloc_usable_size_r>
 800b1d8:	42a0      	cmp	r0, r4
 800b1da:	d20f      	bcs.n	800b1fc <_realloc_r+0x48>
 800b1dc:	4621      	mov	r1, r4
 800b1de:	4638      	mov	r0, r7
 800b1e0:	f7ff ff8e 	bl	800b100 <_malloc_r>
 800b1e4:	4605      	mov	r5, r0
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	d0f2      	beq.n	800b1d0 <_realloc_r+0x1c>
 800b1ea:	4631      	mov	r1, r6
 800b1ec:	4622      	mov	r2, r4
 800b1ee:	f7ff fb58 	bl	800a8a2 <memcpy>
 800b1f2:	4631      	mov	r1, r6
 800b1f4:	4638      	mov	r0, r7
 800b1f6:	f001 f981 	bl	800c4fc <_free_r>
 800b1fa:	e7e9      	b.n	800b1d0 <_realloc_r+0x1c>
 800b1fc:	4635      	mov	r5, r6
 800b1fe:	e7e7      	b.n	800b1d0 <_realloc_r+0x1c>

0800b200 <__ssputs_r>:
 800b200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b204:	688e      	ldr	r6, [r1, #8]
 800b206:	4682      	mov	sl, r0
 800b208:	429e      	cmp	r6, r3
 800b20a:	460c      	mov	r4, r1
 800b20c:	4690      	mov	r8, r2
 800b20e:	4699      	mov	r9, r3
 800b210:	d837      	bhi.n	800b282 <__ssputs_r+0x82>
 800b212:	898a      	ldrh	r2, [r1, #12]
 800b214:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b218:	d031      	beq.n	800b27e <__ssputs_r+0x7e>
 800b21a:	2302      	movs	r3, #2
 800b21c:	6825      	ldr	r5, [r4, #0]
 800b21e:	6909      	ldr	r1, [r1, #16]
 800b220:	1a6f      	subs	r7, r5, r1
 800b222:	6965      	ldr	r5, [r4, #20]
 800b224:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b228:	fb95 f5f3 	sdiv	r5, r5, r3
 800b22c:	f109 0301 	add.w	r3, r9, #1
 800b230:	443b      	add	r3, r7
 800b232:	429d      	cmp	r5, r3
 800b234:	bf38      	it	cc
 800b236:	461d      	movcc	r5, r3
 800b238:	0553      	lsls	r3, r2, #21
 800b23a:	d530      	bpl.n	800b29e <__ssputs_r+0x9e>
 800b23c:	4629      	mov	r1, r5
 800b23e:	f7ff ff5f 	bl	800b100 <_malloc_r>
 800b242:	4606      	mov	r6, r0
 800b244:	b950      	cbnz	r0, 800b25c <__ssputs_r+0x5c>
 800b246:	230c      	movs	r3, #12
 800b248:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b24c:	f8ca 3000 	str.w	r3, [sl]
 800b250:	89a3      	ldrh	r3, [r4, #12]
 800b252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b256:	81a3      	strh	r3, [r4, #12]
 800b258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b25c:	463a      	mov	r2, r7
 800b25e:	6921      	ldr	r1, [r4, #16]
 800b260:	f7ff fb1f 	bl	800a8a2 <memcpy>
 800b264:	89a3      	ldrh	r3, [r4, #12]
 800b266:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b26a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b26e:	81a3      	strh	r3, [r4, #12]
 800b270:	6126      	str	r6, [r4, #16]
 800b272:	443e      	add	r6, r7
 800b274:	6026      	str	r6, [r4, #0]
 800b276:	464e      	mov	r6, r9
 800b278:	6165      	str	r5, [r4, #20]
 800b27a:	1bed      	subs	r5, r5, r7
 800b27c:	60a5      	str	r5, [r4, #8]
 800b27e:	454e      	cmp	r6, r9
 800b280:	d900      	bls.n	800b284 <__ssputs_r+0x84>
 800b282:	464e      	mov	r6, r9
 800b284:	4632      	mov	r2, r6
 800b286:	4641      	mov	r1, r8
 800b288:	6820      	ldr	r0, [r4, #0]
 800b28a:	f001 f91b 	bl	800c4c4 <memmove>
 800b28e:	68a3      	ldr	r3, [r4, #8]
 800b290:	2000      	movs	r0, #0
 800b292:	1b9b      	subs	r3, r3, r6
 800b294:	60a3      	str	r3, [r4, #8]
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	441e      	add	r6, r3
 800b29a:	6026      	str	r6, [r4, #0]
 800b29c:	e7dc      	b.n	800b258 <__ssputs_r+0x58>
 800b29e:	462a      	mov	r2, r5
 800b2a0:	f7ff ff88 	bl	800b1b4 <_realloc_r>
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d1e2      	bne.n	800b270 <__ssputs_r+0x70>
 800b2aa:	6921      	ldr	r1, [r4, #16]
 800b2ac:	4650      	mov	r0, sl
 800b2ae:	f001 f925 	bl	800c4fc <_free_r>
 800b2b2:	e7c8      	b.n	800b246 <__ssputs_r+0x46>

0800b2b4 <_svfiprintf_r>:
 800b2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2b8:	461d      	mov	r5, r3
 800b2ba:	898b      	ldrh	r3, [r1, #12]
 800b2bc:	b09d      	sub	sp, #116	; 0x74
 800b2be:	061f      	lsls	r7, r3, #24
 800b2c0:	4680      	mov	r8, r0
 800b2c2:	460c      	mov	r4, r1
 800b2c4:	4616      	mov	r6, r2
 800b2c6:	d50f      	bpl.n	800b2e8 <_svfiprintf_r+0x34>
 800b2c8:	690b      	ldr	r3, [r1, #16]
 800b2ca:	b96b      	cbnz	r3, 800b2e8 <_svfiprintf_r+0x34>
 800b2cc:	2140      	movs	r1, #64	; 0x40
 800b2ce:	f7ff ff17 	bl	800b100 <_malloc_r>
 800b2d2:	6020      	str	r0, [r4, #0]
 800b2d4:	6120      	str	r0, [r4, #16]
 800b2d6:	b928      	cbnz	r0, 800b2e4 <_svfiprintf_r+0x30>
 800b2d8:	230c      	movs	r3, #12
 800b2da:	f8c8 3000 	str.w	r3, [r8]
 800b2de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2e2:	e0c8      	b.n	800b476 <_svfiprintf_r+0x1c2>
 800b2e4:	2340      	movs	r3, #64	; 0x40
 800b2e6:	6163      	str	r3, [r4, #20]
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	9309      	str	r3, [sp, #36]	; 0x24
 800b2ec:	2320      	movs	r3, #32
 800b2ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2f2:	2330      	movs	r3, #48	; 0x30
 800b2f4:	f04f 0b01 	mov.w	fp, #1
 800b2f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2fc:	9503      	str	r5, [sp, #12]
 800b2fe:	4637      	mov	r7, r6
 800b300:	463d      	mov	r5, r7
 800b302:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b306:	b10b      	cbz	r3, 800b30c <_svfiprintf_r+0x58>
 800b308:	2b25      	cmp	r3, #37	; 0x25
 800b30a:	d13e      	bne.n	800b38a <_svfiprintf_r+0xd6>
 800b30c:	ebb7 0a06 	subs.w	sl, r7, r6
 800b310:	d00b      	beq.n	800b32a <_svfiprintf_r+0x76>
 800b312:	4653      	mov	r3, sl
 800b314:	4632      	mov	r2, r6
 800b316:	4621      	mov	r1, r4
 800b318:	4640      	mov	r0, r8
 800b31a:	f7ff ff71 	bl	800b200 <__ssputs_r>
 800b31e:	3001      	adds	r0, #1
 800b320:	f000 80a4 	beq.w	800b46c <_svfiprintf_r+0x1b8>
 800b324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b326:	4453      	add	r3, sl
 800b328:	9309      	str	r3, [sp, #36]	; 0x24
 800b32a:	783b      	ldrb	r3, [r7, #0]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 809d 	beq.w	800b46c <_svfiprintf_r+0x1b8>
 800b332:	2300      	movs	r3, #0
 800b334:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b33c:	9304      	str	r3, [sp, #16]
 800b33e:	9307      	str	r3, [sp, #28]
 800b340:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b344:	931a      	str	r3, [sp, #104]	; 0x68
 800b346:	462f      	mov	r7, r5
 800b348:	2205      	movs	r2, #5
 800b34a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b34e:	4850      	ldr	r0, [pc, #320]	; (800b490 <_svfiprintf_r+0x1dc>)
 800b350:	f001 f8aa 	bl	800c4a8 <memchr>
 800b354:	9b04      	ldr	r3, [sp, #16]
 800b356:	b9d0      	cbnz	r0, 800b38e <_svfiprintf_r+0xda>
 800b358:	06d9      	lsls	r1, r3, #27
 800b35a:	bf44      	itt	mi
 800b35c:	2220      	movmi	r2, #32
 800b35e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b362:	071a      	lsls	r2, r3, #28
 800b364:	bf44      	itt	mi
 800b366:	222b      	movmi	r2, #43	; 0x2b
 800b368:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b36c:	782a      	ldrb	r2, [r5, #0]
 800b36e:	2a2a      	cmp	r2, #42	; 0x2a
 800b370:	d015      	beq.n	800b39e <_svfiprintf_r+0xea>
 800b372:	462f      	mov	r7, r5
 800b374:	2000      	movs	r0, #0
 800b376:	250a      	movs	r5, #10
 800b378:	9a07      	ldr	r2, [sp, #28]
 800b37a:	4639      	mov	r1, r7
 800b37c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b380:	3b30      	subs	r3, #48	; 0x30
 800b382:	2b09      	cmp	r3, #9
 800b384:	d94d      	bls.n	800b422 <_svfiprintf_r+0x16e>
 800b386:	b1b8      	cbz	r0, 800b3b8 <_svfiprintf_r+0x104>
 800b388:	e00f      	b.n	800b3aa <_svfiprintf_r+0xf6>
 800b38a:	462f      	mov	r7, r5
 800b38c:	e7b8      	b.n	800b300 <_svfiprintf_r+0x4c>
 800b38e:	4a40      	ldr	r2, [pc, #256]	; (800b490 <_svfiprintf_r+0x1dc>)
 800b390:	463d      	mov	r5, r7
 800b392:	1a80      	subs	r0, r0, r2
 800b394:	fa0b f000 	lsl.w	r0, fp, r0
 800b398:	4318      	orrs	r0, r3
 800b39a:	9004      	str	r0, [sp, #16]
 800b39c:	e7d3      	b.n	800b346 <_svfiprintf_r+0x92>
 800b39e:	9a03      	ldr	r2, [sp, #12]
 800b3a0:	1d11      	adds	r1, r2, #4
 800b3a2:	6812      	ldr	r2, [r2, #0]
 800b3a4:	9103      	str	r1, [sp, #12]
 800b3a6:	2a00      	cmp	r2, #0
 800b3a8:	db01      	blt.n	800b3ae <_svfiprintf_r+0xfa>
 800b3aa:	9207      	str	r2, [sp, #28]
 800b3ac:	e004      	b.n	800b3b8 <_svfiprintf_r+0x104>
 800b3ae:	4252      	negs	r2, r2
 800b3b0:	f043 0302 	orr.w	r3, r3, #2
 800b3b4:	9207      	str	r2, [sp, #28]
 800b3b6:	9304      	str	r3, [sp, #16]
 800b3b8:	783b      	ldrb	r3, [r7, #0]
 800b3ba:	2b2e      	cmp	r3, #46	; 0x2e
 800b3bc:	d10c      	bne.n	800b3d8 <_svfiprintf_r+0x124>
 800b3be:	787b      	ldrb	r3, [r7, #1]
 800b3c0:	2b2a      	cmp	r3, #42	; 0x2a
 800b3c2:	d133      	bne.n	800b42c <_svfiprintf_r+0x178>
 800b3c4:	9b03      	ldr	r3, [sp, #12]
 800b3c6:	3702      	adds	r7, #2
 800b3c8:	1d1a      	adds	r2, r3, #4
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	9203      	str	r2, [sp, #12]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	bfb8      	it	lt
 800b3d2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b3d6:	9305      	str	r3, [sp, #20]
 800b3d8:	4d2e      	ldr	r5, [pc, #184]	; (800b494 <_svfiprintf_r+0x1e0>)
 800b3da:	2203      	movs	r2, #3
 800b3dc:	7839      	ldrb	r1, [r7, #0]
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f001 f862 	bl	800c4a8 <memchr>
 800b3e4:	b138      	cbz	r0, 800b3f6 <_svfiprintf_r+0x142>
 800b3e6:	2340      	movs	r3, #64	; 0x40
 800b3e8:	1b40      	subs	r0, r0, r5
 800b3ea:	fa03 f000 	lsl.w	r0, r3, r0
 800b3ee:	9b04      	ldr	r3, [sp, #16]
 800b3f0:	3701      	adds	r7, #1
 800b3f2:	4303      	orrs	r3, r0
 800b3f4:	9304      	str	r3, [sp, #16]
 800b3f6:	7839      	ldrb	r1, [r7, #0]
 800b3f8:	2206      	movs	r2, #6
 800b3fa:	4827      	ldr	r0, [pc, #156]	; (800b498 <_svfiprintf_r+0x1e4>)
 800b3fc:	1c7e      	adds	r6, r7, #1
 800b3fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b402:	f001 f851 	bl	800c4a8 <memchr>
 800b406:	2800      	cmp	r0, #0
 800b408:	d038      	beq.n	800b47c <_svfiprintf_r+0x1c8>
 800b40a:	4b24      	ldr	r3, [pc, #144]	; (800b49c <_svfiprintf_r+0x1e8>)
 800b40c:	bb13      	cbnz	r3, 800b454 <_svfiprintf_r+0x1a0>
 800b40e:	9b03      	ldr	r3, [sp, #12]
 800b410:	3307      	adds	r3, #7
 800b412:	f023 0307 	bic.w	r3, r3, #7
 800b416:	3308      	adds	r3, #8
 800b418:	9303      	str	r3, [sp, #12]
 800b41a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b41c:	444b      	add	r3, r9
 800b41e:	9309      	str	r3, [sp, #36]	; 0x24
 800b420:	e76d      	b.n	800b2fe <_svfiprintf_r+0x4a>
 800b422:	fb05 3202 	mla	r2, r5, r2, r3
 800b426:	2001      	movs	r0, #1
 800b428:	460f      	mov	r7, r1
 800b42a:	e7a6      	b.n	800b37a <_svfiprintf_r+0xc6>
 800b42c:	2300      	movs	r3, #0
 800b42e:	250a      	movs	r5, #10
 800b430:	4619      	mov	r1, r3
 800b432:	3701      	adds	r7, #1
 800b434:	9305      	str	r3, [sp, #20]
 800b436:	4638      	mov	r0, r7
 800b438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b43c:	3a30      	subs	r2, #48	; 0x30
 800b43e:	2a09      	cmp	r2, #9
 800b440:	d903      	bls.n	800b44a <_svfiprintf_r+0x196>
 800b442:	2b00      	cmp	r3, #0
 800b444:	d0c8      	beq.n	800b3d8 <_svfiprintf_r+0x124>
 800b446:	9105      	str	r1, [sp, #20]
 800b448:	e7c6      	b.n	800b3d8 <_svfiprintf_r+0x124>
 800b44a:	fb05 2101 	mla	r1, r5, r1, r2
 800b44e:	2301      	movs	r3, #1
 800b450:	4607      	mov	r7, r0
 800b452:	e7f0      	b.n	800b436 <_svfiprintf_r+0x182>
 800b454:	ab03      	add	r3, sp, #12
 800b456:	9300      	str	r3, [sp, #0]
 800b458:	4622      	mov	r2, r4
 800b45a:	4b11      	ldr	r3, [pc, #68]	; (800b4a0 <_svfiprintf_r+0x1ec>)
 800b45c:	a904      	add	r1, sp, #16
 800b45e:	4640      	mov	r0, r8
 800b460:	f3af 8000 	nop.w
 800b464:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b468:	4681      	mov	r9, r0
 800b46a:	d1d6      	bne.n	800b41a <_svfiprintf_r+0x166>
 800b46c:	89a3      	ldrh	r3, [r4, #12]
 800b46e:	065b      	lsls	r3, r3, #25
 800b470:	f53f af35 	bmi.w	800b2de <_svfiprintf_r+0x2a>
 800b474:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b476:	b01d      	add	sp, #116	; 0x74
 800b478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b47c:	ab03      	add	r3, sp, #12
 800b47e:	9300      	str	r3, [sp, #0]
 800b480:	4622      	mov	r2, r4
 800b482:	4b07      	ldr	r3, [pc, #28]	; (800b4a0 <_svfiprintf_r+0x1ec>)
 800b484:	a904      	add	r1, sp, #16
 800b486:	4640      	mov	r0, r8
 800b488:	f000 f882 	bl	800b590 <_printf_i>
 800b48c:	e7ea      	b.n	800b464 <_svfiprintf_r+0x1b0>
 800b48e:	bf00      	nop
 800b490:	0800d164 	.word	0x0800d164
 800b494:	0800d16a 	.word	0x0800d16a
 800b498:	0800d16e 	.word	0x0800d16e
 800b49c:	00000000 	.word	0x00000000
 800b4a0:	0800b201 	.word	0x0800b201

0800b4a4 <_printf_common>:
 800b4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a8:	4691      	mov	r9, r2
 800b4aa:	461f      	mov	r7, r3
 800b4ac:	688a      	ldr	r2, [r1, #8]
 800b4ae:	690b      	ldr	r3, [r1, #16]
 800b4b0:	4606      	mov	r6, r0
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	bfb8      	it	lt
 800b4b6:	4613      	movlt	r3, r2
 800b4b8:	f8c9 3000 	str.w	r3, [r9]
 800b4bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4c0:	460c      	mov	r4, r1
 800b4c2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b4c6:	b112      	cbz	r2, 800b4ce <_printf_common+0x2a>
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	f8c9 3000 	str.w	r3, [r9]
 800b4ce:	6823      	ldr	r3, [r4, #0]
 800b4d0:	0699      	lsls	r1, r3, #26
 800b4d2:	bf42      	ittt	mi
 800b4d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b4d8:	3302      	addmi	r3, #2
 800b4da:	f8c9 3000 	strmi.w	r3, [r9]
 800b4de:	6825      	ldr	r5, [r4, #0]
 800b4e0:	f015 0506 	ands.w	r5, r5, #6
 800b4e4:	d107      	bne.n	800b4f6 <_printf_common+0x52>
 800b4e6:	f104 0a19 	add.w	sl, r4, #25
 800b4ea:	68e3      	ldr	r3, [r4, #12]
 800b4ec:	f8d9 2000 	ldr.w	r2, [r9]
 800b4f0:	1a9b      	subs	r3, r3, r2
 800b4f2:	42ab      	cmp	r3, r5
 800b4f4:	dc29      	bgt.n	800b54a <_printf_common+0xa6>
 800b4f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b4fa:	6822      	ldr	r2, [r4, #0]
 800b4fc:	3300      	adds	r3, #0
 800b4fe:	bf18      	it	ne
 800b500:	2301      	movne	r3, #1
 800b502:	0692      	lsls	r2, r2, #26
 800b504:	d42e      	bmi.n	800b564 <_printf_common+0xc0>
 800b506:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b50a:	4639      	mov	r1, r7
 800b50c:	4630      	mov	r0, r6
 800b50e:	47c0      	blx	r8
 800b510:	3001      	adds	r0, #1
 800b512:	d021      	beq.n	800b558 <_printf_common+0xb4>
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	68e5      	ldr	r5, [r4, #12]
 800b518:	f003 0306 	and.w	r3, r3, #6
 800b51c:	2b04      	cmp	r3, #4
 800b51e:	bf18      	it	ne
 800b520:	2500      	movne	r5, #0
 800b522:	f8d9 2000 	ldr.w	r2, [r9]
 800b526:	f04f 0900 	mov.w	r9, #0
 800b52a:	bf08      	it	eq
 800b52c:	1aad      	subeq	r5, r5, r2
 800b52e:	68a3      	ldr	r3, [r4, #8]
 800b530:	6922      	ldr	r2, [r4, #16]
 800b532:	bf08      	it	eq
 800b534:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b538:	4293      	cmp	r3, r2
 800b53a:	bfc4      	itt	gt
 800b53c:	1a9b      	subgt	r3, r3, r2
 800b53e:	18ed      	addgt	r5, r5, r3
 800b540:	341a      	adds	r4, #26
 800b542:	454d      	cmp	r5, r9
 800b544:	d11a      	bne.n	800b57c <_printf_common+0xd8>
 800b546:	2000      	movs	r0, #0
 800b548:	e008      	b.n	800b55c <_printf_common+0xb8>
 800b54a:	2301      	movs	r3, #1
 800b54c:	4652      	mov	r2, sl
 800b54e:	4639      	mov	r1, r7
 800b550:	4630      	mov	r0, r6
 800b552:	47c0      	blx	r8
 800b554:	3001      	adds	r0, #1
 800b556:	d103      	bne.n	800b560 <_printf_common+0xbc>
 800b558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b55c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b560:	3501      	adds	r5, #1
 800b562:	e7c2      	b.n	800b4ea <_printf_common+0x46>
 800b564:	2030      	movs	r0, #48	; 0x30
 800b566:	18e1      	adds	r1, r4, r3
 800b568:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b56c:	1c5a      	adds	r2, r3, #1
 800b56e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b572:	4422      	add	r2, r4
 800b574:	3302      	adds	r3, #2
 800b576:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b57a:	e7c4      	b.n	800b506 <_printf_common+0x62>
 800b57c:	2301      	movs	r3, #1
 800b57e:	4622      	mov	r2, r4
 800b580:	4639      	mov	r1, r7
 800b582:	4630      	mov	r0, r6
 800b584:	47c0      	blx	r8
 800b586:	3001      	adds	r0, #1
 800b588:	d0e6      	beq.n	800b558 <_printf_common+0xb4>
 800b58a:	f109 0901 	add.w	r9, r9, #1
 800b58e:	e7d8      	b.n	800b542 <_printf_common+0x9e>

0800b590 <_printf_i>:
 800b590:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b594:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b598:	460c      	mov	r4, r1
 800b59a:	7e09      	ldrb	r1, [r1, #24]
 800b59c:	b085      	sub	sp, #20
 800b59e:	296e      	cmp	r1, #110	; 0x6e
 800b5a0:	4617      	mov	r7, r2
 800b5a2:	4606      	mov	r6, r0
 800b5a4:	4698      	mov	r8, r3
 800b5a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5a8:	f000 80b3 	beq.w	800b712 <_printf_i+0x182>
 800b5ac:	d822      	bhi.n	800b5f4 <_printf_i+0x64>
 800b5ae:	2963      	cmp	r1, #99	; 0x63
 800b5b0:	d036      	beq.n	800b620 <_printf_i+0x90>
 800b5b2:	d80a      	bhi.n	800b5ca <_printf_i+0x3a>
 800b5b4:	2900      	cmp	r1, #0
 800b5b6:	f000 80b9 	beq.w	800b72c <_printf_i+0x19c>
 800b5ba:	2958      	cmp	r1, #88	; 0x58
 800b5bc:	f000 8083 	beq.w	800b6c6 <_printf_i+0x136>
 800b5c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b5c8:	e032      	b.n	800b630 <_printf_i+0xa0>
 800b5ca:	2964      	cmp	r1, #100	; 0x64
 800b5cc:	d001      	beq.n	800b5d2 <_printf_i+0x42>
 800b5ce:	2969      	cmp	r1, #105	; 0x69
 800b5d0:	d1f6      	bne.n	800b5c0 <_printf_i+0x30>
 800b5d2:	6820      	ldr	r0, [r4, #0]
 800b5d4:	6813      	ldr	r3, [r2, #0]
 800b5d6:	0605      	lsls	r5, r0, #24
 800b5d8:	f103 0104 	add.w	r1, r3, #4
 800b5dc:	d52a      	bpl.n	800b634 <_printf_i+0xa4>
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	6011      	str	r1, [r2, #0]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	da03      	bge.n	800b5ee <_printf_i+0x5e>
 800b5e6:	222d      	movs	r2, #45	; 0x2d
 800b5e8:	425b      	negs	r3, r3
 800b5ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b5ee:	486f      	ldr	r0, [pc, #444]	; (800b7ac <_printf_i+0x21c>)
 800b5f0:	220a      	movs	r2, #10
 800b5f2:	e039      	b.n	800b668 <_printf_i+0xd8>
 800b5f4:	2973      	cmp	r1, #115	; 0x73
 800b5f6:	f000 809d 	beq.w	800b734 <_printf_i+0x1a4>
 800b5fa:	d808      	bhi.n	800b60e <_printf_i+0x7e>
 800b5fc:	296f      	cmp	r1, #111	; 0x6f
 800b5fe:	d020      	beq.n	800b642 <_printf_i+0xb2>
 800b600:	2970      	cmp	r1, #112	; 0x70
 800b602:	d1dd      	bne.n	800b5c0 <_printf_i+0x30>
 800b604:	6823      	ldr	r3, [r4, #0]
 800b606:	f043 0320 	orr.w	r3, r3, #32
 800b60a:	6023      	str	r3, [r4, #0]
 800b60c:	e003      	b.n	800b616 <_printf_i+0x86>
 800b60e:	2975      	cmp	r1, #117	; 0x75
 800b610:	d017      	beq.n	800b642 <_printf_i+0xb2>
 800b612:	2978      	cmp	r1, #120	; 0x78
 800b614:	d1d4      	bne.n	800b5c0 <_printf_i+0x30>
 800b616:	2378      	movs	r3, #120	; 0x78
 800b618:	4865      	ldr	r0, [pc, #404]	; (800b7b0 <_printf_i+0x220>)
 800b61a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b61e:	e055      	b.n	800b6cc <_printf_i+0x13c>
 800b620:	6813      	ldr	r3, [r2, #0]
 800b622:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b626:	1d19      	adds	r1, r3, #4
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	6011      	str	r1, [r2, #0]
 800b62c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b630:	2301      	movs	r3, #1
 800b632:	e08c      	b.n	800b74e <_printf_i+0x1be>
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b63a:	6011      	str	r1, [r2, #0]
 800b63c:	bf18      	it	ne
 800b63e:	b21b      	sxthne	r3, r3
 800b640:	e7cf      	b.n	800b5e2 <_printf_i+0x52>
 800b642:	6813      	ldr	r3, [r2, #0]
 800b644:	6825      	ldr	r5, [r4, #0]
 800b646:	1d18      	adds	r0, r3, #4
 800b648:	6010      	str	r0, [r2, #0]
 800b64a:	0628      	lsls	r0, r5, #24
 800b64c:	d501      	bpl.n	800b652 <_printf_i+0xc2>
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	e002      	b.n	800b658 <_printf_i+0xc8>
 800b652:	0668      	lsls	r0, r5, #25
 800b654:	d5fb      	bpl.n	800b64e <_printf_i+0xbe>
 800b656:	881b      	ldrh	r3, [r3, #0]
 800b658:	296f      	cmp	r1, #111	; 0x6f
 800b65a:	bf14      	ite	ne
 800b65c:	220a      	movne	r2, #10
 800b65e:	2208      	moveq	r2, #8
 800b660:	4852      	ldr	r0, [pc, #328]	; (800b7ac <_printf_i+0x21c>)
 800b662:	2100      	movs	r1, #0
 800b664:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b668:	6865      	ldr	r5, [r4, #4]
 800b66a:	2d00      	cmp	r5, #0
 800b66c:	60a5      	str	r5, [r4, #8]
 800b66e:	f2c0 8095 	blt.w	800b79c <_printf_i+0x20c>
 800b672:	6821      	ldr	r1, [r4, #0]
 800b674:	f021 0104 	bic.w	r1, r1, #4
 800b678:	6021      	str	r1, [r4, #0]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d13d      	bne.n	800b6fa <_printf_i+0x16a>
 800b67e:	2d00      	cmp	r5, #0
 800b680:	f040 808e 	bne.w	800b7a0 <_printf_i+0x210>
 800b684:	4665      	mov	r5, ip
 800b686:	2a08      	cmp	r2, #8
 800b688:	d10b      	bne.n	800b6a2 <_printf_i+0x112>
 800b68a:	6823      	ldr	r3, [r4, #0]
 800b68c:	07db      	lsls	r3, r3, #31
 800b68e:	d508      	bpl.n	800b6a2 <_printf_i+0x112>
 800b690:	6923      	ldr	r3, [r4, #16]
 800b692:	6862      	ldr	r2, [r4, #4]
 800b694:	429a      	cmp	r2, r3
 800b696:	bfde      	ittt	le
 800b698:	2330      	movle	r3, #48	; 0x30
 800b69a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b69e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b6a2:	ebac 0305 	sub.w	r3, ip, r5
 800b6a6:	6123      	str	r3, [r4, #16]
 800b6a8:	f8cd 8000 	str.w	r8, [sp]
 800b6ac:	463b      	mov	r3, r7
 800b6ae:	aa03      	add	r2, sp, #12
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f7ff fef6 	bl	800b4a4 <_printf_common>
 800b6b8:	3001      	adds	r0, #1
 800b6ba:	d14d      	bne.n	800b758 <_printf_i+0x1c8>
 800b6bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6c0:	b005      	add	sp, #20
 800b6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6c6:	4839      	ldr	r0, [pc, #228]	; (800b7ac <_printf_i+0x21c>)
 800b6c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b6cc:	6813      	ldr	r3, [r2, #0]
 800b6ce:	6821      	ldr	r1, [r4, #0]
 800b6d0:	1d1d      	adds	r5, r3, #4
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6015      	str	r5, [r2, #0]
 800b6d6:	060a      	lsls	r2, r1, #24
 800b6d8:	d50b      	bpl.n	800b6f2 <_printf_i+0x162>
 800b6da:	07ca      	lsls	r2, r1, #31
 800b6dc:	bf44      	itt	mi
 800b6de:	f041 0120 	orrmi.w	r1, r1, #32
 800b6e2:	6021      	strmi	r1, [r4, #0]
 800b6e4:	b91b      	cbnz	r3, 800b6ee <_printf_i+0x15e>
 800b6e6:	6822      	ldr	r2, [r4, #0]
 800b6e8:	f022 0220 	bic.w	r2, r2, #32
 800b6ec:	6022      	str	r2, [r4, #0]
 800b6ee:	2210      	movs	r2, #16
 800b6f0:	e7b7      	b.n	800b662 <_printf_i+0xd2>
 800b6f2:	064d      	lsls	r5, r1, #25
 800b6f4:	bf48      	it	mi
 800b6f6:	b29b      	uxthmi	r3, r3
 800b6f8:	e7ef      	b.n	800b6da <_printf_i+0x14a>
 800b6fa:	4665      	mov	r5, ip
 800b6fc:	fbb3 f1f2 	udiv	r1, r3, r2
 800b700:	fb02 3311 	mls	r3, r2, r1, r3
 800b704:	5cc3      	ldrb	r3, [r0, r3]
 800b706:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b70a:	460b      	mov	r3, r1
 800b70c:	2900      	cmp	r1, #0
 800b70e:	d1f5      	bne.n	800b6fc <_printf_i+0x16c>
 800b710:	e7b9      	b.n	800b686 <_printf_i+0xf6>
 800b712:	6813      	ldr	r3, [r2, #0]
 800b714:	6825      	ldr	r5, [r4, #0]
 800b716:	1d18      	adds	r0, r3, #4
 800b718:	6961      	ldr	r1, [r4, #20]
 800b71a:	6010      	str	r0, [r2, #0]
 800b71c:	0628      	lsls	r0, r5, #24
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	d501      	bpl.n	800b726 <_printf_i+0x196>
 800b722:	6019      	str	r1, [r3, #0]
 800b724:	e002      	b.n	800b72c <_printf_i+0x19c>
 800b726:	066a      	lsls	r2, r5, #25
 800b728:	d5fb      	bpl.n	800b722 <_printf_i+0x192>
 800b72a:	8019      	strh	r1, [r3, #0]
 800b72c:	2300      	movs	r3, #0
 800b72e:	4665      	mov	r5, ip
 800b730:	6123      	str	r3, [r4, #16]
 800b732:	e7b9      	b.n	800b6a8 <_printf_i+0x118>
 800b734:	6813      	ldr	r3, [r2, #0]
 800b736:	1d19      	adds	r1, r3, #4
 800b738:	6011      	str	r1, [r2, #0]
 800b73a:	681d      	ldr	r5, [r3, #0]
 800b73c:	6862      	ldr	r2, [r4, #4]
 800b73e:	2100      	movs	r1, #0
 800b740:	4628      	mov	r0, r5
 800b742:	f000 feb1 	bl	800c4a8 <memchr>
 800b746:	b108      	cbz	r0, 800b74c <_printf_i+0x1bc>
 800b748:	1b40      	subs	r0, r0, r5
 800b74a:	6060      	str	r0, [r4, #4]
 800b74c:	6863      	ldr	r3, [r4, #4]
 800b74e:	6123      	str	r3, [r4, #16]
 800b750:	2300      	movs	r3, #0
 800b752:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b756:	e7a7      	b.n	800b6a8 <_printf_i+0x118>
 800b758:	6923      	ldr	r3, [r4, #16]
 800b75a:	462a      	mov	r2, r5
 800b75c:	4639      	mov	r1, r7
 800b75e:	4630      	mov	r0, r6
 800b760:	47c0      	blx	r8
 800b762:	3001      	adds	r0, #1
 800b764:	d0aa      	beq.n	800b6bc <_printf_i+0x12c>
 800b766:	6823      	ldr	r3, [r4, #0]
 800b768:	079b      	lsls	r3, r3, #30
 800b76a:	d413      	bmi.n	800b794 <_printf_i+0x204>
 800b76c:	68e0      	ldr	r0, [r4, #12]
 800b76e:	9b03      	ldr	r3, [sp, #12]
 800b770:	4298      	cmp	r0, r3
 800b772:	bfb8      	it	lt
 800b774:	4618      	movlt	r0, r3
 800b776:	e7a3      	b.n	800b6c0 <_printf_i+0x130>
 800b778:	2301      	movs	r3, #1
 800b77a:	464a      	mov	r2, r9
 800b77c:	4639      	mov	r1, r7
 800b77e:	4630      	mov	r0, r6
 800b780:	47c0      	blx	r8
 800b782:	3001      	adds	r0, #1
 800b784:	d09a      	beq.n	800b6bc <_printf_i+0x12c>
 800b786:	3501      	adds	r5, #1
 800b788:	68e3      	ldr	r3, [r4, #12]
 800b78a:	9a03      	ldr	r2, [sp, #12]
 800b78c:	1a9b      	subs	r3, r3, r2
 800b78e:	42ab      	cmp	r3, r5
 800b790:	dcf2      	bgt.n	800b778 <_printf_i+0x1e8>
 800b792:	e7eb      	b.n	800b76c <_printf_i+0x1dc>
 800b794:	2500      	movs	r5, #0
 800b796:	f104 0919 	add.w	r9, r4, #25
 800b79a:	e7f5      	b.n	800b788 <_printf_i+0x1f8>
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d1ac      	bne.n	800b6fa <_printf_i+0x16a>
 800b7a0:	7803      	ldrb	r3, [r0, #0]
 800b7a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7aa:	e76c      	b.n	800b686 <_printf_i+0xf6>
 800b7ac:	0800d175 	.word	0x0800d175
 800b7b0:	0800d186 	.word	0x0800d186

0800b7b4 <_sbrk_r>:
 800b7b4:	b538      	push	{r3, r4, r5, lr}
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	4c05      	ldr	r4, [pc, #20]	; (800b7d0 <_sbrk_r+0x1c>)
 800b7ba:	4605      	mov	r5, r0
 800b7bc:	4608      	mov	r0, r1
 800b7be:	6023      	str	r3, [r4, #0]
 800b7c0:	f7f9 f900 	bl	80049c4 <_sbrk>
 800b7c4:	1c43      	adds	r3, r0, #1
 800b7c6:	d102      	bne.n	800b7ce <_sbrk_r+0x1a>
 800b7c8:	6823      	ldr	r3, [r4, #0]
 800b7ca:	b103      	cbz	r3, 800b7ce <_sbrk_r+0x1a>
 800b7cc:	602b      	str	r3, [r5, #0]
 800b7ce:	bd38      	pop	{r3, r4, r5, pc}
 800b7d0:	20000b60 	.word	0x20000b60

0800b7d4 <strncmp>:
 800b7d4:	b510      	push	{r4, lr}
 800b7d6:	b16a      	cbz	r2, 800b7f4 <strncmp+0x20>
 800b7d8:	3901      	subs	r1, #1
 800b7da:	1884      	adds	r4, r0, r2
 800b7dc:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b7e0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d103      	bne.n	800b7f0 <strncmp+0x1c>
 800b7e8:	42a0      	cmp	r0, r4
 800b7ea:	d001      	beq.n	800b7f0 <strncmp+0x1c>
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d1f5      	bne.n	800b7dc <strncmp+0x8>
 800b7f0:	1a98      	subs	r0, r3, r2
 800b7f2:	bd10      	pop	{r4, pc}
 800b7f4:	4610      	mov	r0, r2
 800b7f6:	e7fc      	b.n	800b7f2 <strncmp+0x1e>

0800b7f8 <__ascii_wctomb>:
 800b7f8:	b149      	cbz	r1, 800b80e <__ascii_wctomb+0x16>
 800b7fa:	2aff      	cmp	r2, #255	; 0xff
 800b7fc:	bf8b      	itete	hi
 800b7fe:	238a      	movhi	r3, #138	; 0x8a
 800b800:	700a      	strbls	r2, [r1, #0]
 800b802:	6003      	strhi	r3, [r0, #0]
 800b804:	2001      	movls	r0, #1
 800b806:	bf88      	it	hi
 800b808:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b80c:	4770      	bx	lr
 800b80e:	4608      	mov	r0, r1
 800b810:	4770      	bx	lr

0800b812 <quorem>:
 800b812:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b816:	6903      	ldr	r3, [r0, #16]
 800b818:	690c      	ldr	r4, [r1, #16]
 800b81a:	4680      	mov	r8, r0
 800b81c:	42a3      	cmp	r3, r4
 800b81e:	f2c0 8084 	blt.w	800b92a <quorem+0x118>
 800b822:	3c01      	subs	r4, #1
 800b824:	f101 0714 	add.w	r7, r1, #20
 800b828:	f100 0614 	add.w	r6, r0, #20
 800b82c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b830:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b834:	3501      	adds	r5, #1
 800b836:	fbb0 f5f5 	udiv	r5, r0, r5
 800b83a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b83e:	eb06 030c 	add.w	r3, r6, ip
 800b842:	eb07 090c 	add.w	r9, r7, ip
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	b39d      	cbz	r5, 800b8b2 <quorem+0xa0>
 800b84a:	f04f 0a00 	mov.w	sl, #0
 800b84e:	4638      	mov	r0, r7
 800b850:	46b6      	mov	lr, r6
 800b852:	46d3      	mov	fp, sl
 800b854:	f850 2b04 	ldr.w	r2, [r0], #4
 800b858:	b293      	uxth	r3, r2
 800b85a:	fb05 a303 	mla	r3, r5, r3, sl
 800b85e:	0c12      	lsrs	r2, r2, #16
 800b860:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b864:	fb05 a202 	mla	r2, r5, r2, sl
 800b868:	b29b      	uxth	r3, r3
 800b86a:	ebab 0303 	sub.w	r3, fp, r3
 800b86e:	f8de b000 	ldr.w	fp, [lr]
 800b872:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b876:	fa1f fb8b 	uxth.w	fp, fp
 800b87a:	445b      	add	r3, fp
 800b87c:	fa1f fb82 	uxth.w	fp, r2
 800b880:	f8de 2000 	ldr.w	r2, [lr]
 800b884:	4581      	cmp	r9, r0
 800b886:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b88a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b88e:	b29b      	uxth	r3, r3
 800b890:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b894:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b898:	f84e 3b04 	str.w	r3, [lr], #4
 800b89c:	d2da      	bcs.n	800b854 <quorem+0x42>
 800b89e:	f856 300c 	ldr.w	r3, [r6, ip]
 800b8a2:	b933      	cbnz	r3, 800b8b2 <quorem+0xa0>
 800b8a4:	9b01      	ldr	r3, [sp, #4]
 800b8a6:	3b04      	subs	r3, #4
 800b8a8:	429e      	cmp	r6, r3
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	d331      	bcc.n	800b912 <quorem+0x100>
 800b8ae:	f8c8 4010 	str.w	r4, [r8, #16]
 800b8b2:	4640      	mov	r0, r8
 800b8b4:	f7ff fa52 	bl	800ad5c <__mcmp>
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	db26      	blt.n	800b90a <quorem+0xf8>
 800b8bc:	4630      	mov	r0, r6
 800b8be:	f04f 0c00 	mov.w	ip, #0
 800b8c2:	3501      	adds	r5, #1
 800b8c4:	f857 1b04 	ldr.w	r1, [r7], #4
 800b8c8:	f8d0 e000 	ldr.w	lr, [r0]
 800b8cc:	b28b      	uxth	r3, r1
 800b8ce:	ebac 0303 	sub.w	r3, ip, r3
 800b8d2:	fa1f f28e 	uxth.w	r2, lr
 800b8d6:	4413      	add	r3, r2
 800b8d8:	0c0a      	lsrs	r2, r1, #16
 800b8da:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b8de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8e2:	b29b      	uxth	r3, r3
 800b8e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8e8:	45b9      	cmp	r9, r7
 800b8ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b8ee:	f840 3b04 	str.w	r3, [r0], #4
 800b8f2:	d2e7      	bcs.n	800b8c4 <quorem+0xb2>
 800b8f4:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b8f8:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b8fc:	b92a      	cbnz	r2, 800b90a <quorem+0xf8>
 800b8fe:	3b04      	subs	r3, #4
 800b900:	429e      	cmp	r6, r3
 800b902:	461a      	mov	r2, r3
 800b904:	d30b      	bcc.n	800b91e <quorem+0x10c>
 800b906:	f8c8 4010 	str.w	r4, [r8, #16]
 800b90a:	4628      	mov	r0, r5
 800b90c:	b003      	add	sp, #12
 800b90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b912:	6812      	ldr	r2, [r2, #0]
 800b914:	3b04      	subs	r3, #4
 800b916:	2a00      	cmp	r2, #0
 800b918:	d1c9      	bne.n	800b8ae <quorem+0x9c>
 800b91a:	3c01      	subs	r4, #1
 800b91c:	e7c4      	b.n	800b8a8 <quorem+0x96>
 800b91e:	6812      	ldr	r2, [r2, #0]
 800b920:	3b04      	subs	r3, #4
 800b922:	2a00      	cmp	r2, #0
 800b924:	d1ef      	bne.n	800b906 <quorem+0xf4>
 800b926:	3c01      	subs	r4, #1
 800b928:	e7ea      	b.n	800b900 <quorem+0xee>
 800b92a:	2000      	movs	r0, #0
 800b92c:	e7ee      	b.n	800b90c <quorem+0xfa>
	...

0800b930 <_dtoa_r>:
 800b930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b934:	4616      	mov	r6, r2
 800b936:	461f      	mov	r7, r3
 800b938:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b93a:	b095      	sub	sp, #84	; 0x54
 800b93c:	4604      	mov	r4, r0
 800b93e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800b942:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b946:	b93d      	cbnz	r5, 800b958 <_dtoa_r+0x28>
 800b948:	2010      	movs	r0, #16
 800b94a:	f000 fda5 	bl	800c498 <malloc>
 800b94e:	6260      	str	r0, [r4, #36]	; 0x24
 800b950:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b954:	6005      	str	r5, [r0, #0]
 800b956:	60c5      	str	r5, [r0, #12]
 800b958:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b95a:	6819      	ldr	r1, [r3, #0]
 800b95c:	b151      	cbz	r1, 800b974 <_dtoa_r+0x44>
 800b95e:	685a      	ldr	r2, [r3, #4]
 800b960:	2301      	movs	r3, #1
 800b962:	4093      	lsls	r3, r2
 800b964:	604a      	str	r2, [r1, #4]
 800b966:	608b      	str	r3, [r1, #8]
 800b968:	4620      	mov	r0, r4
 800b96a:	f7fe ffd9 	bl	800a920 <_Bfree>
 800b96e:	2200      	movs	r2, #0
 800b970:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	1e3b      	subs	r3, r7, #0
 800b976:	bfaf      	iteee	ge
 800b978:	2300      	movge	r3, #0
 800b97a:	2201      	movlt	r2, #1
 800b97c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b980:	9303      	strlt	r3, [sp, #12]
 800b982:	bfac      	ite	ge
 800b984:	f8c8 3000 	strge.w	r3, [r8]
 800b988:	f8c8 2000 	strlt.w	r2, [r8]
 800b98c:	4bae      	ldr	r3, [pc, #696]	; (800bc48 <_dtoa_r+0x318>)
 800b98e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b992:	ea33 0308 	bics.w	r3, r3, r8
 800b996:	d11b      	bne.n	800b9d0 <_dtoa_r+0xa0>
 800b998:	f242 730f 	movw	r3, #9999	; 0x270f
 800b99c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b99e:	6013      	str	r3, [r2, #0]
 800b9a0:	9b02      	ldr	r3, [sp, #8]
 800b9a2:	b923      	cbnz	r3, 800b9ae <_dtoa_r+0x7e>
 800b9a4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b9a8:	2800      	cmp	r0, #0
 800b9aa:	f000 8545 	beq.w	800c438 <_dtoa_r+0xb08>
 800b9ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b9b0:	b953      	cbnz	r3, 800b9c8 <_dtoa_r+0x98>
 800b9b2:	4ba6      	ldr	r3, [pc, #664]	; (800bc4c <_dtoa_r+0x31c>)
 800b9b4:	e021      	b.n	800b9fa <_dtoa_r+0xca>
 800b9b6:	4ba6      	ldr	r3, [pc, #664]	; (800bc50 <_dtoa_r+0x320>)
 800b9b8:	9306      	str	r3, [sp, #24]
 800b9ba:	3308      	adds	r3, #8
 800b9bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b9be:	6013      	str	r3, [r2, #0]
 800b9c0:	9806      	ldr	r0, [sp, #24]
 800b9c2:	b015      	add	sp, #84	; 0x54
 800b9c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c8:	4ba0      	ldr	r3, [pc, #640]	; (800bc4c <_dtoa_r+0x31c>)
 800b9ca:	9306      	str	r3, [sp, #24]
 800b9cc:	3303      	adds	r3, #3
 800b9ce:	e7f5      	b.n	800b9bc <_dtoa_r+0x8c>
 800b9d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	4630      	mov	r0, r6
 800b9da:	4639      	mov	r1, r7
 800b9dc:	f7f4 ffe4 	bl	80009a8 <__aeabi_dcmpeq>
 800b9e0:	4682      	mov	sl, r0
 800b9e2:	b160      	cbz	r0, 800b9fe <_dtoa_r+0xce>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b9e8:	6013      	str	r3, [r2, #0]
 800b9ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	f000 8520 	beq.w	800c432 <_dtoa_r+0xb02>
 800b9f2:	4b98      	ldr	r3, [pc, #608]	; (800bc54 <_dtoa_r+0x324>)
 800b9f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b9f6:	6013      	str	r3, [r2, #0]
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	9306      	str	r3, [sp, #24]
 800b9fc:	e7e0      	b.n	800b9c0 <_dtoa_r+0x90>
 800b9fe:	ab12      	add	r3, sp, #72	; 0x48
 800ba00:	9301      	str	r3, [sp, #4]
 800ba02:	ab13      	add	r3, sp, #76	; 0x4c
 800ba04:	9300      	str	r3, [sp, #0]
 800ba06:	4632      	mov	r2, r6
 800ba08:	463b      	mov	r3, r7
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f7ff fa94 	bl	800af38 <__d2b>
 800ba10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba14:	4683      	mov	fp, r0
 800ba16:	2d00      	cmp	r5, #0
 800ba18:	d07d      	beq.n	800bb16 <_dtoa_r+0x1e6>
 800ba1a:	46b0      	mov	r8, r6
 800ba1c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba20:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800ba24:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800ba28:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba2c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800ba30:	2200      	movs	r2, #0
 800ba32:	4b89      	ldr	r3, [pc, #548]	; (800bc58 <_dtoa_r+0x328>)
 800ba34:	4640      	mov	r0, r8
 800ba36:	4649      	mov	r1, r9
 800ba38:	f7f4 fb96 	bl	8000168 <__aeabi_dsub>
 800ba3c:	a37c      	add	r3, pc, #496	; (adr r3, 800bc30 <_dtoa_r+0x300>)
 800ba3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba42:	f7f4 fd49 	bl	80004d8 <__aeabi_dmul>
 800ba46:	a37c      	add	r3, pc, #496	; (adr r3, 800bc38 <_dtoa_r+0x308>)
 800ba48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4c:	f7f4 fb8e 	bl	800016c <__adddf3>
 800ba50:	4606      	mov	r6, r0
 800ba52:	4628      	mov	r0, r5
 800ba54:	460f      	mov	r7, r1
 800ba56:	f7f4 fcd5 	bl	8000404 <__aeabi_i2d>
 800ba5a:	a379      	add	r3, pc, #484	; (adr r3, 800bc40 <_dtoa_r+0x310>)
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	f7f4 fd3a 	bl	80004d8 <__aeabi_dmul>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	4630      	mov	r0, r6
 800ba6a:	4639      	mov	r1, r7
 800ba6c:	f7f4 fb7e 	bl	800016c <__adddf3>
 800ba70:	4606      	mov	r6, r0
 800ba72:	460f      	mov	r7, r1
 800ba74:	f7f4 ffca 	bl	8000a0c <__aeabi_d2iz>
 800ba78:	2200      	movs	r2, #0
 800ba7a:	4682      	mov	sl, r0
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	4630      	mov	r0, r6
 800ba80:	4639      	mov	r1, r7
 800ba82:	f7f4 ff9b 	bl	80009bc <__aeabi_dcmplt>
 800ba86:	b148      	cbz	r0, 800ba9c <_dtoa_r+0x16c>
 800ba88:	4650      	mov	r0, sl
 800ba8a:	f7f4 fcbb 	bl	8000404 <__aeabi_i2d>
 800ba8e:	4632      	mov	r2, r6
 800ba90:	463b      	mov	r3, r7
 800ba92:	f7f4 ff89 	bl	80009a8 <__aeabi_dcmpeq>
 800ba96:	b908      	cbnz	r0, 800ba9c <_dtoa_r+0x16c>
 800ba98:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ba9c:	f1ba 0f16 	cmp.w	sl, #22
 800baa0:	d85a      	bhi.n	800bb58 <_dtoa_r+0x228>
 800baa2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800baa6:	496d      	ldr	r1, [pc, #436]	; (800bc5c <_dtoa_r+0x32c>)
 800baa8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800baac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bab0:	f7f4 ffa2 	bl	80009f8 <__aeabi_dcmpgt>
 800bab4:	2800      	cmp	r0, #0
 800bab6:	d051      	beq.n	800bb5c <_dtoa_r+0x22c>
 800bab8:	2300      	movs	r3, #0
 800baba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800babe:	930d      	str	r3, [sp, #52]	; 0x34
 800bac0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bac2:	1b5d      	subs	r5, r3, r5
 800bac4:	1e6b      	subs	r3, r5, #1
 800bac6:	9307      	str	r3, [sp, #28]
 800bac8:	bf43      	ittte	mi
 800baca:	2300      	movmi	r3, #0
 800bacc:	f1c5 0901 	rsbmi	r9, r5, #1
 800bad0:	9307      	strmi	r3, [sp, #28]
 800bad2:	f04f 0900 	movpl.w	r9, #0
 800bad6:	f1ba 0f00 	cmp.w	sl, #0
 800bada:	db41      	blt.n	800bb60 <_dtoa_r+0x230>
 800badc:	9b07      	ldr	r3, [sp, #28]
 800bade:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800bae2:	4453      	add	r3, sl
 800bae4:	9307      	str	r3, [sp, #28]
 800bae6:	2300      	movs	r3, #0
 800bae8:	9308      	str	r3, [sp, #32]
 800baea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800baec:	2b09      	cmp	r3, #9
 800baee:	f200 808f 	bhi.w	800bc10 <_dtoa_r+0x2e0>
 800baf2:	2b05      	cmp	r3, #5
 800baf4:	bfc4      	itt	gt
 800baf6:	3b04      	subgt	r3, #4
 800baf8:	931e      	strgt	r3, [sp, #120]	; 0x78
 800bafa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bafc:	bfc8      	it	gt
 800bafe:	2500      	movgt	r5, #0
 800bb00:	f1a3 0302 	sub.w	r3, r3, #2
 800bb04:	bfd8      	it	le
 800bb06:	2501      	movle	r5, #1
 800bb08:	2b03      	cmp	r3, #3
 800bb0a:	f200 808d 	bhi.w	800bc28 <_dtoa_r+0x2f8>
 800bb0e:	e8df f003 	tbb	[pc, r3]
 800bb12:	7d7b      	.short	0x7d7b
 800bb14:	6f2f      	.short	0x6f2f
 800bb16:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800bb1a:	441d      	add	r5, r3
 800bb1c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800bb20:	2820      	cmp	r0, #32
 800bb22:	dd13      	ble.n	800bb4c <_dtoa_r+0x21c>
 800bb24:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800bb28:	9b02      	ldr	r3, [sp, #8]
 800bb2a:	fa08 f800 	lsl.w	r8, r8, r0
 800bb2e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800bb32:	fa23 f000 	lsr.w	r0, r3, r0
 800bb36:	ea48 0000 	orr.w	r0, r8, r0
 800bb3a:	f7f4 fc53 	bl	80003e4 <__aeabi_ui2d>
 800bb3e:	2301      	movs	r3, #1
 800bb40:	4680      	mov	r8, r0
 800bb42:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800bb46:	3d01      	subs	r5, #1
 800bb48:	9310      	str	r3, [sp, #64]	; 0x40
 800bb4a:	e771      	b.n	800ba30 <_dtoa_r+0x100>
 800bb4c:	9b02      	ldr	r3, [sp, #8]
 800bb4e:	f1c0 0020 	rsb	r0, r0, #32
 800bb52:	fa03 f000 	lsl.w	r0, r3, r0
 800bb56:	e7f0      	b.n	800bb3a <_dtoa_r+0x20a>
 800bb58:	2301      	movs	r3, #1
 800bb5a:	e7b0      	b.n	800babe <_dtoa_r+0x18e>
 800bb5c:	900d      	str	r0, [sp, #52]	; 0x34
 800bb5e:	e7af      	b.n	800bac0 <_dtoa_r+0x190>
 800bb60:	f1ca 0300 	rsb	r3, sl, #0
 800bb64:	9308      	str	r3, [sp, #32]
 800bb66:	2300      	movs	r3, #0
 800bb68:	eba9 090a 	sub.w	r9, r9, sl
 800bb6c:	930c      	str	r3, [sp, #48]	; 0x30
 800bb6e:	e7bc      	b.n	800baea <_dtoa_r+0x1ba>
 800bb70:	2301      	movs	r3, #1
 800bb72:	9309      	str	r3, [sp, #36]	; 0x24
 800bb74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	dd74      	ble.n	800bc64 <_dtoa_r+0x334>
 800bb7a:	4698      	mov	r8, r3
 800bb7c:	9304      	str	r3, [sp, #16]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bb82:	6072      	str	r2, [r6, #4]
 800bb84:	2204      	movs	r2, #4
 800bb86:	f102 0014 	add.w	r0, r2, #20
 800bb8a:	4298      	cmp	r0, r3
 800bb8c:	6871      	ldr	r1, [r6, #4]
 800bb8e:	d96e      	bls.n	800bc6e <_dtoa_r+0x33e>
 800bb90:	4620      	mov	r0, r4
 800bb92:	f7fe fe91 	bl	800a8b8 <_Balloc>
 800bb96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb98:	6030      	str	r0, [r6, #0]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f1b8 0f0e 	cmp.w	r8, #14
 800bba0:	9306      	str	r3, [sp, #24]
 800bba2:	f200 80ed 	bhi.w	800bd80 <_dtoa_r+0x450>
 800bba6:	2d00      	cmp	r5, #0
 800bba8:	f000 80ea 	beq.w	800bd80 <_dtoa_r+0x450>
 800bbac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bbb0:	f1ba 0f00 	cmp.w	sl, #0
 800bbb4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bbb8:	dd77      	ble.n	800bcaa <_dtoa_r+0x37a>
 800bbba:	4a28      	ldr	r2, [pc, #160]	; (800bc5c <_dtoa_r+0x32c>)
 800bbbc:	f00a 030f 	and.w	r3, sl, #15
 800bbc0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800bbc4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bbc8:	06f0      	lsls	r0, r6, #27
 800bbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bbd2:	d568      	bpl.n	800bca6 <_dtoa_r+0x376>
 800bbd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bbd8:	4b21      	ldr	r3, [pc, #132]	; (800bc60 <_dtoa_r+0x330>)
 800bbda:	2503      	movs	r5, #3
 800bbdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bbe0:	f7f4 fda4 	bl	800072c <__aeabi_ddiv>
 800bbe4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbe8:	f006 060f 	and.w	r6, r6, #15
 800bbec:	4f1c      	ldr	r7, [pc, #112]	; (800bc60 <_dtoa_r+0x330>)
 800bbee:	e04f      	b.n	800bc90 <_dtoa_r+0x360>
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	9309      	str	r3, [sp, #36]	; 0x24
 800bbf4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bbf6:	4453      	add	r3, sl
 800bbf8:	f103 0801 	add.w	r8, r3, #1
 800bbfc:	9304      	str	r3, [sp, #16]
 800bbfe:	4643      	mov	r3, r8
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	bfb8      	it	lt
 800bc04:	2301      	movlt	r3, #1
 800bc06:	e7ba      	b.n	800bb7e <_dtoa_r+0x24e>
 800bc08:	2300      	movs	r3, #0
 800bc0a:	e7b2      	b.n	800bb72 <_dtoa_r+0x242>
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	e7f0      	b.n	800bbf2 <_dtoa_r+0x2c2>
 800bc10:	2501      	movs	r5, #1
 800bc12:	2300      	movs	r3, #0
 800bc14:	9509      	str	r5, [sp, #36]	; 0x24
 800bc16:	931e      	str	r3, [sp, #120]	; 0x78
 800bc18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	9304      	str	r3, [sp, #16]
 800bc20:	4698      	mov	r8, r3
 800bc22:	2312      	movs	r3, #18
 800bc24:	921f      	str	r2, [sp, #124]	; 0x7c
 800bc26:	e7aa      	b.n	800bb7e <_dtoa_r+0x24e>
 800bc28:	2301      	movs	r3, #1
 800bc2a:	9309      	str	r3, [sp, #36]	; 0x24
 800bc2c:	e7f4      	b.n	800bc18 <_dtoa_r+0x2e8>
 800bc2e:	bf00      	nop
 800bc30:	636f4361 	.word	0x636f4361
 800bc34:	3fd287a7 	.word	0x3fd287a7
 800bc38:	8b60c8b3 	.word	0x8b60c8b3
 800bc3c:	3fc68a28 	.word	0x3fc68a28
 800bc40:	509f79fb 	.word	0x509f79fb
 800bc44:	3fd34413 	.word	0x3fd34413
 800bc48:	7ff00000 	.word	0x7ff00000
 800bc4c:	0800d2a1 	.word	0x0800d2a1
 800bc50:	0800d298 	.word	0x0800d298
 800bc54:	0800d2a6 	.word	0x0800d2a6
 800bc58:	3ff80000 	.word	0x3ff80000
 800bc5c:	0800d090 	.word	0x0800d090
 800bc60:	0800d068 	.word	0x0800d068
 800bc64:	2301      	movs	r3, #1
 800bc66:	9304      	str	r3, [sp, #16]
 800bc68:	4698      	mov	r8, r3
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	e7da      	b.n	800bc24 <_dtoa_r+0x2f4>
 800bc6e:	3101      	adds	r1, #1
 800bc70:	6071      	str	r1, [r6, #4]
 800bc72:	0052      	lsls	r2, r2, #1
 800bc74:	e787      	b.n	800bb86 <_dtoa_r+0x256>
 800bc76:	07f1      	lsls	r1, r6, #31
 800bc78:	d508      	bpl.n	800bc8c <_dtoa_r+0x35c>
 800bc7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bc7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc82:	f7f4 fc29 	bl	80004d8 <__aeabi_dmul>
 800bc86:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bc8a:	3501      	adds	r5, #1
 800bc8c:	1076      	asrs	r6, r6, #1
 800bc8e:	3708      	adds	r7, #8
 800bc90:	2e00      	cmp	r6, #0
 800bc92:	d1f0      	bne.n	800bc76 <_dtoa_r+0x346>
 800bc94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bc98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc9c:	f7f4 fd46 	bl	800072c <__aeabi_ddiv>
 800bca0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bca4:	e01b      	b.n	800bcde <_dtoa_r+0x3ae>
 800bca6:	2502      	movs	r5, #2
 800bca8:	e7a0      	b.n	800bbec <_dtoa_r+0x2bc>
 800bcaa:	f000 80a4 	beq.w	800bdf6 <_dtoa_r+0x4c6>
 800bcae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bcb2:	f1ca 0600 	rsb	r6, sl, #0
 800bcb6:	4ba0      	ldr	r3, [pc, #640]	; (800bf38 <_dtoa_r+0x608>)
 800bcb8:	f006 020f 	and.w	r2, r6, #15
 800bcbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	f7f4 fc08 	bl	80004d8 <__aeabi_dmul>
 800bcc8:	2502      	movs	r5, #2
 800bcca:	2300      	movs	r3, #0
 800bccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcd0:	4f9a      	ldr	r7, [pc, #616]	; (800bf3c <_dtoa_r+0x60c>)
 800bcd2:	1136      	asrs	r6, r6, #4
 800bcd4:	2e00      	cmp	r6, #0
 800bcd6:	f040 8083 	bne.w	800bde0 <_dtoa_r+0x4b0>
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d1e0      	bne.n	800bca0 <_dtoa_r+0x370>
 800bcde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	f000 808a 	beq.w	800bdfa <_dtoa_r+0x4ca>
 800bce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bcee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	4b92      	ldr	r3, [pc, #584]	; (800bf40 <_dtoa_r+0x610>)
 800bcf6:	f7f4 fe61 	bl	80009bc <__aeabi_dcmplt>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d07d      	beq.n	800bdfa <_dtoa_r+0x4ca>
 800bcfe:	f1b8 0f00 	cmp.w	r8, #0
 800bd02:	d07a      	beq.n	800bdfa <_dtoa_r+0x4ca>
 800bd04:	9b04      	ldr	r3, [sp, #16]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	dd36      	ble.n	800bd78 <_dtoa_r+0x448>
 800bd0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bd0e:	2200      	movs	r2, #0
 800bd10:	4b8c      	ldr	r3, [pc, #560]	; (800bf44 <_dtoa_r+0x614>)
 800bd12:	f7f4 fbe1 	bl	80004d8 <__aeabi_dmul>
 800bd16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd1a:	9e04      	ldr	r6, [sp, #16]
 800bd1c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 800bd20:	3501      	adds	r5, #1
 800bd22:	4628      	mov	r0, r5
 800bd24:	f7f4 fb6e 	bl	8000404 <__aeabi_i2d>
 800bd28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd2c:	f7f4 fbd4 	bl	80004d8 <__aeabi_dmul>
 800bd30:	2200      	movs	r2, #0
 800bd32:	4b85      	ldr	r3, [pc, #532]	; (800bf48 <_dtoa_r+0x618>)
 800bd34:	f7f4 fa1a 	bl	800016c <__adddf3>
 800bd38:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800bd3c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bd40:	950b      	str	r5, [sp, #44]	; 0x2c
 800bd42:	2e00      	cmp	r6, #0
 800bd44:	d15c      	bne.n	800be00 <_dtoa_r+0x4d0>
 800bd46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	4b7f      	ldr	r3, [pc, #508]	; (800bf4c <_dtoa_r+0x61c>)
 800bd4e:	f7f4 fa0b 	bl	8000168 <__aeabi_dsub>
 800bd52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd54:	462b      	mov	r3, r5
 800bd56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd5a:	f7f4 fe4d 	bl	80009f8 <__aeabi_dcmpgt>
 800bd5e:	2800      	cmp	r0, #0
 800bd60:	f040 8281 	bne.w	800c266 <_dtoa_r+0x936>
 800bd64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd6a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bd6e:	f7f4 fe25 	bl	80009bc <__aeabi_dcmplt>
 800bd72:	2800      	cmp	r0, #0
 800bd74:	f040 8275 	bne.w	800c262 <_dtoa_r+0x932>
 800bd78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800bd7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f2c0 814b 	blt.w	800c01e <_dtoa_r+0x6ee>
 800bd88:	f1ba 0f0e 	cmp.w	sl, #14
 800bd8c:	f300 8147 	bgt.w	800c01e <_dtoa_r+0x6ee>
 800bd90:	4b69      	ldr	r3, [pc, #420]	; (800bf38 <_dtoa_r+0x608>)
 800bd92:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd9e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f280 80d7 	bge.w	800bf54 <_dtoa_r+0x624>
 800bda6:	f1b8 0f00 	cmp.w	r8, #0
 800bdaa:	f300 80d3 	bgt.w	800bf54 <_dtoa_r+0x624>
 800bdae:	f040 8257 	bne.w	800c260 <_dtoa_r+0x930>
 800bdb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	4b64      	ldr	r3, [pc, #400]	; (800bf4c <_dtoa_r+0x61c>)
 800bdba:	f7f4 fb8d 	bl	80004d8 <__aeabi_dmul>
 800bdbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdc2:	f7f4 fe0f 	bl	80009e4 <__aeabi_dcmpge>
 800bdc6:	4646      	mov	r6, r8
 800bdc8:	4647      	mov	r7, r8
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	f040 822d 	bne.w	800c22a <_dtoa_r+0x8fa>
 800bdd0:	9b06      	ldr	r3, [sp, #24]
 800bdd2:	9a06      	ldr	r2, [sp, #24]
 800bdd4:	1c5d      	adds	r5, r3, #1
 800bdd6:	2331      	movs	r3, #49	; 0x31
 800bdd8:	f10a 0a01 	add.w	sl, sl, #1
 800bddc:	7013      	strb	r3, [r2, #0]
 800bdde:	e228      	b.n	800c232 <_dtoa_r+0x902>
 800bde0:	07f2      	lsls	r2, r6, #31
 800bde2:	d505      	bpl.n	800bdf0 <_dtoa_r+0x4c0>
 800bde4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bde8:	f7f4 fb76 	bl	80004d8 <__aeabi_dmul>
 800bdec:	2301      	movs	r3, #1
 800bdee:	3501      	adds	r5, #1
 800bdf0:	1076      	asrs	r6, r6, #1
 800bdf2:	3708      	adds	r7, #8
 800bdf4:	e76e      	b.n	800bcd4 <_dtoa_r+0x3a4>
 800bdf6:	2502      	movs	r5, #2
 800bdf8:	e771      	b.n	800bcde <_dtoa_r+0x3ae>
 800bdfa:	4657      	mov	r7, sl
 800bdfc:	4646      	mov	r6, r8
 800bdfe:	e790      	b.n	800bd22 <_dtoa_r+0x3f2>
 800be00:	4b4d      	ldr	r3, [pc, #308]	; (800bf38 <_dtoa_r+0x608>)
 800be02:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be06:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800be0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d048      	beq.n	800bea2 <_dtoa_r+0x572>
 800be10:	4602      	mov	r2, r0
 800be12:	460b      	mov	r3, r1
 800be14:	2000      	movs	r0, #0
 800be16:	494e      	ldr	r1, [pc, #312]	; (800bf50 <_dtoa_r+0x620>)
 800be18:	f7f4 fc88 	bl	800072c <__aeabi_ddiv>
 800be1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800be20:	f7f4 f9a2 	bl	8000168 <__aeabi_dsub>
 800be24:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800be28:	9d06      	ldr	r5, [sp, #24]
 800be2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be2e:	f7f4 fded 	bl	8000a0c <__aeabi_d2iz>
 800be32:	9011      	str	r0, [sp, #68]	; 0x44
 800be34:	f7f4 fae6 	bl	8000404 <__aeabi_i2d>
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be40:	f7f4 f992 	bl	8000168 <__aeabi_dsub>
 800be44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be4a:	3330      	adds	r3, #48	; 0x30
 800be4c:	f805 3b01 	strb.w	r3, [r5], #1
 800be50:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800be54:	f7f4 fdb2 	bl	80009bc <__aeabi_dcmplt>
 800be58:	2800      	cmp	r0, #0
 800be5a:	d163      	bne.n	800bf24 <_dtoa_r+0x5f4>
 800be5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be60:	2000      	movs	r0, #0
 800be62:	4937      	ldr	r1, [pc, #220]	; (800bf40 <_dtoa_r+0x610>)
 800be64:	f7f4 f980 	bl	8000168 <__aeabi_dsub>
 800be68:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800be6c:	f7f4 fda6 	bl	80009bc <__aeabi_dcmplt>
 800be70:	2800      	cmp	r0, #0
 800be72:	f040 80b5 	bne.w	800bfe0 <_dtoa_r+0x6b0>
 800be76:	9b06      	ldr	r3, [sp, #24]
 800be78:	1aeb      	subs	r3, r5, r3
 800be7a:	429e      	cmp	r6, r3
 800be7c:	f77f af7c 	ble.w	800bd78 <_dtoa_r+0x448>
 800be80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800be84:	2200      	movs	r2, #0
 800be86:	4b2f      	ldr	r3, [pc, #188]	; (800bf44 <_dtoa_r+0x614>)
 800be88:	f7f4 fb26 	bl	80004d8 <__aeabi_dmul>
 800be8c:	2200      	movs	r2, #0
 800be8e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800be92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be96:	4b2b      	ldr	r3, [pc, #172]	; (800bf44 <_dtoa_r+0x614>)
 800be98:	f7f4 fb1e 	bl	80004d8 <__aeabi_dmul>
 800be9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bea0:	e7c3      	b.n	800be2a <_dtoa_r+0x4fa>
 800bea2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bea6:	f7f4 fb17 	bl	80004d8 <__aeabi_dmul>
 800beaa:	9b06      	ldr	r3, [sp, #24]
 800beac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800beb0:	199d      	adds	r5, r3, r6
 800beb2:	461e      	mov	r6, r3
 800beb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beb8:	f7f4 fda8 	bl	8000a0c <__aeabi_d2iz>
 800bebc:	9011      	str	r0, [sp, #68]	; 0x44
 800bebe:	f7f4 faa1 	bl	8000404 <__aeabi_i2d>
 800bec2:	4602      	mov	r2, r0
 800bec4:	460b      	mov	r3, r1
 800bec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beca:	f7f4 f94d 	bl	8000168 <__aeabi_dsub>
 800bece:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bed0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bed4:	3330      	adds	r3, #48	; 0x30
 800bed6:	f806 3b01 	strb.w	r3, [r6], #1
 800beda:	42ae      	cmp	r6, r5
 800bedc:	f04f 0200 	mov.w	r2, #0
 800bee0:	d124      	bne.n	800bf2c <_dtoa_r+0x5fc>
 800bee2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bee6:	4b1a      	ldr	r3, [pc, #104]	; (800bf50 <_dtoa_r+0x620>)
 800bee8:	f7f4 f940 	bl	800016c <__adddf3>
 800beec:	4602      	mov	r2, r0
 800beee:	460b      	mov	r3, r1
 800bef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bef4:	f7f4 fd80 	bl	80009f8 <__aeabi_dcmpgt>
 800bef8:	2800      	cmp	r0, #0
 800befa:	d171      	bne.n	800bfe0 <_dtoa_r+0x6b0>
 800befc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bf00:	2000      	movs	r0, #0
 800bf02:	4913      	ldr	r1, [pc, #76]	; (800bf50 <_dtoa_r+0x620>)
 800bf04:	f7f4 f930 	bl	8000168 <__aeabi_dsub>
 800bf08:	4602      	mov	r2, r0
 800bf0a:	460b      	mov	r3, r1
 800bf0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf10:	f7f4 fd54 	bl	80009bc <__aeabi_dcmplt>
 800bf14:	2800      	cmp	r0, #0
 800bf16:	f43f af2f 	beq.w	800bd78 <_dtoa_r+0x448>
 800bf1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf1e:	1e6a      	subs	r2, r5, #1
 800bf20:	2b30      	cmp	r3, #48	; 0x30
 800bf22:	d001      	beq.n	800bf28 <_dtoa_r+0x5f8>
 800bf24:	46ba      	mov	sl, r7
 800bf26:	e04a      	b.n	800bfbe <_dtoa_r+0x68e>
 800bf28:	4615      	mov	r5, r2
 800bf2a:	e7f6      	b.n	800bf1a <_dtoa_r+0x5ea>
 800bf2c:	4b05      	ldr	r3, [pc, #20]	; (800bf44 <_dtoa_r+0x614>)
 800bf2e:	f7f4 fad3 	bl	80004d8 <__aeabi_dmul>
 800bf32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf36:	e7bd      	b.n	800beb4 <_dtoa_r+0x584>
 800bf38:	0800d090 	.word	0x0800d090
 800bf3c:	0800d068 	.word	0x0800d068
 800bf40:	3ff00000 	.word	0x3ff00000
 800bf44:	40240000 	.word	0x40240000
 800bf48:	401c0000 	.word	0x401c0000
 800bf4c:	40140000 	.word	0x40140000
 800bf50:	3fe00000 	.word	0x3fe00000
 800bf54:	9d06      	ldr	r5, [sp, #24]
 800bf56:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bf5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf5e:	4630      	mov	r0, r6
 800bf60:	4639      	mov	r1, r7
 800bf62:	f7f4 fbe3 	bl	800072c <__aeabi_ddiv>
 800bf66:	f7f4 fd51 	bl	8000a0c <__aeabi_d2iz>
 800bf6a:	4681      	mov	r9, r0
 800bf6c:	f7f4 fa4a 	bl	8000404 <__aeabi_i2d>
 800bf70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf74:	f7f4 fab0 	bl	80004d8 <__aeabi_dmul>
 800bf78:	4602      	mov	r2, r0
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	4630      	mov	r0, r6
 800bf7e:	4639      	mov	r1, r7
 800bf80:	f7f4 f8f2 	bl	8000168 <__aeabi_dsub>
 800bf84:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800bf88:	f805 6b01 	strb.w	r6, [r5], #1
 800bf8c:	9e06      	ldr	r6, [sp, #24]
 800bf8e:	4602      	mov	r2, r0
 800bf90:	1bae      	subs	r6, r5, r6
 800bf92:	45b0      	cmp	r8, r6
 800bf94:	460b      	mov	r3, r1
 800bf96:	d135      	bne.n	800c004 <_dtoa_r+0x6d4>
 800bf98:	f7f4 f8e8 	bl	800016c <__adddf3>
 800bf9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bfa0:	4606      	mov	r6, r0
 800bfa2:	460f      	mov	r7, r1
 800bfa4:	f7f4 fd28 	bl	80009f8 <__aeabi_dcmpgt>
 800bfa8:	b9c8      	cbnz	r0, 800bfde <_dtoa_r+0x6ae>
 800bfaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bfae:	4630      	mov	r0, r6
 800bfb0:	4639      	mov	r1, r7
 800bfb2:	f7f4 fcf9 	bl	80009a8 <__aeabi_dcmpeq>
 800bfb6:	b110      	cbz	r0, 800bfbe <_dtoa_r+0x68e>
 800bfb8:	f019 0f01 	tst.w	r9, #1
 800bfbc:	d10f      	bne.n	800bfde <_dtoa_r+0x6ae>
 800bfbe:	4659      	mov	r1, fp
 800bfc0:	4620      	mov	r0, r4
 800bfc2:	f7fe fcad 	bl	800a920 <_Bfree>
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bfca:	702b      	strb	r3, [r5, #0]
 800bfcc:	f10a 0301 	add.w	r3, sl, #1
 800bfd0:	6013      	str	r3, [r2, #0]
 800bfd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	f43f acf3 	beq.w	800b9c0 <_dtoa_r+0x90>
 800bfda:	601d      	str	r5, [r3, #0]
 800bfdc:	e4f0      	b.n	800b9c0 <_dtoa_r+0x90>
 800bfde:	4657      	mov	r7, sl
 800bfe0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bfe4:	1e6b      	subs	r3, r5, #1
 800bfe6:	2a39      	cmp	r2, #57	; 0x39
 800bfe8:	d106      	bne.n	800bff8 <_dtoa_r+0x6c8>
 800bfea:	9a06      	ldr	r2, [sp, #24]
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d107      	bne.n	800c000 <_dtoa_r+0x6d0>
 800bff0:	2330      	movs	r3, #48	; 0x30
 800bff2:	7013      	strb	r3, [r2, #0]
 800bff4:	4613      	mov	r3, r2
 800bff6:	3701      	adds	r7, #1
 800bff8:	781a      	ldrb	r2, [r3, #0]
 800bffa:	3201      	adds	r2, #1
 800bffc:	701a      	strb	r2, [r3, #0]
 800bffe:	e791      	b.n	800bf24 <_dtoa_r+0x5f4>
 800c000:	461d      	mov	r5, r3
 800c002:	e7ed      	b.n	800bfe0 <_dtoa_r+0x6b0>
 800c004:	2200      	movs	r2, #0
 800c006:	4b99      	ldr	r3, [pc, #612]	; (800c26c <_dtoa_r+0x93c>)
 800c008:	f7f4 fa66 	bl	80004d8 <__aeabi_dmul>
 800c00c:	2200      	movs	r2, #0
 800c00e:	2300      	movs	r3, #0
 800c010:	4606      	mov	r6, r0
 800c012:	460f      	mov	r7, r1
 800c014:	f7f4 fcc8 	bl	80009a8 <__aeabi_dcmpeq>
 800c018:	2800      	cmp	r0, #0
 800c01a:	d09e      	beq.n	800bf5a <_dtoa_r+0x62a>
 800c01c:	e7cf      	b.n	800bfbe <_dtoa_r+0x68e>
 800c01e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c020:	2a00      	cmp	r2, #0
 800c022:	f000 8088 	beq.w	800c136 <_dtoa_r+0x806>
 800c026:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c028:	2a01      	cmp	r2, #1
 800c02a:	dc6d      	bgt.n	800c108 <_dtoa_r+0x7d8>
 800c02c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c02e:	2a00      	cmp	r2, #0
 800c030:	d066      	beq.n	800c100 <_dtoa_r+0x7d0>
 800c032:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c036:	464d      	mov	r5, r9
 800c038:	9e08      	ldr	r6, [sp, #32]
 800c03a:	9a07      	ldr	r2, [sp, #28]
 800c03c:	2101      	movs	r1, #1
 800c03e:	441a      	add	r2, r3
 800c040:	4620      	mov	r0, r4
 800c042:	4499      	add	r9, r3
 800c044:	9207      	str	r2, [sp, #28]
 800c046:	f7fe fd49 	bl	800aadc <__i2b>
 800c04a:	4607      	mov	r7, r0
 800c04c:	2d00      	cmp	r5, #0
 800c04e:	dd0b      	ble.n	800c068 <_dtoa_r+0x738>
 800c050:	9b07      	ldr	r3, [sp, #28]
 800c052:	2b00      	cmp	r3, #0
 800c054:	dd08      	ble.n	800c068 <_dtoa_r+0x738>
 800c056:	42ab      	cmp	r3, r5
 800c058:	bfa8      	it	ge
 800c05a:	462b      	movge	r3, r5
 800c05c:	9a07      	ldr	r2, [sp, #28]
 800c05e:	eba9 0903 	sub.w	r9, r9, r3
 800c062:	1aed      	subs	r5, r5, r3
 800c064:	1ad3      	subs	r3, r2, r3
 800c066:	9307      	str	r3, [sp, #28]
 800c068:	9b08      	ldr	r3, [sp, #32]
 800c06a:	b1eb      	cbz	r3, 800c0a8 <_dtoa_r+0x778>
 800c06c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d065      	beq.n	800c13e <_dtoa_r+0x80e>
 800c072:	b18e      	cbz	r6, 800c098 <_dtoa_r+0x768>
 800c074:	4639      	mov	r1, r7
 800c076:	4632      	mov	r2, r6
 800c078:	4620      	mov	r0, r4
 800c07a:	f7fe fdcd 	bl	800ac18 <__pow5mult>
 800c07e:	465a      	mov	r2, fp
 800c080:	4601      	mov	r1, r0
 800c082:	4607      	mov	r7, r0
 800c084:	4620      	mov	r0, r4
 800c086:	f7fe fd32 	bl	800aaee <__multiply>
 800c08a:	4659      	mov	r1, fp
 800c08c:	900a      	str	r0, [sp, #40]	; 0x28
 800c08e:	4620      	mov	r0, r4
 800c090:	f7fe fc46 	bl	800a920 <_Bfree>
 800c094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c096:	469b      	mov	fp, r3
 800c098:	9b08      	ldr	r3, [sp, #32]
 800c09a:	1b9a      	subs	r2, r3, r6
 800c09c:	d004      	beq.n	800c0a8 <_dtoa_r+0x778>
 800c09e:	4659      	mov	r1, fp
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	f7fe fdb9 	bl	800ac18 <__pow5mult>
 800c0a6:	4683      	mov	fp, r0
 800c0a8:	2101      	movs	r1, #1
 800c0aa:	4620      	mov	r0, r4
 800c0ac:	f7fe fd16 	bl	800aadc <__i2b>
 800c0b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0b2:	4606      	mov	r6, r0
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	f000 81c6 	beq.w	800c446 <_dtoa_r+0xb16>
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	4601      	mov	r1, r0
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f7fe fdaa 	bl	800ac18 <__pow5mult>
 800c0c4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c0c6:	4606      	mov	r6, r0
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	dc3e      	bgt.n	800c14a <_dtoa_r+0x81a>
 800c0cc:	9b02      	ldr	r3, [sp, #8]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d137      	bne.n	800c142 <_dtoa_r+0x812>
 800c0d2:	9b03      	ldr	r3, [sp, #12]
 800c0d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d134      	bne.n	800c146 <_dtoa_r+0x816>
 800c0dc:	9b03      	ldr	r3, [sp, #12]
 800c0de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c0e2:	0d1b      	lsrs	r3, r3, #20
 800c0e4:	051b      	lsls	r3, r3, #20
 800c0e6:	b12b      	cbz	r3, 800c0f4 <_dtoa_r+0x7c4>
 800c0e8:	9b07      	ldr	r3, [sp, #28]
 800c0ea:	f109 0901 	add.w	r9, r9, #1
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	9307      	str	r3, [sp, #28]
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	9308      	str	r3, [sp, #32]
 800c0f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d128      	bne.n	800c14e <_dtoa_r+0x81e>
 800c0fc:	2001      	movs	r0, #1
 800c0fe:	e02e      	b.n	800c15e <_dtoa_r+0x82e>
 800c100:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c102:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c106:	e796      	b.n	800c036 <_dtoa_r+0x706>
 800c108:	9b08      	ldr	r3, [sp, #32]
 800c10a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800c10e:	42b3      	cmp	r3, r6
 800c110:	bfb7      	itett	lt
 800c112:	9b08      	ldrlt	r3, [sp, #32]
 800c114:	1b9e      	subge	r6, r3, r6
 800c116:	1af2      	sublt	r2, r6, r3
 800c118:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800c11a:	bfbf      	itttt	lt
 800c11c:	9608      	strlt	r6, [sp, #32]
 800c11e:	189b      	addlt	r3, r3, r2
 800c120:	930c      	strlt	r3, [sp, #48]	; 0x30
 800c122:	2600      	movlt	r6, #0
 800c124:	f1b8 0f00 	cmp.w	r8, #0
 800c128:	bfb9      	ittee	lt
 800c12a:	eba9 0508 	sublt.w	r5, r9, r8
 800c12e:	2300      	movlt	r3, #0
 800c130:	464d      	movge	r5, r9
 800c132:	4643      	movge	r3, r8
 800c134:	e781      	b.n	800c03a <_dtoa_r+0x70a>
 800c136:	9e08      	ldr	r6, [sp, #32]
 800c138:	464d      	mov	r5, r9
 800c13a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c13c:	e786      	b.n	800c04c <_dtoa_r+0x71c>
 800c13e:	9a08      	ldr	r2, [sp, #32]
 800c140:	e7ad      	b.n	800c09e <_dtoa_r+0x76e>
 800c142:	2300      	movs	r3, #0
 800c144:	e7d6      	b.n	800c0f4 <_dtoa_r+0x7c4>
 800c146:	9b02      	ldr	r3, [sp, #8]
 800c148:	e7d4      	b.n	800c0f4 <_dtoa_r+0x7c4>
 800c14a:	2300      	movs	r3, #0
 800c14c:	9308      	str	r3, [sp, #32]
 800c14e:	6933      	ldr	r3, [r6, #16]
 800c150:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c154:	6918      	ldr	r0, [r3, #16]
 800c156:	f7fe fc73 	bl	800aa40 <__hi0bits>
 800c15a:	f1c0 0020 	rsb	r0, r0, #32
 800c15e:	9b07      	ldr	r3, [sp, #28]
 800c160:	4418      	add	r0, r3
 800c162:	f010 001f 	ands.w	r0, r0, #31
 800c166:	d047      	beq.n	800c1f8 <_dtoa_r+0x8c8>
 800c168:	f1c0 0320 	rsb	r3, r0, #32
 800c16c:	2b04      	cmp	r3, #4
 800c16e:	dd3b      	ble.n	800c1e8 <_dtoa_r+0x8b8>
 800c170:	9b07      	ldr	r3, [sp, #28]
 800c172:	f1c0 001c 	rsb	r0, r0, #28
 800c176:	4481      	add	r9, r0
 800c178:	4405      	add	r5, r0
 800c17a:	4403      	add	r3, r0
 800c17c:	9307      	str	r3, [sp, #28]
 800c17e:	f1b9 0f00 	cmp.w	r9, #0
 800c182:	dd05      	ble.n	800c190 <_dtoa_r+0x860>
 800c184:	4659      	mov	r1, fp
 800c186:	464a      	mov	r2, r9
 800c188:	4620      	mov	r0, r4
 800c18a:	f7fe fd93 	bl	800acb4 <__lshift>
 800c18e:	4683      	mov	fp, r0
 800c190:	9b07      	ldr	r3, [sp, #28]
 800c192:	2b00      	cmp	r3, #0
 800c194:	dd05      	ble.n	800c1a2 <_dtoa_r+0x872>
 800c196:	4631      	mov	r1, r6
 800c198:	461a      	mov	r2, r3
 800c19a:	4620      	mov	r0, r4
 800c19c:	f7fe fd8a 	bl	800acb4 <__lshift>
 800c1a0:	4606      	mov	r6, r0
 800c1a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1a4:	b353      	cbz	r3, 800c1fc <_dtoa_r+0x8cc>
 800c1a6:	4631      	mov	r1, r6
 800c1a8:	4658      	mov	r0, fp
 800c1aa:	f7fe fdd7 	bl	800ad5c <__mcmp>
 800c1ae:	2800      	cmp	r0, #0
 800c1b0:	da24      	bge.n	800c1fc <_dtoa_r+0x8cc>
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	4659      	mov	r1, fp
 800c1b6:	220a      	movs	r2, #10
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	f7fe fbc8 	bl	800a94e <__multadd>
 800c1be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1c0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c1c4:	4683      	mov	fp, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	f000 8144 	beq.w	800c454 <_dtoa_r+0xb24>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	4639      	mov	r1, r7
 800c1d0:	220a      	movs	r2, #10
 800c1d2:	4620      	mov	r0, r4
 800c1d4:	f7fe fbbb 	bl	800a94e <__multadd>
 800c1d8:	9b04      	ldr	r3, [sp, #16]
 800c1da:	4607      	mov	r7, r0
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	dc4d      	bgt.n	800c27c <_dtoa_r+0x94c>
 800c1e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c1e2:	2b02      	cmp	r3, #2
 800c1e4:	dd4a      	ble.n	800c27c <_dtoa_r+0x94c>
 800c1e6:	e011      	b.n	800c20c <_dtoa_r+0x8dc>
 800c1e8:	d0c9      	beq.n	800c17e <_dtoa_r+0x84e>
 800c1ea:	9a07      	ldr	r2, [sp, #28]
 800c1ec:	331c      	adds	r3, #28
 800c1ee:	441a      	add	r2, r3
 800c1f0:	4499      	add	r9, r3
 800c1f2:	441d      	add	r5, r3
 800c1f4:	4613      	mov	r3, r2
 800c1f6:	e7c1      	b.n	800c17c <_dtoa_r+0x84c>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	e7f6      	b.n	800c1ea <_dtoa_r+0x8ba>
 800c1fc:	f1b8 0f00 	cmp.w	r8, #0
 800c200:	dc36      	bgt.n	800c270 <_dtoa_r+0x940>
 800c202:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c204:	2b02      	cmp	r3, #2
 800c206:	dd33      	ble.n	800c270 <_dtoa_r+0x940>
 800c208:	f8cd 8010 	str.w	r8, [sp, #16]
 800c20c:	9b04      	ldr	r3, [sp, #16]
 800c20e:	b963      	cbnz	r3, 800c22a <_dtoa_r+0x8fa>
 800c210:	4631      	mov	r1, r6
 800c212:	2205      	movs	r2, #5
 800c214:	4620      	mov	r0, r4
 800c216:	f7fe fb9a 	bl	800a94e <__multadd>
 800c21a:	4601      	mov	r1, r0
 800c21c:	4606      	mov	r6, r0
 800c21e:	4658      	mov	r0, fp
 800c220:	f7fe fd9c 	bl	800ad5c <__mcmp>
 800c224:	2800      	cmp	r0, #0
 800c226:	f73f add3 	bgt.w	800bdd0 <_dtoa_r+0x4a0>
 800c22a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c22c:	9d06      	ldr	r5, [sp, #24]
 800c22e:	ea6f 0a03 	mvn.w	sl, r3
 800c232:	f04f 0900 	mov.w	r9, #0
 800c236:	4631      	mov	r1, r6
 800c238:	4620      	mov	r0, r4
 800c23a:	f7fe fb71 	bl	800a920 <_Bfree>
 800c23e:	2f00      	cmp	r7, #0
 800c240:	f43f aebd 	beq.w	800bfbe <_dtoa_r+0x68e>
 800c244:	f1b9 0f00 	cmp.w	r9, #0
 800c248:	d005      	beq.n	800c256 <_dtoa_r+0x926>
 800c24a:	45b9      	cmp	r9, r7
 800c24c:	d003      	beq.n	800c256 <_dtoa_r+0x926>
 800c24e:	4649      	mov	r1, r9
 800c250:	4620      	mov	r0, r4
 800c252:	f7fe fb65 	bl	800a920 <_Bfree>
 800c256:	4639      	mov	r1, r7
 800c258:	4620      	mov	r0, r4
 800c25a:	f7fe fb61 	bl	800a920 <_Bfree>
 800c25e:	e6ae      	b.n	800bfbe <_dtoa_r+0x68e>
 800c260:	2600      	movs	r6, #0
 800c262:	4637      	mov	r7, r6
 800c264:	e7e1      	b.n	800c22a <_dtoa_r+0x8fa>
 800c266:	46ba      	mov	sl, r7
 800c268:	4637      	mov	r7, r6
 800c26a:	e5b1      	b.n	800bdd0 <_dtoa_r+0x4a0>
 800c26c:	40240000 	.word	0x40240000
 800c270:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c272:	f8cd 8010 	str.w	r8, [sp, #16]
 800c276:	2b00      	cmp	r3, #0
 800c278:	f000 80f3 	beq.w	800c462 <_dtoa_r+0xb32>
 800c27c:	2d00      	cmp	r5, #0
 800c27e:	dd05      	ble.n	800c28c <_dtoa_r+0x95c>
 800c280:	4639      	mov	r1, r7
 800c282:	462a      	mov	r2, r5
 800c284:	4620      	mov	r0, r4
 800c286:	f7fe fd15 	bl	800acb4 <__lshift>
 800c28a:	4607      	mov	r7, r0
 800c28c:	9b08      	ldr	r3, [sp, #32]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d04c      	beq.n	800c32c <_dtoa_r+0x9fc>
 800c292:	6879      	ldr	r1, [r7, #4]
 800c294:	4620      	mov	r0, r4
 800c296:	f7fe fb0f 	bl	800a8b8 <_Balloc>
 800c29a:	4605      	mov	r5, r0
 800c29c:	693a      	ldr	r2, [r7, #16]
 800c29e:	f107 010c 	add.w	r1, r7, #12
 800c2a2:	3202      	adds	r2, #2
 800c2a4:	0092      	lsls	r2, r2, #2
 800c2a6:	300c      	adds	r0, #12
 800c2a8:	f7fe fafb 	bl	800a8a2 <memcpy>
 800c2ac:	2201      	movs	r2, #1
 800c2ae:	4629      	mov	r1, r5
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	f7fe fcff 	bl	800acb4 <__lshift>
 800c2b6:	46b9      	mov	r9, r7
 800c2b8:	4607      	mov	r7, r0
 800c2ba:	9b06      	ldr	r3, [sp, #24]
 800c2bc:	9307      	str	r3, [sp, #28]
 800c2be:	9b02      	ldr	r3, [sp, #8]
 800c2c0:	f003 0301 	and.w	r3, r3, #1
 800c2c4:	9308      	str	r3, [sp, #32]
 800c2c6:	4631      	mov	r1, r6
 800c2c8:	4658      	mov	r0, fp
 800c2ca:	f7ff faa2 	bl	800b812 <quorem>
 800c2ce:	4649      	mov	r1, r9
 800c2d0:	4605      	mov	r5, r0
 800c2d2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c2d6:	4658      	mov	r0, fp
 800c2d8:	f7fe fd40 	bl	800ad5c <__mcmp>
 800c2dc:	463a      	mov	r2, r7
 800c2de:	9002      	str	r0, [sp, #8]
 800c2e0:	4631      	mov	r1, r6
 800c2e2:	4620      	mov	r0, r4
 800c2e4:	f7fe fd54 	bl	800ad90 <__mdiff>
 800c2e8:	68c3      	ldr	r3, [r0, #12]
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	bb03      	cbnz	r3, 800c330 <_dtoa_r+0xa00>
 800c2ee:	4601      	mov	r1, r0
 800c2f0:	9009      	str	r0, [sp, #36]	; 0x24
 800c2f2:	4658      	mov	r0, fp
 800c2f4:	f7fe fd32 	bl	800ad5c <__mcmp>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2fc:	4611      	mov	r1, r2
 800c2fe:	4620      	mov	r0, r4
 800c300:	9309      	str	r3, [sp, #36]	; 0x24
 800c302:	f7fe fb0d 	bl	800a920 <_Bfree>
 800c306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c308:	b9a3      	cbnz	r3, 800c334 <_dtoa_r+0xa04>
 800c30a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c30c:	b992      	cbnz	r2, 800c334 <_dtoa_r+0xa04>
 800c30e:	9a08      	ldr	r2, [sp, #32]
 800c310:	b982      	cbnz	r2, 800c334 <_dtoa_r+0xa04>
 800c312:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c316:	d029      	beq.n	800c36c <_dtoa_r+0xa3c>
 800c318:	9b02      	ldr	r3, [sp, #8]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	dd01      	ble.n	800c322 <_dtoa_r+0x9f2>
 800c31e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c322:	9b07      	ldr	r3, [sp, #28]
 800c324:	1c5d      	adds	r5, r3, #1
 800c326:	f883 8000 	strb.w	r8, [r3]
 800c32a:	e784      	b.n	800c236 <_dtoa_r+0x906>
 800c32c:	4638      	mov	r0, r7
 800c32e:	e7c2      	b.n	800c2b6 <_dtoa_r+0x986>
 800c330:	2301      	movs	r3, #1
 800c332:	e7e3      	b.n	800c2fc <_dtoa_r+0x9cc>
 800c334:	9a02      	ldr	r2, [sp, #8]
 800c336:	2a00      	cmp	r2, #0
 800c338:	db04      	blt.n	800c344 <_dtoa_r+0xa14>
 800c33a:	d123      	bne.n	800c384 <_dtoa_r+0xa54>
 800c33c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c33e:	bb0a      	cbnz	r2, 800c384 <_dtoa_r+0xa54>
 800c340:	9a08      	ldr	r2, [sp, #32]
 800c342:	b9fa      	cbnz	r2, 800c384 <_dtoa_r+0xa54>
 800c344:	2b00      	cmp	r3, #0
 800c346:	ddec      	ble.n	800c322 <_dtoa_r+0x9f2>
 800c348:	4659      	mov	r1, fp
 800c34a:	2201      	movs	r2, #1
 800c34c:	4620      	mov	r0, r4
 800c34e:	f7fe fcb1 	bl	800acb4 <__lshift>
 800c352:	4631      	mov	r1, r6
 800c354:	4683      	mov	fp, r0
 800c356:	f7fe fd01 	bl	800ad5c <__mcmp>
 800c35a:	2800      	cmp	r0, #0
 800c35c:	dc03      	bgt.n	800c366 <_dtoa_r+0xa36>
 800c35e:	d1e0      	bne.n	800c322 <_dtoa_r+0x9f2>
 800c360:	f018 0f01 	tst.w	r8, #1
 800c364:	d0dd      	beq.n	800c322 <_dtoa_r+0x9f2>
 800c366:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c36a:	d1d8      	bne.n	800c31e <_dtoa_r+0x9ee>
 800c36c:	9b07      	ldr	r3, [sp, #28]
 800c36e:	9a07      	ldr	r2, [sp, #28]
 800c370:	1c5d      	adds	r5, r3, #1
 800c372:	2339      	movs	r3, #57	; 0x39
 800c374:	7013      	strb	r3, [r2, #0]
 800c376:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c37a:	1e6a      	subs	r2, r5, #1
 800c37c:	2b39      	cmp	r3, #57	; 0x39
 800c37e:	d04d      	beq.n	800c41c <_dtoa_r+0xaec>
 800c380:	3301      	adds	r3, #1
 800c382:	e052      	b.n	800c42a <_dtoa_r+0xafa>
 800c384:	9a07      	ldr	r2, [sp, #28]
 800c386:	2b00      	cmp	r3, #0
 800c388:	f102 0501 	add.w	r5, r2, #1
 800c38c:	dd06      	ble.n	800c39c <_dtoa_r+0xa6c>
 800c38e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c392:	d0eb      	beq.n	800c36c <_dtoa_r+0xa3c>
 800c394:	f108 0801 	add.w	r8, r8, #1
 800c398:	9b07      	ldr	r3, [sp, #28]
 800c39a:	e7c4      	b.n	800c326 <_dtoa_r+0x9f6>
 800c39c:	9b06      	ldr	r3, [sp, #24]
 800c39e:	9a04      	ldr	r2, [sp, #16]
 800c3a0:	1aeb      	subs	r3, r5, r3
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c3a8:	d021      	beq.n	800c3ee <_dtoa_r+0xabe>
 800c3aa:	4659      	mov	r1, fp
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	220a      	movs	r2, #10
 800c3b0:	4620      	mov	r0, r4
 800c3b2:	f7fe facc 	bl	800a94e <__multadd>
 800c3b6:	45b9      	cmp	r9, r7
 800c3b8:	4683      	mov	fp, r0
 800c3ba:	f04f 0300 	mov.w	r3, #0
 800c3be:	f04f 020a 	mov.w	r2, #10
 800c3c2:	4649      	mov	r1, r9
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	d105      	bne.n	800c3d4 <_dtoa_r+0xaa4>
 800c3c8:	f7fe fac1 	bl	800a94e <__multadd>
 800c3cc:	4681      	mov	r9, r0
 800c3ce:	4607      	mov	r7, r0
 800c3d0:	9507      	str	r5, [sp, #28]
 800c3d2:	e778      	b.n	800c2c6 <_dtoa_r+0x996>
 800c3d4:	f7fe fabb 	bl	800a94e <__multadd>
 800c3d8:	4639      	mov	r1, r7
 800c3da:	4681      	mov	r9, r0
 800c3dc:	2300      	movs	r3, #0
 800c3de:	220a      	movs	r2, #10
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	f7fe fab4 	bl	800a94e <__multadd>
 800c3e6:	4607      	mov	r7, r0
 800c3e8:	e7f2      	b.n	800c3d0 <_dtoa_r+0xaa0>
 800c3ea:	f04f 0900 	mov.w	r9, #0
 800c3ee:	4659      	mov	r1, fp
 800c3f0:	2201      	movs	r2, #1
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f7fe fc5e 	bl	800acb4 <__lshift>
 800c3f8:	4631      	mov	r1, r6
 800c3fa:	4683      	mov	fp, r0
 800c3fc:	f7fe fcae 	bl	800ad5c <__mcmp>
 800c400:	2800      	cmp	r0, #0
 800c402:	dcb8      	bgt.n	800c376 <_dtoa_r+0xa46>
 800c404:	d102      	bne.n	800c40c <_dtoa_r+0xadc>
 800c406:	f018 0f01 	tst.w	r8, #1
 800c40a:	d1b4      	bne.n	800c376 <_dtoa_r+0xa46>
 800c40c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c410:	1e6a      	subs	r2, r5, #1
 800c412:	2b30      	cmp	r3, #48	; 0x30
 800c414:	f47f af0f 	bne.w	800c236 <_dtoa_r+0x906>
 800c418:	4615      	mov	r5, r2
 800c41a:	e7f7      	b.n	800c40c <_dtoa_r+0xadc>
 800c41c:	9b06      	ldr	r3, [sp, #24]
 800c41e:	4293      	cmp	r3, r2
 800c420:	d105      	bne.n	800c42e <_dtoa_r+0xafe>
 800c422:	2331      	movs	r3, #49	; 0x31
 800c424:	9a06      	ldr	r2, [sp, #24]
 800c426:	f10a 0a01 	add.w	sl, sl, #1
 800c42a:	7013      	strb	r3, [r2, #0]
 800c42c:	e703      	b.n	800c236 <_dtoa_r+0x906>
 800c42e:	4615      	mov	r5, r2
 800c430:	e7a1      	b.n	800c376 <_dtoa_r+0xa46>
 800c432:	4b17      	ldr	r3, [pc, #92]	; (800c490 <_dtoa_r+0xb60>)
 800c434:	f7ff bae1 	b.w	800b9fa <_dtoa_r+0xca>
 800c438:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f47f aabb 	bne.w	800b9b6 <_dtoa_r+0x86>
 800c440:	4b14      	ldr	r3, [pc, #80]	; (800c494 <_dtoa_r+0xb64>)
 800c442:	f7ff bada 	b.w	800b9fa <_dtoa_r+0xca>
 800c446:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c448:	2b01      	cmp	r3, #1
 800c44a:	f77f ae3f 	ble.w	800c0cc <_dtoa_r+0x79c>
 800c44e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c450:	9308      	str	r3, [sp, #32]
 800c452:	e653      	b.n	800c0fc <_dtoa_r+0x7cc>
 800c454:	9b04      	ldr	r3, [sp, #16]
 800c456:	2b00      	cmp	r3, #0
 800c458:	dc03      	bgt.n	800c462 <_dtoa_r+0xb32>
 800c45a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c45c:	2b02      	cmp	r3, #2
 800c45e:	f73f aed5 	bgt.w	800c20c <_dtoa_r+0x8dc>
 800c462:	9d06      	ldr	r5, [sp, #24]
 800c464:	4631      	mov	r1, r6
 800c466:	4658      	mov	r0, fp
 800c468:	f7ff f9d3 	bl	800b812 <quorem>
 800c46c:	9b06      	ldr	r3, [sp, #24]
 800c46e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c472:	f805 8b01 	strb.w	r8, [r5], #1
 800c476:	9a04      	ldr	r2, [sp, #16]
 800c478:	1aeb      	subs	r3, r5, r3
 800c47a:	429a      	cmp	r2, r3
 800c47c:	ddb5      	ble.n	800c3ea <_dtoa_r+0xaba>
 800c47e:	4659      	mov	r1, fp
 800c480:	2300      	movs	r3, #0
 800c482:	220a      	movs	r2, #10
 800c484:	4620      	mov	r0, r4
 800c486:	f7fe fa62 	bl	800a94e <__multadd>
 800c48a:	4683      	mov	fp, r0
 800c48c:	e7ea      	b.n	800c464 <_dtoa_r+0xb34>
 800c48e:	bf00      	nop
 800c490:	0800d2a5 	.word	0x0800d2a5
 800c494:	0800d298 	.word	0x0800d298

0800c498 <malloc>:
 800c498:	4b02      	ldr	r3, [pc, #8]	; (800c4a4 <malloc+0xc>)
 800c49a:	4601      	mov	r1, r0
 800c49c:	6818      	ldr	r0, [r3, #0]
 800c49e:	f7fe be2f 	b.w	800b100 <_malloc_r>
 800c4a2:	bf00      	nop
 800c4a4:	2000004c 	.word	0x2000004c

0800c4a8 <memchr>:
 800c4a8:	b510      	push	{r4, lr}
 800c4aa:	b2c9      	uxtb	r1, r1
 800c4ac:	4402      	add	r2, r0
 800c4ae:	4290      	cmp	r0, r2
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	d101      	bne.n	800c4b8 <memchr+0x10>
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	e003      	b.n	800c4c0 <memchr+0x18>
 800c4b8:	781c      	ldrb	r4, [r3, #0]
 800c4ba:	3001      	adds	r0, #1
 800c4bc:	428c      	cmp	r4, r1
 800c4be:	d1f6      	bne.n	800c4ae <memchr+0x6>
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	bd10      	pop	{r4, pc}

0800c4c4 <memmove>:
 800c4c4:	4288      	cmp	r0, r1
 800c4c6:	b510      	push	{r4, lr}
 800c4c8:	eb01 0302 	add.w	r3, r1, r2
 800c4cc:	d807      	bhi.n	800c4de <memmove+0x1a>
 800c4ce:	1e42      	subs	r2, r0, #1
 800c4d0:	4299      	cmp	r1, r3
 800c4d2:	d00a      	beq.n	800c4ea <memmove+0x26>
 800c4d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4d8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c4dc:	e7f8      	b.n	800c4d0 <memmove+0xc>
 800c4de:	4283      	cmp	r3, r0
 800c4e0:	d9f5      	bls.n	800c4ce <memmove+0xa>
 800c4e2:	1881      	adds	r1, r0, r2
 800c4e4:	1ad2      	subs	r2, r2, r3
 800c4e6:	42d3      	cmn	r3, r2
 800c4e8:	d100      	bne.n	800c4ec <memmove+0x28>
 800c4ea:	bd10      	pop	{r4, pc}
 800c4ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c4f0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c4f4:	e7f7      	b.n	800c4e6 <memmove+0x22>

0800c4f6 <__malloc_lock>:
 800c4f6:	4770      	bx	lr

0800c4f8 <__malloc_unlock>:
 800c4f8:	4770      	bx	lr
	...

0800c4fc <_free_r>:
 800c4fc:	b538      	push	{r3, r4, r5, lr}
 800c4fe:	4605      	mov	r5, r0
 800c500:	2900      	cmp	r1, #0
 800c502:	d043      	beq.n	800c58c <_free_r+0x90>
 800c504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c508:	1f0c      	subs	r4, r1, #4
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	bfb8      	it	lt
 800c50e:	18e4      	addlt	r4, r4, r3
 800c510:	f7ff fff1 	bl	800c4f6 <__malloc_lock>
 800c514:	4a1e      	ldr	r2, [pc, #120]	; (800c590 <_free_r+0x94>)
 800c516:	6813      	ldr	r3, [r2, #0]
 800c518:	4610      	mov	r0, r2
 800c51a:	b933      	cbnz	r3, 800c52a <_free_r+0x2e>
 800c51c:	6063      	str	r3, [r4, #4]
 800c51e:	6014      	str	r4, [r2, #0]
 800c520:	4628      	mov	r0, r5
 800c522:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c526:	f7ff bfe7 	b.w	800c4f8 <__malloc_unlock>
 800c52a:	42a3      	cmp	r3, r4
 800c52c:	d90b      	bls.n	800c546 <_free_r+0x4a>
 800c52e:	6821      	ldr	r1, [r4, #0]
 800c530:	1862      	adds	r2, r4, r1
 800c532:	4293      	cmp	r3, r2
 800c534:	bf01      	itttt	eq
 800c536:	681a      	ldreq	r2, [r3, #0]
 800c538:	685b      	ldreq	r3, [r3, #4]
 800c53a:	1852      	addeq	r2, r2, r1
 800c53c:	6022      	streq	r2, [r4, #0]
 800c53e:	6063      	str	r3, [r4, #4]
 800c540:	6004      	str	r4, [r0, #0]
 800c542:	e7ed      	b.n	800c520 <_free_r+0x24>
 800c544:	4613      	mov	r3, r2
 800c546:	685a      	ldr	r2, [r3, #4]
 800c548:	b10a      	cbz	r2, 800c54e <_free_r+0x52>
 800c54a:	42a2      	cmp	r2, r4
 800c54c:	d9fa      	bls.n	800c544 <_free_r+0x48>
 800c54e:	6819      	ldr	r1, [r3, #0]
 800c550:	1858      	adds	r0, r3, r1
 800c552:	42a0      	cmp	r0, r4
 800c554:	d10b      	bne.n	800c56e <_free_r+0x72>
 800c556:	6820      	ldr	r0, [r4, #0]
 800c558:	4401      	add	r1, r0
 800c55a:	1858      	adds	r0, r3, r1
 800c55c:	4282      	cmp	r2, r0
 800c55e:	6019      	str	r1, [r3, #0]
 800c560:	d1de      	bne.n	800c520 <_free_r+0x24>
 800c562:	6810      	ldr	r0, [r2, #0]
 800c564:	6852      	ldr	r2, [r2, #4]
 800c566:	4401      	add	r1, r0
 800c568:	6019      	str	r1, [r3, #0]
 800c56a:	605a      	str	r2, [r3, #4]
 800c56c:	e7d8      	b.n	800c520 <_free_r+0x24>
 800c56e:	d902      	bls.n	800c576 <_free_r+0x7a>
 800c570:	230c      	movs	r3, #12
 800c572:	602b      	str	r3, [r5, #0]
 800c574:	e7d4      	b.n	800c520 <_free_r+0x24>
 800c576:	6820      	ldr	r0, [r4, #0]
 800c578:	1821      	adds	r1, r4, r0
 800c57a:	428a      	cmp	r2, r1
 800c57c:	bf01      	itttt	eq
 800c57e:	6811      	ldreq	r1, [r2, #0]
 800c580:	6852      	ldreq	r2, [r2, #4]
 800c582:	1809      	addeq	r1, r1, r0
 800c584:	6021      	streq	r1, [r4, #0]
 800c586:	6062      	str	r2, [r4, #4]
 800c588:	605c      	str	r4, [r3, #4]
 800c58a:	e7c9      	b.n	800c520 <_free_r+0x24>
 800c58c:	bd38      	pop	{r3, r4, r5, pc}
 800c58e:	bf00      	nop
 800c590:	20000698 	.word	0x20000698

0800c594 <_malloc_usable_size_r>:
 800c594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c598:	1f18      	subs	r0, r3, #4
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	bfbc      	itt	lt
 800c59e:	580b      	ldrlt	r3, [r1, r0]
 800c5a0:	18c0      	addlt	r0, r0, r3
 800c5a2:	4770      	bx	lr

0800c5a4 <trunc>:
 800c5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5a6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800c5aa:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 800c5ae:	2a13      	cmp	r2, #19
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	460c      	mov	r4, r1
 800c5b4:	dc10      	bgt.n	800c5d8 <trunc+0x34>
 800c5b6:	2a00      	cmp	r2, #0
 800c5b8:	bfb3      	iteet	lt
 800c5ba:	2000      	movlt	r0, #0
 800c5bc:	2000      	movge	r0, #0
 800c5be:	4b10      	ldrge	r3, [pc, #64]	; (800c600 <trunc+0x5c>)
 800c5c0:	f001 4100 	andlt.w	r1, r1, #2147483648	; 0x80000000
 800c5c4:	bfa4      	itt	ge
 800c5c6:	fa43 f202 	asrge.w	r2, r3, r2
 800c5ca:	ea24 0102 	bicge.w	r1, r4, r2
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	460c      	mov	r4, r1
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	4621      	mov	r1, r4
 800c5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5d8:	2a33      	cmp	r2, #51	; 0x33
 800c5da:	dd07      	ble.n	800c5ec <trunc+0x48>
 800c5dc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800c5e0:	d1f7      	bne.n	800c5d2 <trunc+0x2e>
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	f7f3 fdc1 	bl	800016c <__adddf3>
 800c5ea:	e7f0      	b.n	800c5ce <trunc+0x2a>
 800c5ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5f0:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 800c5f4:	fa22 f505 	lsr.w	r5, r2, r5
 800c5f8:	ea20 0005 	bic.w	r0, r0, r5
 800c5fc:	e7e7      	b.n	800c5ce <trunc+0x2a>
 800c5fe:	bf00      	nop
 800c600:	000fffff 	.word	0x000fffff

0800c604 <_init>:
 800c604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c606:	bf00      	nop
 800c608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c60a:	bc08      	pop	{r3}
 800c60c:	469e      	mov	lr, r3
 800c60e:	4770      	bx	lr

0800c610 <_fini>:
 800c610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c612:	bf00      	nop
 800c614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c616:	bc08      	pop	{r3}
 800c618:	469e      	mov	lr, r3
 800c61a:	4770      	bx	lr
