<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3824" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3824{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3824{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3824{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3824{left:69px;bottom:1088px;letter-spacing:-0.14px;}
#t5_3824{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_3824{left:69px;bottom:1063px;letter-spacing:-0.15px;}
#t7_3824{left:95px;bottom:1063px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t8_3824{left:95px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3824{left:69px;bottom:1022px;letter-spacing:-0.15px;}
#ta_3824{left:95px;bottom:1022px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#tb_3824{left:95px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3824{left:69px;bottom:981px;letter-spacing:-0.14px;}
#td_3824{left:95px;bottom:981px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_3824{left:69px;bottom:956px;letter-spacing:-0.15px;}
#tf_3824{left:95px;bottom:956px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tg_3824{left:95px;bottom:940px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#th_3824{left:187px;bottom:940px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_3824{left:69px;bottom:915px;letter-spacing:-0.14px;}
#tj_3824{left:95px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_3824{left:69px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3824{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_3824{left:69px;bottom:857px;letter-spacing:-0.15px;}
#tn_3824{left:69px;bottom:833px;letter-spacing:-0.13px;}
#to_3824{left:95px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3824{left:69px;bottom:808px;letter-spacing:-0.13px;}
#tq_3824{left:95px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3824{left:95px;bottom:791px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#ts_3824{left:69px;bottom:767px;letter-spacing:-0.13px;}
#tt_3824{left:95px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3824{left:69px;bottom:721px;letter-spacing:0.13px;}
#tv_3824{left:155px;bottom:721px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tw_3824{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tx_3824{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_3824{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3824{left:642px;bottom:670px;}
#t10_3824{left:656px;bottom:663px;letter-spacing:-0.25px;word-spacing:-0.41px;}
#t11_3824{left:69px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t12_3824{left:69px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t13_3824{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t14_3824{left:69px;bottom:588px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_3824{left:69px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t16_3824{left:69px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_3824{left:69px;bottom:530px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#t18_3824{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_3824{left:69px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3824{left:69px;bottom:472px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_3824{left:69px;bottom:455px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t1c_3824{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1d_3824{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_3824{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1f_3824{left:69px;bottom:388px;letter-spacing:-0.42px;}
#t1g_3824{left:69px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_3824{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1i_3824{left:69px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1j_3824{left:69px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3824{left:69px;bottom:267px;letter-spacing:0.13px;}
#t1l_3824{left:155px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1m_3824{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_3824{left:69px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1o_3824{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_3824{left:69px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1q_3824{left:69px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_3824{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3824{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3824{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3824{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3824{font-size:11px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3824" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3824Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3824" style="-webkit-user-select: none;"><object width="935" height="1210" data="3824/3824.svg" type="image/svg+xml" id="pdf3824" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3824" class="t s1_3824">20-116 </span><span id="t2_3824" class="t s1_3824">Vol. 3B </span>
<span id="t3_3824" class="t s2_3824">PERFORMANCE MONITORING </span>
<span id="t4_3824" class="t s3_3824">1. </span><span id="t5_3824" class="t s3_3824">Write the value 0 to counter 12. </span>
<span id="t6_3824" class="t s3_3824">2. </span><span id="t7_3824" class="t s3_3824">Write the value 04000603H to MSR_CRU_ESCR0 (corresponding to selecting the NBOGNTAG and NBOGTAG </span>
<span id="t8_3824" class="t s3_3824">event masks with qualification restricted to logical processor 1). </span>
<span id="t9_3824" class="t s3_3824">3. </span><span id="ta_3824" class="t s3_3824">Write the value 04038800H to MSR_IQ_CCCR0. This enables CASCNT4INTO0 and OVF_PMI. An ISR can sample </span>
<span id="tb_3824" class="t s3_3824">on instruction addresses in this case (do not set ENABLE, or CASCADE). </span>
<span id="tc_3824" class="t s3_3824">4. </span><span id="td_3824" class="t s3_3824">Write the value FFFFF000H into counter 16.1. </span>
<span id="te_3824" class="t s3_3824">5. </span><span id="tf_3824" class="t s3_3824">Write the value 0400060CH to MSR_CRU_ESCR2 (corresponding to selecting the NBOGNTAG and NBOGTAG </span>
<span id="tg_3824" class="t s3_3824">event masks </span><span id="th_3824" class="t s3_3824">with qualification restricted to logical processor 0). </span>
<span id="ti_3824" class="t s3_3824">6. </span><span id="tj_3824" class="t s3_3824">Write the value 00039000H to MSR_IQ_CCCR4 (set ENABLE bit, but not OVF_PMI). </span>
<span id="tk_3824" class="t s3_3824">Another use for cascading is to locate stalled execution in a multithreaded application. Assume MOB replays in </span>
<span id="tl_3824" class="t s3_3824">thread B cause thread A to stall. Getting a sample of the stalled execution in this scenario could be accomplished </span>
<span id="tm_3824" class="t s3_3824">by: </span>
<span id="tn_3824" class="t s3_3824">1. </span><span id="to_3824" class="t s3_3824">Set up counter B to count MOB replays on thread B. </span>
<span id="tp_3824" class="t s3_3824">2. </span><span id="tq_3824" class="t s3_3824">Set up counter A to count resource stalls on thread A; set its force overflow bit and the appropriate CASCNTx- </span>
<span id="tr_3824" class="t s3_3824">INTOy bit. </span>
<span id="ts_3824" class="t s3_3824">3. </span><span id="tt_3824" class="t s3_3824">Use the performance monitoring interrupt to capture the program execution data of the stalled thread. </span>
<span id="tu_3824" class="t s4_3824">20.6.3.5.8 </span><span id="tv_3824" class="t s4_3824">Generating an Interrupt on Overflow </span>
<span id="tw_3824" class="t s3_3824">Any performance counter can be configured to generate a performance monitor interrupt (PMI) if the counter over- </span>
<span id="tx_3824" class="t s3_3824">flows. The PMI interrupt service routine can then collect information about the state of the processor or program </span>
<span id="ty_3824" class="t s3_3824">when overflow occurred. This information can then be used with a tool like the Intel </span>
<span id="tz_3824" class="t s5_3824">® </span>
<span id="t10_3824" class="t s3_3824">VTune™ Performance </span>
<span id="t11_3824" class="t s3_3824">Analyzer to analyze and tune program performance. </span>
<span id="t12_3824" class="t s3_3824">To enable an interrupt on counter overflow, the OVR_PMI flag in the counter’s associated CCCR MSR must be set. </span>
<span id="t13_3824" class="t s3_3824">When overflow occurs, a PMI is generated through the local APIC. (Here, the performance counter entry in the local </span>
<span id="t14_3824" class="t s3_3824">vector table [LVT] is set up to deliver the interrupt generated by the PMI to the processor.) </span>
<span id="t15_3824" class="t s3_3824">The PMI service routine can use the OVF flag to determine which counter overflowed when multiple counters have </span>
<span id="t16_3824" class="t s3_3824">been configured to generate PMIs. Also, note that these processors mask PMIs upon receiving an interrupt. Clear </span>
<span id="t17_3824" class="t s3_3824">this condition before leaving the interrupt handler. </span>
<span id="t18_3824" class="t s3_3824">When generating interrupts on overflow, the performance counter being used should be preset to value that will </span>
<span id="t19_3824" class="t s3_3824">cause an overflow after a specified number of events are counted plus 1. The simplest way to select the preset </span>
<span id="t1a_3824" class="t s3_3824">value is to write a negative number into the counter, as described in Section 20.6.3.5.6, “Cascading Counters.” </span>
<span id="t1b_3824" class="t s3_3824">Here, however, if an interrupt is to be generated after 100 event counts, the counter should be preset to minus 100 </span>
<span id="t1c_3824" class="t s3_3824">plus 1 (-100 + 1), or -99. The counter will then overflow after it counts 99 events and generate an interrupt on the </span>
<span id="t1d_3824" class="t s3_3824">next (100th) event counted. The difference of 1 for this count enables the interrupt to be generated immediately </span>
<span id="t1e_3824" class="t s3_3824">after the selected event count has been reached, instead of waiting for the overflow to be propagation through the </span>
<span id="t1f_3824" class="t s3_3824">counter. </span>
<span id="t1g_3824" class="t s3_3824">Because of latency in the microarchitecture between the generation of events and the generation of interrupts on </span>
<span id="t1h_3824" class="t s3_3824">overflow, it is sometimes difficult to generate an interrupt close to an event that caused it. In these situations, the </span>
<span id="t1i_3824" class="t s3_3824">FORCE_OVF flag in the CCCR can be used to improve reporting. Setting this flag causes the counter to overflow on </span>
<span id="t1j_3824" class="t s3_3824">every counter increment, which in turn triggers an interrupt after every counter increment. </span>
<span id="t1k_3824" class="t s4_3824">20.6.3.5.9 </span><span id="t1l_3824" class="t s4_3824">Counter Usage Guideline </span>
<span id="t1m_3824" class="t s3_3824">There are some instances where the user must take care to configure counting logic properly, so that it is not </span>
<span id="t1n_3824" class="t s3_3824">powered down. To use any ESCR, even when it is being used just for tagging, (any) one of the counters that the </span>
<span id="t1o_3824" class="t s3_3824">particular ESCR (or its paired ESCR) can be connected to should be enabled. If this is not done, 0 counts may </span>
<span id="t1p_3824" class="t s3_3824">result. Likewise, to use any counter, there must be some event selected in a corresponding ESCR (other than </span>
<span id="t1q_3824" class="t s3_3824">no_event, which generally has a select value of 0). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
