Analysis & Synthesis report for CPC2_DE10
Thu Jan  3 21:15:59 2019
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|state
 11. State Machine - |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|state
 12. State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_master:sd_data_master0|state
 13. State Machine - |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs|state
 14. State Machine - |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state
 15. State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_xfer_trig:sd_data_xfer_trig0|state
 16. State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|state
 17. State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|state
 18. State Machine - |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|c_state
 19. State Machine - |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state
 20. State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|state
 21. State Machine - |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|state
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Registers Added for RAM Pass-Through Logic
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 30. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 31. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 32. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 33. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 35. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 36. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 37. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 38. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 39. Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 40. Source assignments for CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1
 41. Source assignments for CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component|altsyncram_ndl2:auto_generated
 42. Source assignments for CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated
 43. Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 44. Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 45. Source assignments for CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated
 46. Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 47. Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 48. Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 49. Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 50. Source assignments for CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated
 51. Source assignments for CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0|altsyncram_tik1:auto_generated
 52. Source assignments for CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0|altsyncram_at51:auto_generated
 53. Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 54. Source assignments for CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0|shift_taps_gtu:auto_generated|altsyncram_ro91:altsyncram5
 55. Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 56. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0
 57. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 58. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 59. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 60. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 61. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 62. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 63. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 89. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 90. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 91. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 92. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 93. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 94. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 95. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 96. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 97. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 98. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 99. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
100. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
101. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
102. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
103. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
104. Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
105. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i
106. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i
107. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i
108. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu
109. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core
110. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode
111. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu
112. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con
113. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound
114. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound
115. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|hyperram_ctl:hyperram
116. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|hyperram_ctl:hyperram2
117. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr
118. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr
119. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr
120. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component
121. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c
122. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller
123. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
124. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|video:fake_video
125. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0
126. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0
127. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_master:sd_data_master0
128. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0
129. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0
130. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0
131. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1
132. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0
133. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_xfer_trig:sd_data_xfer_trig0
134. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0
135. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r
136. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r
137. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r
138. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r
139. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_timeout_r
140. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r
141. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:controll_r
142. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r
143. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r
144. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_int_r
145. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r
146. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:dma_addr_r
147. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:argument_reg_cross
148. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:command_reg_cross
149. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_0_reg_cross
150. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_1_reg_cross
151. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_2_reg_cross
152. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross
153. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:software_reset_reg_cross
154. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_timeout_reg_cross
155. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:data_timeout_reg_cross
156. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_size_reg_cross
157. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:controll_setting_reg_cross
158. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_int_status_reg_cross
159. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:clock_divider_reg_cross
160. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_count_reg_cross
161. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:dma_addr_reg_cross
162. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:data_int_status_reg_cross
163. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|blockram_spool:brs
165. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usb_ulpi:usb
166. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu
167. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core
168. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode
169. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu
170. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component
171. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy
172. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c
173. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s
174. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0
175. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0
176. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0
177. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0
178. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0
179. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0
180. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0
181. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0
182. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0
183. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0
184. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0
185. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0
186. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0
187. altsyncram Parameter Settings by Entity Instance
188. altshift_taps Parameter Settings by Entity Instance
189. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s"
190. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c"
191. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table"
192. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev"
193. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255"
194. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|a40010:gate_array"
195. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if"
196. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc"
197. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram"
198. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|tv80n:cpu"
199. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core"
200. Port Connectivity Checks: "CPC2:cpc2_inst|usb_ulpi:usb|crc16:crc16_instance"
201. Port Connectivity Checks: "CPC2:cpc2_inst|usb_ulpi:usb|crc5:crc5_instance"
202. Port Connectivity Checks: "CPC2:cpc2_inst|blockram_spool:brs"
203. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_int_rst_edge"
204. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:data_int_rst_edge"
205. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_start_edge"
206. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1"
207. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0"
208. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0"
209. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0"
210. Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc"
211. Port Connectivity Checks: "CPC2:cpc2_inst|up2wb:sdc_if"
212. Port Connectivity Checks: "CPC2:cpc2_inst|i2s_audio:audio"
213. Port Connectivity Checks: "CPC2:cpc2_inst|i2c_master_top:i2c"
214. Port Connectivity Checks: "CPC2:cpc2_inst|interrupt_manager:intmgr"
215. Port Connectivity Checks: "CPC2:cpc2_inst|support_io_if:io"
216. Port Connectivity Checks: "CPC2:cpc2_inst|cpcctl:cpc_control"
217. Port Connectivity Checks: "CPC2:cpc2_inst|sram_ctl:sram2"
218. Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core"
219. Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu"
220. Port Connectivity Checks: "CPC2:cpc2_inst"
221. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
222. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
223. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
224. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
225. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
226. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
227. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
228. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
229. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
230. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
231. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
232. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
233. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
234. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
235. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
236. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
237. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
238. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
239. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
240. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
241. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
242. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
243. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
244. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
245. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
246. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
247. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
248. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
249. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
250. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
251. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
252. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
253. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
254. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
255. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
256. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
257. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
258. Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0"
259. Port Connectivity Checks: "HPS:u0"
260. In-System Memory Content Editor Settings
261. Post-Synthesis Netlist Statistics for Top Partition
262. Post-Synthesis Netlist Statistics for Partition HPS_hps_0_hps_io_border:border
263. Elapsed Time Per Partition
264. Analysis & Synthesis Messages
265. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jan  3 21:15:59 2019      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; CPC2_DE10                                  ;
; Top-level Entity Name           ; CPC2_DE10                                  ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 5310                                       ;
; Total pins                      ; 211                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 1,107,752                                  ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 3                                          ;
; Total DLLs                      ; 1                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; CPC2_DE10          ; CPC2_DE10          ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  35.3%      ;
;     Processor 4            ;  29.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                 ; Library       ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; ../../rtl/blockram_spool.v                                                    ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/blockram_spool.v                                                                       ;               ;
; ../../rtl/sdcard/sdc_controller.v                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sdc_controller.v                                                                ;               ;
; ../../rtl/sdcard/sd_wb_sel_ctrl.v                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_wb_sel_ctrl.v                                                                ;               ;
; ../../rtl/sdcard/sd_fifo_filler.v                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_fifo_filler.v                                                                ;               ;
; ../../rtl/sdcard/sd_defines.h                                                 ; yes             ; User Unspecified File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_defines.h                                                                    ;               ;
; ../../rtl/sdcard/sd_data_xfer_trig.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_data_xfer_trig.v                                                             ;               ;
; ../../rtl/sdcard/sd_data_serial_host.v                                        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_data_serial_host.v                                                           ;               ;
; ../../rtl/sdcard/sd_data_master.v                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_data_master.v                                                                ;               ;
; ../../rtl/sdcard/sd_crc_16.v                                                  ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_crc_16.v                                                                     ;               ;
; ../../rtl/sdcard/sd_crc_7.v                                                   ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_crc_7.v                                                                      ;               ;
; ../../rtl/sdcard/sd_controller_wb.v                                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_controller_wb.v                                                              ;               ;
; ../../rtl/sdcard/sd_cmd_serial_host.v                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_cmd_serial_host.v                                                            ;               ;
; ../../rtl/sdcard/sd_cmd_master.v                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_cmd_master.v                                                                 ;               ;
; ../../rtl/sdcard/sd_clock_divider.v                                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_clock_divider.v                                                              ;               ;
; ../../rtl/sdcard/monostable_domain_cross.v                                    ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/monostable_domain_cross.v                                                       ;               ;
; ../../rtl/sdcard/generic_fifo_dc_gray.v                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/generic_fifo_dc_gray.v                                                          ;               ;
; ../../rtl/sdcard/generic_dpram.v                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/generic_dpram.v                                                                 ;               ;
; ../../rtl/sdcard/edge_detect.v                                                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/edge_detect.v                                                                   ;               ;
; ../../rtl/sdcard/byte_en_reg.v                                                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/byte_en_reg.v                                                                   ;               ;
; ../../rtl/sdcard/bistable_domain_cross.v                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/bistable_domain_cross.v                                                         ;               ;
; clock_control/synthesis/submodules/clock_control_altclkctrl_0.v               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/clock_control/synthesis/submodules/clock_control_altclkctrl_0.v               ; clock_control ;
; cpc_clks.v                                                                    ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/cpc_clks.v                                                                    ; cpc_clks      ;
; cpc_clks/cpc_clks_0002.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/cpc_clks/cpc_clks_0002.v                                                      ; cpc_clks      ;
; asmi/synthesis/asmi.v                                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/asmi/synthesis/asmi.v                                                         ; asmi          ;
; asmi/synthesis/submodules/asmi_asmi_parallel_0.v                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/asmi/synthesis/submodules/asmi_asmi_parallel_0.v                              ; asmi          ;
; ../../rtl/hyperram_ctl.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/hyperram_ctl.v                                                                         ;               ;
; ../../rtl/crc16.v                                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/crc16.v                                                                                ;               ;
; ../../rtl/crc5.v                                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/crc5.v                                                                                 ;               ;
; HPS/synthesis/HPS.v                                                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/HPS.v                                                           ; HPS           ;
; HPS/synthesis/submodules/HPS_hps_0.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/HPS_hps_0.v                                          ; HPS           ;
; HPS/synthesis/submodules/HPS_hps_0_hps_io.v                                   ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/HPS_hps_0_hps_io.v                                   ; HPS           ;
; HPS/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram.v                                          ; HPS           ;
; HPS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; HPS           ;
; HPS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; HPS           ;
; HPS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; HPS           ;
; HPS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; HPS           ;
; HPS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0.sv                                      ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; HPS           ;
; HPS/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/hps_sdram_pll.sv                                     ; HPS           ;
; HPS/synthesis/submodules/HPS_hps_0_hps_io_border.sv                           ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/HPS_hps_0_hps_io_border.sv                           ; HPS           ;
; HPS/synthesis/submodules/HPS_hps_0_fpga_interfaces.sv                         ; yes             ; User SystemVerilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/HPS/synthesis/submodules/HPS_hps_0_fpga_interfaces.sv                         ; HPS           ;
; ../../rtl/Altera/ram.v                                                        ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/ram.v                                                                           ;               ;
; ../../rtl/Altera/master_clock.v                                               ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock.v                                                                  ; master_clock  ;
; ../../rtl/Altera/master_clock/master_clock_0002.v                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock/master_clock_0002.v                                                ; master_clock  ;
; ../../rtl/Altera/bidirbuf.v                                                   ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/bidirbuf.v                                                                      ;               ;
; ../../rtl/Altera/audio_clock.v                                                ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock.v                                                                   ; audio_clock   ;
; ../../rtl/Altera/audio_clock/audio_clock_0002.v                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock/audio_clock_0002.v                                                  ; audio_clock   ;
; ../../rtl/cpc/YM2149/YM2149_volmix.vhd                                        ; yes             ; User VHDL File                         ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/YM2149_volmix.vhd                                                           ;               ;
; ../../rtl/cpc/YM2149/vol_table_array.vhd                                      ; yes             ; User VHDL File                         ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/vol_table_array.vhd                                                         ;               ;
; ../../rtl/cpc/ppi8255.v                                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/ppi8255.v                                                                          ;               ;
; ../../rtl/cpc/fdc.v                                                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/fdc.v                                                                              ;               ;
; ../../rtl/cpc/dpram.v                                                         ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dpram.v                                                                            ;               ;
; ../../rtl/cpc/dat_i_arbiter.v                                                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dat_i_arbiter.v                                                                    ;               ;
; ../../rtl/cpc/crtc6845.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/crtc6845.v                                                                         ;               ;
; ../../rtl/cpc/cpc_core.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/cpc_core.v                                                                         ;               ;
; ../../rtl/cpc/a40010.v                                                        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/a40010.v                                                                           ;               ;
; ../../rtl/i2c/i2c_master_top.v                                                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_top.v                                                                   ;               ;
; ../../rtl/i2c/i2c_master_defines.v                                            ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_defines.v                                                               ;               ;
; ../../rtl/i2c/i2c_master_byte_ctrl.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_byte_ctrl.v                                                             ;               ;
; ../../rtl/i2c/i2c_master_bit_ctrl.v                                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_bit_ctrl.v                                                              ;               ;
; ../../rtl/z80/tv80n.v                                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80n.v                                                                            ;               ;
; ../../rtl/z80/tv80_reg.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_reg.v                                                                         ;               ;
; ../../rtl/z80/tv80_mcode.v                                                    ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_mcode.v                                                                       ;               ;
; ../../rtl/z80/tv80_core.v                                                     ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_core.v                                                                        ;               ;
; ../../rtl/z80/tv80_alu.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_alu.v                                                                         ;               ;
; ../../rtl/video.v                                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/video.v                                                                                ;               ;
; ../../rtl/usart.v                                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usart.v                                                                                ;               ;
; ../../rtl/support_memory_if.v                                                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_memory_if.v                                                                    ;               ;
; ../../rtl/support_io_if.v                                                     ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_io_if.v                                                                        ;               ;
; ../../rtl/support_dma.v                                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_dma.v                                                                          ;               ;
; ../../rtl/keyboard.v                                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/keyboard.v                                                                             ;               ;
; ../../rtl/interrupt.v                                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/interrupt.v                                                                            ;               ;
; ../../rtl/i2s_audio.v                                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2s_audio.v                                                                            ;               ;
; ../../rtl/global_reset.v                                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/global_reset.v                                                                         ;               ;
; ../../rtl/fifo.v                                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/fifo.v                                                                                 ;               ;
; ../../rtl/CPC2.v                                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/CPC2.v                                                                                 ;               ;
; CPC2_DE10.v                                                                   ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/CPC2_DE10.v                                                                   ;               ;
; ../../rtl/usb_ulpi.v                                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb_ulpi.v                                                                             ;               ;
; ../../rtl/sram_ctl.v                                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sram_ctl.v                                                                             ;               ;
; ../../rtl/up2wb.v                                                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/up2wb.v                                                                                ;               ;
; ../../rtl/Altera/sdcard_buffer.v                                              ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/sdcard_buffer.v                                                                 ;               ;
; altddio_out.tdf                                                               ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                             ;               ;
; aglobal140.inc                                                                ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                              ;               ;
; stratix_ddio.inc                                                              ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                            ;               ;
; cyclone_ddio.inc                                                              ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                            ;               ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;               ;
; stratix_lcell.inc                                                             ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                           ;               ;
; db/ddio_out_uqe.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/ddio_out_uqe.tdf                                                           ;               ;
; altera_pll.v                                                                  ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                                                                                ;               ;
; a_graycounter.tdf                                                             ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/a_graycounter.tdf                                                                           ;               ;
; db/a_graycounter_rng.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/a_graycounter_rng.tdf                                                      ;               ;
; db/a_graycounter_qng.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/a_graycounter_qng.tdf                                                      ;               ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;               ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;               ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;               ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;               ;
; altrom.inc                                                                    ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                                  ;               ;
; altram.inc                                                                    ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                                  ;               ;
; altdpram.inc                                                                  ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                                ;               ;
; db/altsyncram_r4r1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_r4r1.tdf                                                        ;               ;
; db/altsyncram_7hi2.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_7hi2.tdf                                                        ;               ;
; ROM.mif                                                                       ; yes             ; Auto-Found Memory Initialization File  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/ROM.mif                                                                       ;               ;
; db/decode_dla.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/decode_dla.tdf                                                             ;               ;
; db/decode_61a.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/decode_61a.tdf                                                             ;               ;
; db/mux_tfb.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/mux_tfb.tdf                                                                ;               ;
; sld_mod_ram_rom.vhd                                                           ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                         ;               ;
; sld_rom_sr.vhd                                                                ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;               ;
; db/altsyncram_ndl2.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_ndl2.tdf                                                        ;               ;
; db/altsyncram_trj2.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_trj2.tdf                                                        ;               ;
; sld_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ;               ;
; sld_jtag_hub.vhd                                                              ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;               ;
; db/altsyncram_9dk1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_9dk1.tdf                                                        ;               ;
; db/altsyncram_66j1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_66j1.tdf                                                        ;               ;
; db/altsyncram_6tm1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_6tm1.tdf                                                        ;               ;
; db/altsyncram_tik1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_tik1.tdf                                                        ;               ;
; db/altsyncram_at51.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_at51.tdf                                                        ;               ;
; altshift_taps.tdf                                                             ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                           ;               ;
; lpm_counter.inc                                                               ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                             ;               ;
; lpm_compare.inc                                                               ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                             ;               ;
; lpm_constant.inc                                                              ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                            ;               ;
; db/shift_taps_gtu.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/shift_taps_gtu.tdf                                                         ;               ;
; db/altsyncram_ro91.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/altsyncram_ro91.tdf                                                        ;               ;
; db/cntr_rhf.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/cntr_rhf.tdf                                                               ;               ;
; db/cmpr_b9c.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/db/cmpr_b9c.tdf                                                               ;               ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5324                                                                                                  ;
;                                             ;                                                                                                       ;
; Combinational ALUT usage for logic          ; 7779                                                                                                  ;
;     -- 7 input functions                    ; 145                                                                                                   ;
;     -- 6 input functions                    ; 2398                                                                                                  ;
;     -- 5 input functions                    ; 1393                                                                                                  ;
;     -- 4 input functions                    ; 1327                                                                                                  ;
;     -- <=3 input functions                  ; 2516                                                                                                  ;
;                                             ;                                                                                                       ;
; Dedicated logic registers                   ; 5124                                                                                                  ;
;                                             ;                                                                                                       ;
; I/O pins                                    ; 211                                                                                                   ;
; I/O registers                               ; 186                                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                                     ;
; Total block memory bits                     ; 1107752                                                                                               ;
; Total DSP Blocks                            ; 0                                                                                                     ;
; Total PLLs                                  ; 7                                                                                                     ;
;     -- PLLs                                 ; 7                                                                                                     ;
;                                             ;                                                                                                       ;
; Total DLLs                                  ; 1                                                                                                     ;
; Maximum fan-out node                        ; CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2220                                                                                                  ;
; Total fan-out                               ; 60219                                                                                                 ;
; Average fan-out                             ; 4.18                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPC2_DE10                                                                                    ; 7779 (74)         ; 5124 (26)    ; 1107752           ; 0          ; 211  ; 0            ; |CPC2_DE10                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |CPC2:cpc2_inst|                                                                           ; 7606 (49)         ; 4982 (40)    ; 1107752           ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altshift_taps:audio_sync_rtl_0|                                                        ; 14 (0)            ; 6 (0)        ; 40                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0                                                                                                                                                                                                                                                                          ; work         ;
;          |shift_taps_gtu:auto_generated|                                                      ; 14 (7)            ; 6 (3)        ; 40                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0|shift_taps_gtu:auto_generated                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_ro91:altsyncram5|                                                     ; 0 (0)             ; 0 (0)        ; 40                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0|shift_taps_gtu:auto_generated|altsyncram_ro91:altsyncram5                                                                                                                                                                                                                ; work         ;
;             |cntr_rhf:cntr1|                                                                  ; 7 (7)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0|shift_taps_gtu:auto_generated|cntr_rhf:cntr1                                                                                                                                                                                                                             ; work         ;
;       |asmi:asmi0|                                                                            ; 68 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0                                                                                                                                                                                                                                                                                              ; asmi         ;
;          |asmi_asmi_parallel_0:asmi_parallel_0|                                               ; 68 (58)           ; 76 (66)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0                                                                                                                                                                                                                                                         ; asmi         ;
;             |a_graycounter:addbyte_cntr|                                                      ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr                                                                                                                                                                                                                              ; work         ;
;                |a_graycounter_rng:auto_generated|                                             ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated                                                                                                                                                                                             ; work         ;
;             |a_graycounter:gen_cntr|                                                          ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr                                                                                                                                                                                                                                  ; work         ;
;                |a_graycounter_rng:auto_generated|                                             ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated                                                                                                                                                                                                 ; work         ;
;             |a_graycounter:stage_cntr|                                                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr                                                                                                                                                                                                                                ; work         ;
;                |a_graycounter_qng:auto_generated|                                             ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated                                                                                                                                                                                               ; work         ;
;       |audio_clock:audio_clk|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|audio_clock:audio_clk                                                                                                                                                                                                                                                                                   ; audio_clock  ;
;          |audio_clock_0002:audio_clock_inst|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst                                                                                                                                                                                                                                                 ; audio_clock  ;
;             |altera_pll:altera_pll_i|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                         ; work         ;
;       |blockram_spool:brs|                                                                    ; 50 (50)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs                                                                                                                                                                                                                                                                                      ; work         ;
;       |cpc_clks:cpc_clocks|                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_clks:cpc_clocks                                                                                                                                                                                                                                                                                     ; cpc_clks     ;
;          |cpc_clks_0002:cpc_clks_inst|                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst                                                                                                                                                                                                                                                         ; cpc_clks     ;
;             |altera_pll:altera_pll_i|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                 ; work         ;
;       |cpc_core:core|                                                                         ; 2362 (35)         ; 1030 (3)     ; 565376            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core                                                                                                                                                                                                                                                                                           ; work         ;
;          |YM2149:sounddev|                                                                    ; 306 (306)         ; 202 (202)    ; 32768             ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev                                                                                                                                                                                                                                                                           ; work         ;
;             |vol_table:u_vol_table|                                                           ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:Mux7_rtl_0|                                                        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_at51:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0|altsyncram_at51:auto_generated                                                                                                                                                                                                ; work         ;
;          |a40010:gate_array|                                                                  ; 47 (47)           ; 52 (52)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array                                                                                                                                                                                                                                                                         ; work         ;
;          |crtc6845:crtc|                                                                      ; 95 (0)            ; 86 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc                                                                                                                                                                                                                                                                             ; work         ;
;             |crtc_gen:crtc_gen|                                                               ; 58 (58)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|crtc_gen:crtc_gen                                                                                                                                                                                                                                                           ; work         ;
;             |mpu_if:mpu_if|                                                                   ; 37 (37)           ; 63 (63)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if                                                                                                                                                                                                                                                               ; work         ;
;          |dat_i_arbiter:di_arbiter|                                                           ; 63 (63)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dat_i_arbiter:di_arbiter                                                                                                                                                                                                                                                                  ; work         ;
;          |dpram:cpc_ram|                                                                      ; 27 (0)            ; 5 (0)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram                                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                 ; 27 (0)            ; 5 (0)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_trj2:auto_generated|                                               ; 27 (0)            ; 5 (5)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated                                                                                                                                                                                                              ; work         ;
;                   |decode_61a:rden_decode_a|                                                  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_a                                                                                                                                                                                     ; work         ;
;                   |decode_61a:rden_decode_b|                                                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_b                                                                                                                                                                                     ; work         ;
;                   |decode_dla:decode2|                                                        ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_dla:decode2                                                                                                                                                                                           ; work         ;
;                   |mux_tfb:mux5|                                                              ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux5                                                                                                                                                                                                 ; work         ;
;          |fdc:floppy|                                                                         ; 419 (341)         ; 280 (236)    ; 8192              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy                                                                                                                                                                                                                                                                                ; work         ;
;             |fifo:c2s|                                                                        ; 39 (39)           ; 22 (22)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram:fifo_buffer_rtl_0|                                                 ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram_9dk1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                                                                                                                                           ; work         ;
;             |fifo:s2c|                                                                        ; 39 (39)           ; 22 (22)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram:fifo_buffer_rtl_0|                                                 ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram_9dk1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                                                                                                                                           ; work         ;
;          |ppi_fake:ppi8255|                                                                   ; 49 (49)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255                                                                                                                                                                                                                                                                          ; work         ;
;          |tv80n:cpu|                                                                          ; 1321 (12)         ; 380 (12)     ; 128               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu                                                                                                                                                                                                                                                                                 ; work         ;
;             |tv80_core:i_tv80_core|                                                           ; 1309 (509)        ; 368 (210)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core                                                                                                                                                                                                                                                           ; work         ;
;                |tv80_alu:i_alu|                                                               ; 117 (117)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu                                                                                                                                                                                                                                            ; work         ;
;                |tv80_mcode:i_mcode|                                                           ; 549 (549)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode                                                                                                                                                                                                                                        ; work         ;
;                |tv80_reg:i_reg|                                                               ; 134 (134)         ; 158 (158)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram:RegsH_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0                                                                                                                                                                                                                     ; work         ;
;                      |altsyncram_6tm1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                      ; work         ;
;                   |altsyncram:RegsL_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0                                                                                                                                                                                                                     ; work         ;
;                      |altsyncram_6tm1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                      ; work         ;
;       |cpcctl:cpc_control|                                                                    ; 1 (1)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|cpcctl:cpc_control                                                                                                                                                                                                                                                                                      ; work         ;
;       |data_multiplexer:m|                                                                    ; 127 (127)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|data_multiplexer:m                                                                                                                                                                                                                                                                                      ; work         ;
;       |global_reset:global_reset|                                                             ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|global_reset:global_reset                                                                                                                                                                                                                                                                               ; work         ;
;       |hyperram_ctl:hyperram2|                                                                ; 294 (294)         ; 252 (252)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2                                                                                                                                                                                                                                                                                  ; work         ;
;       |hyperram_ctl:hyperram|                                                                 ; 316 (316)         ; 252 (252)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram                                                                                                                                                                                                                                                                                   ; work         ;
;       |i2c_master_top:i2c|                                                                    ; 198 (69)          ; 154 (54)     ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c                                                                                                                                                                                                                                                                                      ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|                                               ; 129 (33)          ; 100 (26)     ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                 ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|                                              ; 96 (96)           ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                              ; work         ;
;       |i2s_audio:audio|                                                                       ; 8 (8)             ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|i2s_audio:audio                                                                                                                                                                                                                                                                                         ; work         ;
;       |interrupt_manager:intmgr|                                                              ; 3 (1)             ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|interrupt_manager:intmgr                                                                                                                                                                                                                                                                                ; work         ;
;          |SR:sr1|                                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr1                                                                                                                                                                                                                                                                         ; work         ;
;          |SR:sr2|                                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr2                                                                                                                                                                                                                                                                         ; work         ;
;       |keyboard:kbd_if|                                                                       ; 135 (135)         ; 168 (168)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if                                                                                                                                                                                                                                                                                         ; work         ;
;       |led_driver:led|                                                                        ; 32 (32)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|led_driver:led                                                                                                                                                                                                                                                                                          ; work         ;
;       |master_clock:master_clk|                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|master_clock:master_clk                                                                                                                                                                                                                                                                                 ; master_clock ;
;          |master_clock_0002:master_clock_inst|                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst                                                                                                                                                                                                                                             ; master_clock ;
;             |altera_pll:altera_pll_i|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                     ; work         ;
;       |memctl:memory_control|                                                                 ; 1 (1)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|memctl:memory_control                                                                                                                                                                                                                                                                                   ; work         ;
;       |sdc_controller:sdmmc|                                                                  ; 1576 (3)          ; 1714 (0)     ; 1024              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc                                                                                                                                                                                                                                                                                    ; work         ;
;          |bistable_domain_cross:argument_reg_cross|                                           ; 0 (0)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:argument_reg_cross                                                                                                                                                                                                                                           ; work         ;
;          |bistable_domain_cross:block_count_reg_cross|                                        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_count_reg_cross                                                                                                                                                                                                                                        ; work         ;
;          |bistable_domain_cross:block_size_reg_cross|                                         ; 9 (9)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_size_reg_cross                                                                                                                                                                                                                                         ; work         ;
;          |bistable_domain_cross:clock_divider_reg_cross|                                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:clock_divider_reg_cross                                                                                                                                                                                                                                      ; work         ;
;          |bistable_domain_cross:cmd_int_status_reg_cross|                                     ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_int_status_reg_cross                                                                                                                                                                                                                                     ; work         ;
;          |bistable_domain_cross:cmd_timeout_reg_cross|                                        ; 0 (0)             ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_timeout_reg_cross                                                                                                                                                                                                                                        ; work         ;
;          |bistable_domain_cross:command_reg_cross|                                            ; 0 (0)             ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:command_reg_cross                                                                                                                                                                                                                                            ; work         ;
;          |bistable_domain_cross:controll_setting_reg_cross|                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:controll_setting_reg_cross                                                                                                                                                                                                                                   ; work         ;
;          |bistable_domain_cross:data_int_status_reg_cross|                                    ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:data_int_status_reg_cross                                                                                                                                                                                                                                    ; work         ;
;          |bistable_domain_cross:data_timeout_reg_cross|                                       ; 0 (0)             ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:data_timeout_reg_cross                                                                                                                                                                                                                                       ; work         ;
;          |bistable_domain_cross:dma_addr_reg_cross|                                           ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:dma_addr_reg_cross                                                                                                                                                                                                                                           ; work         ;
;          |bistable_domain_cross:response_0_reg_cross|                                         ; 0 (0)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_0_reg_cross                                                                                                                                                                                                                                         ; work         ;
;          |bistable_domain_cross:response_1_reg_cross|                                         ; 0 (0)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_1_reg_cross                                                                                                                                                                                                                                         ; work         ;
;          |bistable_domain_cross:response_2_reg_cross|                                         ; 0 (0)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_2_reg_cross                                                                                                                                                                                                                                         ; work         ;
;          |bistable_domain_cross:response_3_reg_cross|                                         ; 0 (0)             ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross                                                                                                                                                                                                                                         ; work         ;
;          |bistable_domain_cross:software_reset_reg_cross|                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:software_reset_reg_cross                                                                                                                                                                                                                                     ; work         ;
;          |edge_detect:cmd_int_rst_edge|                                                       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_int_rst_edge                                                                                                                                                                                                                                                       ; work         ;
;          |edge_detect:cmd_start_edge|                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_start_edge                                                                                                                                                                                                                                                         ; work         ;
;          |edge_detect:data_int_rst_edge|                                                      ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:data_int_rst_edge                                                                                                                                                                                                                                                      ; work         ;
;          |monostable_domain_cross:cmd_int_rst_cross|                                          ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|monostable_domain_cross:cmd_int_rst_cross                                                                                                                                                                                                                                          ; work         ;
;          |monostable_domain_cross:cmd_start_cross|                                            ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|monostable_domain_cross:cmd_start_cross                                                                                                                                                                                                                                            ; work         ;
;          |monostable_domain_cross:data_int_rst_cross|                                         ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|monostable_domain_cross:data_int_rst_cross                                                                                                                                                                                                                                         ; work         ;
;          |sd_clock_divider:clock_divider0|                                                    ; 13 (13)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_clock_divider:clock_divider0                                                                                                                                                                                                                                                    ; work         ;
;          |sd_cmd_master:sd_cmd_master0|                                                       ; 104 (104)         ; 222 (222)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0                                                                                                                                                                                                                                                       ; work         ;
;          |sd_cmd_serial_host:cmd_serial_host0|                                                ; 576 (574)         ; 389 (382)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0                                                                                                                                                                                                                                                ; work         ;
;             |sd_crc_7:CRC_7|                                                                  ; 2 (2)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|sd_crc_7:CRC_7                                                                                                                                                                                                                                 ; work         ;
;          |sd_controller_wb:sd_controller_wb0|                                                 ; 180 (145)         ; 210 (36)     ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0                                                                                                                                                                                                                                                 ; work         ;
;             |byte_en_reg:argument_r|                                                          ; 4 (4)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r                                                                                                                                                                                                                          ; work         ;
;             |byte_en_reg:block_count_r|                                                       ; 2 (2)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r                                                                                                                                                                                                                       ; work         ;
;             |byte_en_reg:block_size_r|                                                        ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r                                                                                                                                                                                                                        ; work         ;
;             |byte_en_reg:clock_d_r|                                                           ; 1 (1)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r                                                                                                                                                                                                                           ; work         ;
;             |byte_en_reg:cmd_int_r|                                                           ; 1 (1)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r                                                                                                                                                                                                                           ; work         ;
;             |byte_en_reg:cmd_timeout_r|                                                       ; 3 (3)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r                                                                                                                                                                                                                       ; work         ;
;             |byte_en_reg:command_r|                                                           ; 2 (2)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r                                                                                                                                                                                                                           ; work         ;
;             |byte_en_reg:controll_r|                                                          ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:controll_r                                                                                                                                                                                                                          ; work         ;
;             |byte_en_reg:data_int_r|                                                          ; 1 (1)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_int_r                                                                                                                                                                                                                          ; work         ;
;             |byte_en_reg:data_timeout_r|                                                      ; 3 (3)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_timeout_r                                                                                                                                                                                                                      ; work         ;
;             |byte_en_reg:dma_addr_r|                                                          ; 4 (4)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:dma_addr_r                                                                                                                                                                                                                          ; work         ;
;             |byte_en_reg:reset_r|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r                                                                                                                                                                                                                             ; work         ;
;          |sd_data_master:sd_data_master0|                                                     ; 94 (94)           ; 63 (63)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_master:sd_data_master0                                                                                                                                                                                                                                                     ; work         ;
;          |sd_data_serial_host:sd_data_serial_host0|                                           ; 500 (488)         ; 193 (129)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0                                                                                                                                                                                                                                           ; work         ;
;             |sd_crc_16:CRC_16_gen[0].CRC_16_i|                                                ; 3 (3)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[0].CRC_16_i                                                                                                                                                                                                          ; work         ;
;             |sd_crc_16:CRC_16_gen[1].CRC_16_i|                                                ; 3 (3)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[1].CRC_16_i                                                                                                                                                                                                          ; work         ;
;             |sd_crc_16:CRC_16_gen[2].CRC_16_i|                                                ; 3 (3)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[2].CRC_16_i                                                                                                                                                                                                          ; work         ;
;             |sd_crc_16:CRC_16_gen[3].CRC_16_i|                                                ; 3 (3)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[3].CRC_16_i                                                                                                                                                                                                          ; work         ;
;          |sd_data_xfer_trig:sd_data_xfer_trig0|                                               ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_xfer_trig:sd_data_xfer_trig0                                                                                                                                                                                                                                               ; work         ;
;          |sd_fifo_filler:sd_fifo_filler0|                                                     ; 85 (15)           ; 78 (10)      ; 1024              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0                                                                                                                                                                                                                                                     ; work         ;
;             |generic_fifo_dc_gray:generic_fifo_dc_gray0|                                      ; 35 (35)           ; 34 (34)      ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0                                                                                                                                                                                                          ; work         ;
;                |generic_dpram:u0|                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0                                                                                                                                                                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0                                                                                                                                                                    ; work         ;
;                      |altsyncram_66j1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                     ; work         ;
;             |generic_fifo_dc_gray:generic_fifo_dc_gray1|                                      ; 35 (35)           ; 34 (34)      ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1                                                                                                                                                                                                          ; work         ;
;                |generic_dpram:u0|                                                             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0                                                                                                                                                                                         ; work         ;
;                   |altsyncram:mem_rtl_0|                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0                                                                                                                                                                    ; work         ;
;                      |altsyncram_66j1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                     ; work         ;
;       |sdcard_buffer:sd_buffer|                                                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdcard_buffer:sd_buffer                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_ndl2:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component|altsyncram_ndl2:auto_generated                                                                                                                                                                                                                  ; work         ;
;       |sram_ctl:sram2|                                                                        ; 86 (86)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2                                                                                                                                                                                                                                                                                          ; work         ;
;       |sram_ctl:sram|                                                                         ; 226 (226)         ; 115 (115)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram                                                                                                                                                                                                                                                                                           ; work         ;
;       |support_io_if:io|                                                                      ; 54 (54)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_io_if:io                                                                                                                                                                                                                                                                                        ; work         ;
;       |support_memory_if:memif|                                                               ; 151 (36)          ; 48 (0)       ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif                                                                                                                                                                                                                                                                                 ; work         ;
;          |ram:support_core_memory|                                                            ; 115 (0)           ; 48 (0)       ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                 ; 115 (0)           ; 48 (0)       ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_r4r1:auto_generated|                                               ; 115 (0)           ; 48 (0)       ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated                                                                                                                                                                                          ; work         ;
;                   |altsyncram_7hi2:altsyncram1|                                               ; 41 (0)            ; 6 (6)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1                                                                                                                                                              ; work         ;
;                      |decode_61a:rden_decode_a|                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|decode_61a:rden_decode_a                                                                                                                                     ; work         ;
;                      |decode_61a:rden_decode_b|                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                     ; work         ;
;                      |decode_dla:decode4|                                                     ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|decode_dla:decode4                                                                                                                                           ; work         ;
;                      |decode_dla:decode5|                                                     ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|decode_dla:decode5                                                                                                                                           ; work         ;
;                      |mux_tfb:mux6|                                                           ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|mux_tfb:mux6                                                                                                                                                 ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                 ; 74 (55)           ; 42 (33)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                     ; 19 (19)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                             ; work         ;
;       |tv80n:supportcpu|                                                                      ; 1337 (11)         ; 379 (12)     ; 128               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu                                                                                                                                                                                                                                                                                        ; work         ;
;          |tv80_core:i_tv80_core|                                                              ; 1326 (515)        ; 367 (209)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core                                                                                                                                                                                                                                                                  ; work         ;
;             |tv80_alu:i_alu|                                                                  ; 119 (119)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu                                                                                                                                                                                                                                                   ; work         ;
;             |tv80_mcode:i_mcode|                                                              ; 559 (559)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode                                                                                                                                                                                                                                               ; work         ;
;             |tv80_reg:i_reg|                                                                  ; 133 (133)         ; 158 (158)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram:RegsH_rtl_0|                                                       ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_6tm1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                             ; work         ;
;                |altsyncram:RegsL_rtl_0|                                                       ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_6tm1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                             ; work         ;
;       |up2wb:sdc_if|                                                                          ; 40 (40)           ; 116 (116)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|up2wb:sdc_if                                                                                                                                                                                                                                                                                            ; work         ;
;       |usart:usart_con|                                                                       ; 234 (115)         ; 155 (84)     ; 8192              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con                                                                                                                                                                                                                                                                                         ; work         ;
;          |fifo:inbound|                                                                       ; 39 (39)           ; 22 (22)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:inbound                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:fifo_buffer_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_9dk1:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                                                                                                                                                ; work         ;
;          |fifo:outbound|                                                                      ; 40 (40)           ; 21 (21)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:outbound                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram:fifo_buffer_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_9dk1:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                                                                                                                                               ; work         ;
;          |support_dma:support_dma|                                                            ; 40 (40)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma                                                                                                                                                                                                                                                                 ; work         ;
;       |usb_ulpi:usb|                                                                          ; 143 (143)         ; 131 (131)    ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:tx_buffer_rtl_0|                                                         ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_tik1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0|altsyncram_tik1:auto_generated                                                                                                                                                                                                                                  ; work         ;
;       |video:fake_video|                                                                      ; 89 (89)           ; 84 (84)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|CPC2:cpc2_inst|video:fake_video                                                                                                                                                                                                                                                                                        ; work         ;
;    |HPS:u0|                                                                                   ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0                                                                                                                                                                                                                                                                                                                 ; HPS          ;
;       |HPS_hps_0:hps_0|                                                                       ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0                                                                                                                                                                                                                                                                                                 ; HPS          ;
;          |HPS_hps_0_fpga_interfaces:fpga_interfaces|                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                       ; HPS          ;
;          |HPS_hps_0_hps_io:hps_io|                                                            ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                         ; HPS          ;
;             |HPS_hps_0_hps_io_border:border|                                                  ; 1 (1)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; HPS          ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; HPS          ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; HPS          ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; HPS          ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; HPS          ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; HPS          ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; HPS          ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; HPS          ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; HPS          ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; HPS          ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; HPS          ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; HPS          ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; HPS          ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; HPS          ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; HPS          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; HPS          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; HPS          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; HPS          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; HPS          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; HPS          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; HPS          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; HPS          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; HPS          ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; HPS          ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; HPS          ;
;    |sld_hub:auto_hub|                                                                         ; 98 (1)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                          ; 97 (66)           ; 80 (52)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                            ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                          ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_DE10|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                ; work         ;
+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                          ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0|shift_taps_gtu:auto_generated|altsyncram_ro91:altsyncram5|ALTSYNCRAM                                                                            ; AUTO       ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40     ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0|altsyncram_at51:auto_generated|ALTSYNCRAM                                                            ; AUTO       ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768  ; CPC2_DE10.CPC2_DE100.rtl.mif ;
; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM                                                                          ; AUTO       ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                                                       ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                                                       ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                  ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                  ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                         ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                         ;
; CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component|altsyncram_ndl2:auto_generated|ALTSYNCRAM                                                                              ; M10K block ; True Dual Port   ; 256          ; 32           ; 1024         ; 8            ; 8192   ; None                         ;
; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|ALTSYNCRAM                          ; M10K block ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; ROM.mif                      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                                                            ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                                                           ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0|altsyncram_tik1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name         ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File                  ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------+----------------------------------+
; N/A    ; Qsys                 ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0                                      ; asmi/synthesis/../../asmi.qsys   ;
; Altera ; altera_asmi_parallel ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0 ; asmi/synthesis/../../asmi.qsys   ;
; Altera ; altera_pll           ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|audio_clock:audio_clk                           ; ../../rtl/Altera/audio_clock.v   ;
; Altera ; RAM: 2-PORT          ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram                     ; ../../rtl/cpc/dpram.v            ;
; Altera ; altera_pll           ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|cpc_clks:cpc_clocks                             ; cpc_clks.v                       ;
; Altera ; altera_pll           ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|master_clock:master_clk                         ; ../../rtl/Altera/master_clock.v  ;
; Altera ; RAM: 1-PORT          ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory ; ../../rtl/Altera/ram.v           ;
; Altera ; RAM: 2-PORT          ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|CPC2:cpc2_inst|sdcard_buffer:sd_buffer                         ; ../../rtl/Altera/sdcard_buffer.v ;
; N/A    ; Qsys                 ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|HPS:u0                                                         ; HPS/synthesis/../../HPS.qsys     ;
; Altera ; altera_hps           ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0                                         ; HPS/synthesis/../../HPS.qsys     ;
; Altera ; altera_hps_io        ; 14.0    ; N/A          ; N/A          ; |CPC2_DE10|HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io                 ; HPS/synthesis/../../HPS.qsys     ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|state                                                                                           ;
+---------------+---------------+-----------+-----------+--------------+-----------+-----------+------------+------------+------------+-------------+-------------+
; Name          ; state.LATENCY ; state.WR2 ; state.WR1 ; state.CSWAIT ; state.RD2 ; state.RD1 ; state.CMD2 ; state.CMD1 ; state.IDLE ; state.INIT2 ; state.INIT1 ;
+---------------+---------------+-----------+-----------+--------------+-----------+-----------+------------+------------+------------+-------------+-------------+
; state.INIT1   ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 0           ;
; state.INIT2   ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 1           ; 1           ;
; state.IDLE    ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 1          ; 0           ; 1           ;
; state.CMD1    ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 1          ; 0          ; 0           ; 1           ;
; state.CMD2    ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 1          ; 0          ; 0          ; 0           ; 1           ;
; state.RD1     ; 0             ; 0         ; 0         ; 0            ; 0         ; 1         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.RD2     ; 0             ; 0         ; 0         ; 0            ; 1         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.CSWAIT  ; 0             ; 0         ; 0         ; 1            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.WR1     ; 0             ; 0         ; 1         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.WR2     ; 0             ; 1         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.LATENCY ; 1             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
+---------------+---------------+-----------+-----------+--------------+-----------+-----------+------------+------------+------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|state                                                                                          ;
+---------------+---------------+-----------+-----------+--------------+-----------+-----------+------------+------------+------------+-------------+-------------+
; Name          ; state.LATENCY ; state.WR2 ; state.WR1 ; state.CSWAIT ; state.RD2 ; state.RD1 ; state.CMD2 ; state.CMD1 ; state.IDLE ; state.INIT2 ; state.INIT1 ;
+---------------+---------------+-----------+-----------+--------------+-----------+-----------+------------+------------+------------+-------------+-------------+
; state.INIT1   ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 0           ;
; state.INIT2   ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 1           ; 1           ;
; state.IDLE    ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 1          ; 0           ; 1           ;
; state.CMD1    ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 1          ; 0          ; 0           ; 1           ;
; state.CMD2    ; 0             ; 0         ; 0         ; 0            ; 0         ; 0         ; 1          ; 0          ; 0          ; 0           ; 1           ;
; state.RD1     ; 0             ; 0         ; 0         ; 0            ; 0         ; 1         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.RD2     ; 0             ; 0         ; 0         ; 0            ; 1         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.CSWAIT  ; 0             ; 0         ; 0         ; 1            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.WR1     ; 0             ; 0         ; 1         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.WR2     ; 0             ; 1         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
; state.LATENCY ; 1             ; 0         ; 0         ; 0            ; 0         ; 0         ; 0          ; 0          ; 0          ; 0           ; 1           ;
+---------------+---------------+-----------+-----------+--------------+-----------+-----------+------------+------------+------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_master:sd_data_master0|state ;
+---------------------+------------+---------------------+---------------------+----------------------+
; Name                ; state.IDLE ; state.DATA_TRANSFER ; state.START_RX_FIFO ; state.START_TX_FIFO  ;
+---------------------+------------+---------------------+---------------------+----------------------+
; state.IDLE          ; 0          ; 0                   ; 0                   ; 0                    ;
; state.START_TX_FIFO ; 1          ; 0                   ; 0                   ; 1                    ;
; state.START_RX_FIFO ; 1          ; 0                   ; 1                   ; 0                    ;
; state.DATA_TRANSFER ; 1          ; 1                   ; 0                   ; 0                    ;
+---------------------+------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs|state                                                                               ;
+--------------------+------------------+------------------+-----------------+--------------------+------------------+----------------+------------+
; Name               ; state.WRITE_NEXT ; state.WRITE_WAIT ; state.WAIT_READ ; state.READ_CAPTURE ; state.READ_READY ; state.PRE_READ ; state.IDLE ;
+--------------------+------------------+------------------+-----------------+--------------------+------------------+----------------+------------+
; state.IDLE         ; 0                ; 0                ; 0               ; 0                  ; 0                ; 0              ; 0          ;
; state.PRE_READ     ; 0                ; 0                ; 0               ; 0                  ; 0                ; 1              ; 1          ;
; state.READ_READY   ; 0                ; 0                ; 0               ; 0                  ; 1                ; 0              ; 1          ;
; state.READ_CAPTURE ; 0                ; 0                ; 0               ; 1                  ; 0                ; 0              ; 1          ;
; state.WAIT_READ    ; 0                ; 0                ; 1               ; 0                  ; 0                ; 0              ; 1          ;
; state.WRITE_WAIT   ; 0                ; 1                ; 0               ; 0                  ; 0                ; 0              ; 1          ;
; state.WRITE_NEXT   ; 1                ; 0                ; 0               ; 0                  ; 0                ; 0              ; 1          ;
+--------------------+------------------+------------------+-----------------+--------------------+------------------+----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; vsync_state.011 ; vsync_state.010 ; vsync_state.001 ; vsync_state.000 ; vsync_state.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; vsync_state.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; vsync_state.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; vsync_state.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; vsync_state.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; vsync_state.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_xfer_trig:sd_data_xfer_trig0|state ;
+------------------------+------------+--------------------+------------------------------------------------+
; Name                   ; state.IDLE ; state.TRIGGER_XFER ; state.WAIT_FOR_CMD_INT                         ;
+------------------------+------------+--------------------+------------------------------------------------+
; state.IDLE             ; 0          ; 0                  ; 0                                              ;
; state.WAIT_FOR_CMD_INT ; 1          ; 0                  ; 1                                              ;
; state.TRIGGER_XFER     ; 1          ; 1                  ; 0                                              ;
+------------------------+------------+--------------------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|state                                     ;
+-----------------+------------+-----------------+-----------------+------------+-----------------+-------------+-----------------+------------+
; Name            ; state.INIT ; state.FINISH_WO ; state.FINISH_WR ; state.READ ; state.READ_WAIT ; state.WRITE ; state.SETUP_CRC ; state.IDLE ;
+-----------------+------------+-----------------+-----------------+------------+-----------------+-------------+-----------------+------------+
; state.INIT      ; 0          ; 0               ; 0               ; 0          ; 0               ; 0           ; 0               ; 0          ;
; state.IDLE      ; 1          ; 0               ; 0               ; 0          ; 0               ; 0           ; 0               ; 1          ;
; state.SETUP_CRC ; 1          ; 0               ; 0               ; 0          ; 0               ; 0           ; 1               ; 0          ;
; state.WRITE     ; 1          ; 0               ; 0               ; 0          ; 0               ; 1           ; 0               ; 0          ;
; state.READ_WAIT ; 1          ; 0               ; 0               ; 0          ; 1               ; 0           ; 0               ; 0          ;
; state.READ      ; 1          ; 0               ; 0               ; 1          ; 0               ; 0           ; 0               ; 0          ;
; state.FINISH_WR ; 1          ; 0               ; 1               ; 0          ; 0               ; 0           ; 0               ; 0          ;
; state.FINISH_WO ; 1          ; 1               ; 0               ; 0          ; 0               ; 0           ; 0               ; 0          ;
+-----------------+------------+-----------------+-----------------+------------+-----------------+-------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|state ;
+------------------+------------+------------------+------------------------------------------------+
; Name             ; state.IDLE ; state.BUSY_CHECK ; state.EXECUTE                                  ;
+------------------+------------+------------------+------------------------------------------------+
; state.IDLE       ; 0          ; 0                ; 0                                              ;
; state.EXECUTE    ; 1          ; 0                ; 1                                              ;
; state.BUSY_CHECK ; 1          ; 1                ; 0                                              ;
+------------------+------------+------------------+------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|c_state                     ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state                   ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.111 ; state.110 ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|state           ;
+------------------+----------------+-----------------+------------------+-----------------+-----------------+------------+
; Name             ; state.READ_DAT ; state.READ_WAIT ; state.WRITE_BUSY ; state.WRITE_CRC ; state.WRITE_DAT ; state.IDLE ;
+------------------+----------------+-----------------+------------------+-----------------+-----------------+------------+
; state.IDLE       ; 0              ; 0               ; 0                ; 0               ; 0               ; 0          ;
; state.WRITE_DAT  ; 0              ; 0               ; 0                ; 0               ; 1               ; 1          ;
; state.WRITE_CRC  ; 0              ; 0               ; 0                ; 1               ; 0               ; 1          ;
; state.WRITE_BUSY ; 0              ; 0               ; 1                ; 0               ; 0               ; 1          ;
; state.READ_WAIT  ; 0              ; 1               ; 0                ; 0               ; 0               ; 1          ;
; state.READ_DAT   ; 1              ; 0               ; 0                ; 0               ; 0               ; 1          ;
+------------------+----------------+-----------------+------------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|state                                                                                                                                                        ;
+----------------------+--------------------+----------------------+----------------------+---------------------+------------------+----------------------+------------------+------------------+---------------------+
; Name                 ; state.STATE_SETSTP ; state.STATE_WAITREAD ; state.STATE_WAITDIRH ; state.STATE_WAITNXT ; state.STATE_SETD ; state.STATE_WAITDIRL ; state.STATE_IDLE ; state.STATE_INIT ; state.STATE_RECEIVE ;
+----------------------+--------------------+----------------------+----------------------+---------------------+------------------+----------------------+------------------+------------------+---------------------+
; state.STATE_INIT     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                ; 0                    ; 0                ; 0                ; 0                   ;
; state.STATE_IDLE     ; 0                  ; 0                    ; 0                    ; 0                   ; 0                ; 0                    ; 1                ; 1                ; 0                   ;
; state.STATE_WAITDIRL ; 0                  ; 0                    ; 0                    ; 0                   ; 0                ; 1                    ; 0                ; 1                ; 0                   ;
; state.STATE_SETD     ; 0                  ; 0                    ; 0                    ; 0                   ; 1                ; 0                    ; 0                ; 1                ; 0                   ;
; state.STATE_WAITNXT  ; 0                  ; 0                    ; 0                    ; 1                   ; 0                ; 0                    ; 0                ; 1                ; 0                   ;
; state.STATE_WAITDIRH ; 0                  ; 0                    ; 1                    ; 0                   ; 0                ; 0                    ; 0                ; 1                ; 0                   ;
; state.STATE_WAITREAD ; 0                  ; 1                    ; 0                    ; 0                   ; 0                ; 0                    ; 0                ; 1                ; 0                   ;
; state.STATE_SETSTP   ; 1                  ; 0                    ; 0                    ; 0                   ; 0                ; 0                    ; 0                ; 1                ; 0                   ;
; state.STATE_RECEIVE  ; 0                  ; 0                    ; 0                    ; 0                   ; 0                ; 0                    ; 0                ; 1                ; 1                   ;
+----------------------+--------------------+----------------------+----------------------+---------------------+------------------+----------------------+------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Oldnmi_n                                                                                                                  ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|BusReq_s                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|BusAck                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr_r                                                                 ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr_r                                                                 ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr_r                                                                 ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr_r                                                                 ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|data_cycles[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|resp_len[7..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|cmd_o[39]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][4]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][6]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][4]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][6]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][4]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][6]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][2]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][4]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][6]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][2]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][4]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][6]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][2]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][4]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][6]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[14,15]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sram_ctl:sram2|track_crd[0,1]                                                                                                                                           ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sram_ctl:sram2|track_cwr[0,1]                                                                                                                                           ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Oldnmi_n                                                                                                                         ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusReq_s                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusAck                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|cmd_buff[39]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[1..23]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|NMI_s                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|NMICycle                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[0..7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|video:fake_video|video_offset[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|video:fake_video|video_offset[14,15]                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr8|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr7|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr6|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr5|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr4|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr3|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|NMI_s                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|NMICycle                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][5]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][4]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][2]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][5]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][4]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][2]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rp_bin[4]                                                                ; Merged with CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rp_gray[4]   ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wp_bin[4]                                                                ; Merged with CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wp_gray[4]   ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][8]                                                                                                                                       ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][8]                                                                          ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][9]                                                                                                                                       ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][9]                                                                          ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][10]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][10]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][11]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][11]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][12]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][12]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][13]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][13]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][14]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][14]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][15]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][15]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][8]                                                                                                                                       ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][8]                                                                          ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][9]                                                                                                                                       ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][9]                                                                          ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][10]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][10]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][11]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][11]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][12]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][12]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][13]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][13]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][14]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][14]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][15]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][15]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][8]                                                                                                                                       ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][8]                                                                          ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][9]                                                                                                                                       ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][9]                                                                          ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][10]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][10]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][11]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][11]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][12]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][12]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][13]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][13]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][14]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][14]                                                                         ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][15]                                                                                                                                      ; Merged with CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][15]                                                                         ;
; CPC2:cpc2_inst|sram_ctl:sram|track_wr[1]                                                                                                                                               ; Merged with CPC2:cpc2_inst|sram_ctl:sram|track_cwr[1]                                                                                  ;
; CPC2:cpc2_inst|sram_ctl:sram|track_rd[1]                                                                                                                                               ; Merged with CPC2:cpc2_inst|sram_ctl:sram|track_crd[1]                                                                                  ;
; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|rd                                                                                                                                        ; Merged with CPC2:cpc2_inst|usart:usart_con|delayed_read                                                                                ;
; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|address_reg_b[2]                                                             ; Merged with CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|address_reg_b[1] ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wp_gray[4]                                                               ; Merged with CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wp_bin[4]    ;
; CPC2:cpc2_inst|video:fake_video|A[15]                                                                                                                                                  ; Merged with CPC2:cpc2_inst|video:fake_video|A[14]                                                                                      ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|state[4,5]                                                                                                                                     ; Merged with CPC2:cpc2_inst|cpc_core:core|fdc:floppy|state[3]                                                                           ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rp_gray[4]                                                               ; Merged with CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rp_bin[4]    ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|op_param[8]                                                                                                                                    ; Merged with CPC2:cpc2_inst|cpc_core:core|fdc:floppy|op_param[1]                                                                        ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[2,3]                                                                                                                                  ; Merged with CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[1]                                                                        ;
; CPC2:cpc2_inst|usart:usart_con|old_reg[13..15]                                                                                                                                         ; Merged with CPC2:cpc2_inst|usart:usart_con|old_reg[12]                                                                                 ;
; CPC2:cpc2_inst|usart:usart_con|old_reg[5..7]                                                                                                                                           ; Merged with CPC2:cpc2_inst|usart:usart_con|old_reg[4]                                                                                  ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[0][4]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[0][3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[0][2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[0][1]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[0][0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[1][7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[1][6]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[1][5]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[1][4]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[1][3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][6]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][5]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][4]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][1]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[4][0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[5][7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[5][6]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[5][5]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[5][4]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[5][3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_ptr[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[1..7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[0][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[0][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[0][2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[0][1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[0][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[1][7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[1][6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[1][5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[1][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[1][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[4][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[5][7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[5][6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[5][5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[5][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[5][3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_ptr[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[1..7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[10..31]                                                                                                   ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|blockram_spool:brs|address_o[10..15]                                                                                                                                    ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|video:fake_video|pixel_y[0]                                                                                                                                             ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[3,4]                                                                                                                                 ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|usart:usart_con|sdr[9]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[1][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[2][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[3][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[4][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[5][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[6][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][15]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][14]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][13]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][12]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][10]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][9]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][8]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][7]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][6]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][5]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][4]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][3]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][1]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[7][0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[1][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[2][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[3][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[4][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[5][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[6][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][15]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][14]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][13]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][12]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][11]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][10]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][9]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][8]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][7]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][6]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][5]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][4]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][1]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[7][0]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|state~13                                                                                                                                          ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|state~14                                                                                                                                          ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|state~15                                                                                                                                          ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|state~16                                                                                                                                          ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|state~13                                                                                                                                         ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|state~14                                                                                                                                         ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|state~15                                                                                                                                         ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|state~16                                                                                                                                         ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|blockram_spool:brs|state~11                                                                                                                                             ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|blockram_spool:brs|state~12                                                                                                                                             ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|blockram_spool:brs|state~13                                                                                                                                             ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|blockram_spool:brs|state~14                                                                                                                                             ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state~7                                                                                                                           ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state~8                                                                                                                           ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|state~11                                                                                                       ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|state~12                                                                                                       ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|state~13                                                                                                       ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state~10                                                                                                                        ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state~11                                                                                                                        ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state~12                                                                                                                        ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|usb_ulpi:usb|state~13                                                                                                                                                   ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|usb_ulpi:usb|state~14                                                                                                                                                   ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|usb_ulpi:usb|state~15                                                                                                                                                   ; Lost fanout                                                                                                                            ;
; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|state[3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CPC2:cpc2_inst|usb_ulpi:usb|state.STATE_WAITDIRL                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Total Number of Removed Registers = 554                                                                                                                                                ;                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[31]                                     ; Lost Fanouts              ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[30],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[29],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[28],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[27],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[26],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[25],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[24],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[23],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[22],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[21],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[20],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[19],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[18],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[17],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[16],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[15],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[14],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[13],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[12],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[11],                                      ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[10]                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[0]                                                                          ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[1],                                                                           ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[2],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[3],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[4],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[5],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[6],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[7],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[8],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[9],                                                                           ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[10],                                                                          ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[11],                                                                          ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[12],                                                                          ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[13],                                                                          ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[14],                                                                          ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[15]                                                                           ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|write_ptr[3]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[7],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[6],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[5],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[4],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[3],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[2],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[1]                                                                      ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_ptr[3]                                                                   ; Stuck at GND              ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[7],                                                                    ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[6],                                                                    ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[5],                                                                    ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[4],                                                                    ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[3],                                                                    ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[2],                                                                    ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[1]                                                                     ;
; CPC2:cpc2_inst|blockram_spool:brs|address_o[15]                                                                      ; Lost Fanouts              ; CPC2:cpc2_inst|blockram_spool:brs|address_o[14],                                                                       ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|blockram_spool:brs|address_o[13],                                                                       ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|blockram_spool:brs|address_o[12],                                                                       ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|blockram_spool:brs|address_o[11],                                                                       ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|blockram_spool:brs|address_o[10]                                                                        ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][5]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][5],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][5],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[21]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][4]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][4],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][4],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[20]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][3]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][3],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][3],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[19]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][2]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][2],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][2],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[18]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][1]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][1],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][1],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[17]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][0]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][0],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][0],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[16]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][6]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][6],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][6],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[22]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[2][7]                                                                    ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[1][7],                                                                     ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|right_buffer[0][7],                                                                     ;
;                                                                                                                      ;                           ; CPC2:cpc2_inst|i2s_audio:audio|shift_reg[23]                                                                           ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][5]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][5],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][5]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][0]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][0],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][0]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][1]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][1],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][1]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][2]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][2],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][2]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][3]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][3],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][3]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][4]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][4],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][4]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][6]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][6],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][6]                                                                       ;
; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[2][7]                                                                     ; Stuck at GND              ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[1][7],                                                                      ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|i2s_audio:audio|left_buffer[0][7]                                                                       ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[7]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][7],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][7]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[6]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][6],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][6]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[5]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][5],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][5]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[4]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][4],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][4]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[3]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][3],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][3]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[2]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][2],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][2]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[1]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][1],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][1]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|response_3_o[0]                                     ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][0],                       ;
;                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][0]                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0|cmd_o[39]                                           ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|cmd_buff[39]                                   ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|BusReq_s                                                ; Stuck at GND              ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|BusAck                                                    ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr_r ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr_r ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[0]                                                                ; Stuck at GND              ; CPC2:cpc2_inst|video:fake_video|video_offset[0]                                                                        ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[14]                                                               ; Stuck at VCC              ; CPC2:cpc2_inst|video:fake_video|video_offset[14]                                                                       ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[15]                                                               ; Stuck at VCC              ; CPC2:cpc2_inst|video:fake_video|video_offset[15]                                                                       ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusReq_s                                                       ; Stuck at GND              ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusAck                                                           ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr_r ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr ; Stuck at GND              ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr_r ;
;                                                                                                                      ; due to stuck port data_in ;                                                                                                                        ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[4]                                                                 ; Lost Fanouts              ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[3]                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5124  ;
; Number of registers using Synchronous Clear  ; 785   ;
; Number of registers using Synchronous Load   ; 400   ;
; Number of registers using Asynchronous Clear ; 2885  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3361  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 5       ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[0]                                                                             ; 1       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[1]                                                                             ; 1       ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|n_reset                                                    ; 20      ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|cmd_out_o                                 ; 2       ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|cmd_oe_o                                  ; 3       ;
; CPC2:cpc2_inst|global_reset:global_reset|reset_counter[0]                                                         ; 3       ;
; CPC2:cpc2_inst|usb_ulpi:usb|state_cntr[0]                                                                         ; 7       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[2]                                                                             ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|mcycle[0]                                            ; 115     ;
; CPC2:cpc2_inst|cpcctl:cpc_control|D_o[0]                                                                          ; 472     ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[7]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[15]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[7]                                                 ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[6]                                                 ; 12      ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[0]                                                 ; 14      ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[2]                                                 ; 8       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tstate[0]                                            ; 3       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[6]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[14]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[5]                                               ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[13]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[4]                                                 ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[1]                                                 ; 19      ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[0]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[1]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[2]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[3]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[4]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[5]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[6]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[7]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[0]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[8]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[1]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[9]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[2]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[10]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[3]                                               ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[11]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[4]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[12]                                               ; 4       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[5]                                                             ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[8]                                                             ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[10]                                                            ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[12]                                                            ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[14]                                                            ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[13]                                                            ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[4]                                                             ; 3       ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[14]                                                           ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[13]                                                           ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[12]                                                           ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[10]                                                           ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[8]                                                            ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[5]                                                            ; 2       ;
; CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[4]                                                            ; 3       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|mcycle[0]                                                   ; 111     ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[7]                                                        ; 8       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[2]                                                        ; 9       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[6]                                                        ; 12      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[0]                                                        ; 13      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[2]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tstate[0]                                                   ; 2       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[1]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[0]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[3]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[4]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[5]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[6]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[7]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[1]                                                        ; 20      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[4]                                                        ; 6       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[3]                                                                             ; 1       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[2]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[10]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[1]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[9]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[3]                                                      ; 7       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[11]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[5]                                                      ; 7       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[13]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[4]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[12]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[7]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[15]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[6]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[14]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[0]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[8]                                                       ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Ap[7]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Fp[7]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Fp[6]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Fp[0]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Fp[2]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Ap[6]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Ap[5]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[3]                                                 ; 2       ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Fp[4]                                                ; 1       ;
; Total number of inverted registers = 219*                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                           ; Megafunction                                                                                                                             ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|out[0..7]                                                                              ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_buffer_rtl_0                                                                       ; RAM        ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|out[0..7]                                                                              ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_buffer_rtl_0                                                                       ; RAM        ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|RegAddrC[0..2]                                                             ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0                                                  ; RAM        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|ra[0..3] ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|mem_rtl_0 ; RAM        ;
; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|ra[0..3] ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|mem_rtl_0 ; RAM        ;
; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|out[0..7]                                                                                  ; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_buffer_rtl_0                                                                           ; RAM        ;
; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|out[0..7]                                                                                   ; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_buffer_rtl_0                                                                            ; RAM        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegAddrC[0..2]                                                                    ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0                                                         ; RAM        ;
; CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|DATA[2..9]                                                           ; CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|Mux7_rtl_0                                                            ; ROM        ;
; CPC2:cpc2_inst|audio_sync[0..4][0..7]                                                                                                   ; CPC2:cpc2_inst|audio_sync_rtl_0                                                                                                          ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register Name                                                                                      ; RAM Name                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[0]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[1]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[2]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[3]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[4]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[5]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[6]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[7]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[8]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[9]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[10] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[11] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[12] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[13] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[14] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[0]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[1]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[2]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[3]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[4]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[5]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[6]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[7]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[8]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[9]  ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[10] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[11] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[12] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[13] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[14] ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[0]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[1]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[2]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[3]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[4]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[5]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[6]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[7]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[8]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[9]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[10]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[11]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[12]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[13]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[14]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[0]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[1]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[2]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[3]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[4]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[5]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[6]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[7]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[8]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[9]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[10]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[11]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[12]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[13]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[14]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|di_reg[7]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|di_reg[3]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ALU_Op_r[0]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ALU_Op_r[0]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_addr[20]                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_addr[18]                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Read_To_Reg_r[0]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Read_To_Reg_r[0]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tstate[6]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|mcycle[1]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|mcycle[3]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|XY_State[1]                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|XY_State[1]                                                                                                                                                          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|D_o[7]                                                                                                                                                                                      ;
; 6:1                ; 80 bits   ; 320 LEs       ; 160 LEs              ; 160 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard_o[11]                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|IR[5]                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|dout[4]                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|IR[7]                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|dout[5]                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[3]                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[11]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[18]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[24]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[33]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[46]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[55]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[57]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[69]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[79]                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_b[2]                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|mcycle[2]                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|mcycle[2]                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|TmpAddr[14]                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ISet[1]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|TmpAddr[14]                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ISet[0]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes[0][6]                                                                                                                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_pop[3]                                                                                                                                                                          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[0][5]                                                                                                                                                                     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache[0][11]                                                                                                                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|write_ptr[3]                                                                                                                                                                          ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|TmpAddr[7]                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|TmpAddr[3]                                                                                                                                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|TmpAddr[7]                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|TmpAddr[3]                                                                                                                                                           ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|A[1]                                                                                                                                                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|A[15]                                                                                                                                                         ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|A[0]                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|A[9]                                                                                                                                                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_ptr[2]                                                                                                                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|PC[3]                                                                                                                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|PC[8]                                                                                                                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|PC[2]                                                                                                                                                                ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|PC[15]                                                                                                                                                               ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|small_counter[3]                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[8]                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|SP[3]                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[6]                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[8]                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|ACC[6]                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[7]                                                                                                                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|F[3]                                                                                                                                                          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[5]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Save_Mux[1]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Save_Mux[1]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|WideOr88                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux13                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|RegDIH[6]                                                                                                                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux31                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|WideOr93                                                                                                                                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux7                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegDIL[5]                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux29                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cache_line_ptr                                                                                                                                                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|Mux12                                                                                                                                                                                 ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes                                                                                                                                                                             ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|cmd_bytes                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|mem_A_o[20]                                                                                                                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|mem_A_o[13]                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegWEL                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux5|l3_w3_n0_mux_dataout                                                                                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Save_Mux[2]                                                                                                                                                   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Save_Mux[4]                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache                                                                                                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|write_cache                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|Save_Mux[7]                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Save_Mux[5]                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|Selector115                                                                                                                                                                           ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|dat_i_arbiter:di_arbiter|D[3]                                                                                                                                                                 ;
; 65:1               ; 3 bits    ; 129 LEs       ; 126 LEs              ; 3 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|data_multiplexer:m|Dout[4]                                                                                                                                                                                  ;
; 65:1               ; 2 bits    ; 86 LEs        ; 84 LEs               ; 2 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|data_multiplexer:m|Dout[2]                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_head[3]                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_head[3]                                                                                                                                                              ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[9]                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|large_counter[10]                                                                                                                                                                     ;
; 24:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram|dq_o[4]                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_tail                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_tail                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_addr[20]                                                                                                                                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_addr[2]                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_b[0]                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes[2][0]                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_pop[1]                                                                                                                                                                         ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[0][5]                                                                                                                                                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache[0][15]                                                                                                                                                                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_ptr[2]                                                                                                                                                                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_ptr[0]                                                                                                                                                                         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|small_counter[1]                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cache_line_ptr                                                                                                                                                                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes                                                                                                                                                                            ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|cmd_bytes                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache                                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|write_cache                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|Selector115                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|data_int_rst                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|ack_counter[0]                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wp_gray[1]                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rp_gray[0]                                                                                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[4]                                                                                                                                            ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 32 LEs               ; 1328 LEs               ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[27]                                                                                                                                        ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 32 LEs               ; 1328 LEs               ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[19]                                                                                                                                        ;
; 256:1              ; 2 bits    ; 340 LEs       ; 20 LEs               ; 320 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[15]                                                                                                                                        ;
; 256:1              ; 3 bits    ; 510 LEs       ; 30 LEs               ; 480 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[7]                                                                                                                                         ;
; 256:1              ; 4 bits    ; 680 LEs       ; 48 LEs               ; 632 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[4]                                                                                                                                         ;
; 256:1              ; 2 bits    ; 340 LEs       ; 20 LEs               ; 320 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[13]                                                                                                                                        ;
; 256:1              ; 4 bits    ; 680 LEs       ; 44 LEs               ; 636 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|wb_dat_o[11]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|resp_idx                                                                                                                                           ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[15]                                                                                                                                                                    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|large_counter[14]                                                                                                                                                                    ;
; 24:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|hyperram_ctl:hyperram2|dq_o[7]                                                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusA[7]                                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusB[1]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegAddrC                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux7                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux9                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegAddrA[1]                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|Selector30                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tstate[3]                                                                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|BusA[0]                                                                                                                                                       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|BusB[2]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|RegAddrC                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux7                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux9                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|RegAddrA[0]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|RegWEH                                                                                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|Selector30                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wp_bin[1]                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rp_gray[0]                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs|address_o[4]                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|asmi_A[31]                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|asmi_A[20]                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|asmi_A[14]                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|asmi_A[6]                                                                                                                                                                                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|result_register[6]                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs|data_o[5]                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|up2wb:sdc_if|cyc_o                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|up2wb:sdc_if|D_o[7]                                                                                                                                                                                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|up2wb:sdc_if|D_o[3]                                                                                                                                                                                         ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs|D_o[7]                                                                                                                                                                                   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|blockram_spool:brs|Selector22                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255|c_o[3]                                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|int_hold[5]                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|hsync_cntr[3]                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255|a_o[5]                                                                                                                                                                       ;
; 21:1               ; 7 bits    ; 98 LEs        ; 70 LEs               ; 28 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255|d_o[7]                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|Selector0                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|Selector3                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|led_driver:led|cntr[8]                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S3[6]                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S1[1]                                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S0[4]                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|LS[5]                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|HD[5]                                                                                                                                                                              ;
; 6:1                ; 22 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|wait_timeout[18]                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|TR[2]                                                                                                                                                                              ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|data_cntr[2]                                                                                                                                                                       ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[4]                                                                                                                                                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|pr_count[3]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S3                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S2                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S1                                                                                                                                                                                 ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|counter[1]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|A[3][3]                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2|A[3][3]                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|A[2][3]                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2|A[2][5]                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|A[1][7]                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2|A[1][3]                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|A[0][3]                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2|A[0][4]                                                                                                                                                                                      ;
; 23:1               ; 6 bits    ; 90 LEs        ; 6 LEs                ; 84 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|tx_buffer_write_ptr[0]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table_in[3]                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table_in[7]                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table_in[10]                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|cr[2]                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|wb_dat_o[2]                                                                                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|wb_dat_o[1]                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|cr[7]                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                                                       ;
; 9:1                ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2|DOUT[2]                                                                                                                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram2|DOUT[7]                                                                                                                                                                                      ;
; 9:1                ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|DOUT[3]                                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sram_ctl:sram|DOUT[7]                                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_head[4]                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_head[6]                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|outbound_timer[4]                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|outbound_counter[2]                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|inbound_timer[5]                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|inbound_counter[2]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|sdr[1]                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_tail                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_tail                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|crc_status[2]                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|transf_cnt[9]                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|crc_in[0]                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|last_din[3]                                                                                                                                   ;
; 9:1                ; 18 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|blkcnt_reg[13]                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|data_index[2]                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|data_index[3]                                                                                                                                 ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|DAT_dat_o[3]                                                                                                                                  ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|crc_c[4]                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|last_din                                                                                                                                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|Mux14                                                                                                                                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_DE10|CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|last_din                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|phy_reg_id[4]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|phy_operation[1]                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|phy_reg_data[0]                                                                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|rx_buffer_write_ptr[3]                                                                                                                                                                         ;
; 20:1               ; 5 bits    ; 65 LEs        ; 30 LEs               ; 35 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|D_o[5]                                                                                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|usb_data_o[6]                                                                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|usb_data_o[4]                                                                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|usb_data_o[2]                                                                                                                                                                                  ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|Selector59                                                                                                                                                                                     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|Selector44                                                                                                                                                                                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; No         ; |CPC2_DE10|CPC2:cpc2_inst|usb_ulpi:usb|Selector43                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                       ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                        ;
; IP_TOOL_VERSION                       ; 14.0                  ; -    ; -                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                        ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                          ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                           ;
; IP_TOOL_VERSION                       ; 14.0                             ; -    ; -                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                           ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                         ;
; IP_TOOL_VERSION                       ; 14.0              ; -    ; -                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                         ;
; IP_TOOL_VERSION                       ; 14.0              ; -    ; -                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component|altsyncram_ndl2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0|altsyncram_tik1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0|altsyncram_at51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0|shift_taps_gtu:auto_generated|altsyncram_ro91:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                             ;
; S2F_Width      ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                         ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                       ;
; REF_CLK_FREQ               ; 125.0 MHz ; String                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 8000      ; Signed Integer                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                       ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                       ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                      ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                            ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                            ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                            ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                    ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                      ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                      ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                      ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                              ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                              ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                              ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_16                                                          ; String                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_22                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                              ;
; INTG_MEM_IF_TREFI                       ; 2800                                                             ; Signed Integer                                                                              ;
; INTG_MEM_IF_TRFC                        ; 30                                                               ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                              ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                    ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                        ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                              ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                            ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                          ;
; pll_type                             ; General                ; String                                                                          ;
; pll_subtype                          ; General                ; String                                                                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                  ;
; operation_mode                       ; direct                 ; String                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                  ;
; output_clock_frequency0              ; 150.000000 MHz         ; String                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                  ;
; clock_name_0                         ;                        ; String                                                                          ;
; clock_name_1                         ;                        ; String                                                                          ;
; clock_name_2                         ;                        ; String                                                                          ;
; clock_name_3                         ;                        ; String                                                                          ;
; clock_name_4                         ;                        ; String                                                                          ;
; clock_name_5                         ;                        ; String                                                                          ;
; clock_name_6                         ;                        ; String                                                                          ;
; clock_name_7                         ;                        ; String                                                                          ;
; clock_name_8                         ;                        ; String                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                      ;
; fractional_vco_multiplier            ; true                   ; String                                                                      ;
; pll_type                             ; General                ; String                                                                      ;
; pll_subtype                          ; General                ; String                                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                              ;
; operation_mode                       ; direct                 ; String                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                              ;
; output_clock_frequency0              ; 3.072000 MHz           ; String                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                              ;
; clock_name_0                         ;                        ; String                                                                      ;
; clock_name_1                         ;                        ; String                                                                      ;
; clock_name_2                         ;                        ; String                                                                      ;
; clock_name_3                         ;                        ; String                                                                      ;
; clock_name_4                         ;                        ; String                                                                      ;
; clock_name_5                         ;                        ; String                                                                      ;
; clock_name_6                         ;                        ; String                                                                      ;
; clock_name_7                         ;                        ; String                                                                      ;
; clock_name_8                         ;                        ; String                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                              ;
; fractional_vco_multiplier            ; true                   ; String                                                              ;
; pll_type                             ; General                ; String                                                              ;
; pll_subtype                          ; General                ; String                                                              ;
; number_of_clocks                     ; 4                      ; Signed Integer                                                      ;
; operation_mode                       ; direct                 ; String                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                      ;
; output_clock_frequency0              ; 48.000000 MHz          ; String                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency1              ; 16.000000 MHz          ; String                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency2              ; 4.000000 MHz           ; String                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency3              ; 1.000000 MHz           ; String                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                      ;
; clock_name_0                         ;                        ; String                                                              ;
; clock_name_1                         ;                        ; String                                                              ;
; clock_name_2                         ;                        ; String                                                              ;
; clock_name_3                         ;                        ; String                                                              ;
; clock_name_4                         ;                        ; String                                                              ;
; clock_name_5                         ;                        ; String                                                              ;
; clock_name_6                         ;                        ; String                                                              ;
; clock_name_7                         ;                        ; String                                                              ;
; clock_name_8                         ;                        ; String                                                              ;
; clock_name_global_0                  ; false                  ; String                                                              ;
; clock_name_global_1                  ; false                  ; String                                                              ;
; clock_name_global_2                  ; false                  ; String                                                              ;
; clock_name_global_3                  ; false                  ; String                                                              ;
; clock_name_global_4                  ; false                  ; String                                                              ;
; clock_name_global_5                  ; false                  ; String                                                              ;
; clock_name_global_6                  ; false                  ; String                                                              ;
; clock_name_global_7                  ; false                  ; String                                                              ;
; clock_name_global_8                  ; false                  ; String                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                      ;
; pll_slf_rst                          ; false                  ; String                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                              ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                      ;
; T2Write        ; 0     ; Signed Integer                                      ;
; IOWait         ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                            ;
; IOWait         ; 1     ; Signed Integer                                                            ;
; Flag_C         ; 0     ; Signed Integer                                                            ;
; Flag_N         ; 1     ; Signed Integer                                                            ;
; Flag_P         ; 2     ; Signed Integer                                                            ;
; Flag_X         ; 3     ; Signed Integer                                                            ;
; Flag_H         ; 4     ; Signed Integer                                                            ;
; Flag_Y         ; 5     ; Signed Integer                                                            ;
; Flag_Z         ; 6     ; Signed Integer                                                            ;
; Flag_S         ; 7     ; Signed Integer                                                            ;
; aNone          ; 111   ; Unsigned Binary                                                           ;
; aBC            ; 000   ; Unsigned Binary                                                           ;
; aDE            ; 001   ; Unsigned Binary                                                           ;
; aXY            ; 010   ; Unsigned Binary                                                           ;
; aIOA           ; 100   ; Unsigned Binary                                                           ;
; aSP            ; 101   ; Unsigned Binary                                                           ;
; aZI            ; 110   ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                               ;
; Flag_C         ; 0     ; Signed Integer                                                                               ;
; Flag_N         ; 1     ; Signed Integer                                                                               ;
; Flag_P         ; 2     ; Signed Integer                                                                               ;
; Flag_X         ; 3     ; Signed Integer                                                                               ;
; Flag_H         ; 4     ; Signed Integer                                                                               ;
; Flag_Y         ; 5     ; Signed Integer                                                                               ;
; Flag_Z         ; 6     ; Signed Integer                                                                               ;
; Flag_S         ; 7     ; Signed Integer                                                                               ;
; aNone          ; 111   ; Unsigned Binary                                                                              ;
; aBC            ; 000   ; Unsigned Binary                                                                              ;
; aDE            ; 001   ; Unsigned Binary                                                                              ;
; aXY            ; 010   ; Unsigned Binary                                                                              ;
; aIOA           ; 100   ; Unsigned Binary                                                                              ;
; aSP            ; 101   ; Unsigned Binary                                                                              ;
; aZI            ; 110   ; Unsigned Binary                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                           ;
; Flag_C         ; 0     ; Signed Integer                                                                           ;
; Flag_N         ; 1     ; Signed Integer                                                                           ;
; Flag_P         ; 2     ; Signed Integer                                                                           ;
; Flag_X         ; 3     ; Signed Integer                                                                           ;
; Flag_H         ; 4     ; Signed Integer                                                                           ;
; Flag_Y         ; 5     ; Signed Integer                                                                           ;
; Flag_Z         ; 6     ; Signed Integer                                                                           ;
; Flag_S         ; 7     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; fifo_log2      ; 9     ; Signed Integer                                     ;
; divisor        ; 416   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                  ;
; data_width     ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                   ;
; data_width     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|hyperram_ctl:hyperram ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; INIT1          ; 0000  ; Unsigned Binary                                          ;
; INIT2          ; 0001  ; Unsigned Binary                                          ;
; IDLE           ; 0010  ; Unsigned Binary                                          ;
; CMD1           ; 0011  ; Unsigned Binary                                          ;
; CMD2           ; 0100  ; Unsigned Binary                                          ;
; RD1            ; 0101  ; Unsigned Binary                                          ;
; RD2            ; 0110  ; Unsigned Binary                                          ;
; CSWAIT         ; 0111  ; Unsigned Binary                                          ;
; WR1            ; 1000  ; Unsigned Binary                                          ;
; WR2            ; 1001  ; Unsigned Binary                                          ;
; LATENCY        ; 1010  ; Unsigned Binary                                          ;
; LOOP           ; 1011  ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|hyperram_ctl:hyperram2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; INIT1          ; 0000  ; Unsigned Binary                                           ;
; INIT2          ; 0001  ; Unsigned Binary                                           ;
; IDLE           ; 0010  ; Unsigned Binary                                           ;
; CMD1           ; 0011  ; Unsigned Binary                                           ;
; CMD2           ; 0100  ; Unsigned Binary                                           ;
; RD1            ; 0101  ; Unsigned Binary                                           ;
; RD2            ; 0110  ; Unsigned Binary                                           ;
; CSWAIT         ; 0111  ; Unsigned Binary                                           ;
; WR1            ; 1000  ; Unsigned Binary                                           ;
; WR2            ; 1001  ; Unsigned Binary                                           ;
; LATENCY        ; 1010  ; Unsigned Binary                                           ;
; LOOP           ; 1011  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                              ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                           ;
; WIDTH          ; 3                 ; Signed Integer                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_rng ; Untyped                                                                                           ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                          ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                       ;
; WIDTH          ; 3                 ; Signed Integer                                                                                ;
; CBXI_PARAMETER ; a_graycounter_rng ; Untyped                                                                                       ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                            ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                         ;
; WIDTH          ; 2                 ; Signed Integer                                                                                  ;
; CBXI_PARAMETER ; a_graycounter_qng ; Untyped                                                                                         ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; ROM.mif              ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_r4r1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                            ;
; ST_START       ; 00001 ; Unsigned Binary                                                                            ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                            ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                            ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                            ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                             ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                  ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                  ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                  ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                  ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                  ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                  ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                  ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                  ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                  ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                  ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                  ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                  ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                  ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                  ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                  ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                  ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                  ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                  ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|video:fake_video ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; offset_x       ; 80    ; Signed Integer                                      ;
; offset_y       ; 100   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; SIZE           ; 2     ; Signed Integer                                                                       ;
; IDLE           ; 00    ; Unsigned Binary                                                                      ;
; EXECUTE        ; 01    ; Unsigned Binary                                                                      ;
; BUSY_CHECK     ; 10    ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0 ;
+----------------+---------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------+
; INIT_DELAY     ; 4       ; Signed Integer                                                                            ;
; BITS_TO_SEND   ; 48      ; Signed Integer                                                                            ;
; CMD_SIZE       ; 40      ; Signed Integer                                                                            ;
; RESP_SIZE      ; 128     ; Signed Integer                                                                            ;
; STATE_SIZE     ; 10      ; Signed Integer                                                                            ;
; INIT           ; 0000000 ; Unsigned Binary                                                                           ;
; IDLE           ; 0000001 ; Unsigned Binary                                                                           ;
; SETUP_CRC      ; 0000010 ; Unsigned Binary                                                                           ;
; WRITE          ; 0000100 ; Unsigned Binary                                                                           ;
; READ_WAIT      ; 0001000 ; Unsigned Binary                                                                           ;
; READ           ; 0010000 ; Unsigned Binary                                                                           ;
; FINISH_WR      ; 0100000 ; Unsigned Binary                                                                           ;
; FINISH_WO      ; 1000000 ; Unsigned Binary                                                                           ;
+----------------+---------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_master:sd_data_master0 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; SIZE           ; 3     ; Signed Integer                                                                         ;
; IDLE           ; 000   ; Unsigned Binary                                                                        ;
; START_TX_FIFO  ; 001   ; Unsigned Binary                                                                        ;
; START_RX_FIFO  ; 010   ; Unsigned Binary                                                                        ;
; DATA_TRANSFER  ; 100   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0 ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; SIZE           ; 6      ; Signed Integer                                                                                  ;
; IDLE           ; 000001 ; Unsigned Binary                                                                                 ;
; WRITE_DAT      ; 000010 ; Unsigned Binary                                                                                 ;
; WRITE_CRC      ; 000100 ; Unsigned Binary                                                                                 ;
; WRITE_BUSY     ; 001000 ; Unsigned Binary                                                                                 ;
; READ_WAIT      ; 010000 ; Unsigned Binary                                                                                 ;
; READ_DAT       ; 100000 ; Unsigned Binary                                                                                 ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                                                    ;
; aw             ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 4     ; Signed Integer                                                                                                                                     ;
; dw             ; 32    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                                                    ;
; aw             ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 4     ; Signed Integer                                                                                                                                     ;
; dw             ; 32    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_xfer_trig:sd_data_xfer_trig0 ;
+------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------+
; SIZE             ; 2     ; Signed Integer                                                                             ;
; IDLE             ; 00    ; Unsigned Binary                                                                            ;
; WAIT_FOR_CMD_INT ; 01    ; Unsigned Binary                                                                            ;
; TRIGGER_XFER     ; 10    ; Unsigned Binary                                                                            ;
+------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0 ;
+----------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                                      ;
+----------------------+------------------+---------------------------------------------------------------------------+
; voltage_controll_reg ; 3300             ; Signed Integer                                                            ;
; capabilies_reg       ; 0000000000000000 ; Unsigned Binary                                                           ;
+----------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                   ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------+
; DATA_W         ; 32                               ; Signed Integer                                                                         ;
; INIT_VAL       ; 00000000000000000000000000000000 ; Unsigned Binary                                                                        ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                    ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
; DATA_W         ; 14             ; Signed Integer                                                                                          ;
; INIT_VAL       ; 00000000000000 ; Unsigned Binary                                                                                         ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 1     ; Signed Integer                                                                                                 ;
; INIT_VAL       ; 0     ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                              ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------+
; DATA_W         ; 24                       ; Signed Integer                                                                                    ;
; INIT_VAL       ; 000000000000000000000000 ; Unsigned Binary                                                                                   ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_timeout_r ;
+----------------+--------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                               ;
+----------------+--------------------------+----------------------------------------------------------------------------------------------------+
; DATA_W         ; 24                       ; Signed Integer                                                                                     ;
; INIT_VAL       ; 000000000000000000000000 ; Unsigned Binary                                                                                    ;
+----------------+--------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r ;
+----------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                                         ;
+----------------+--------------+--------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 12           ; Signed Integer                                                                                               ;
; INIT_VAL       ; 000111111111 ; Unsigned Binary                                                                                              ;
+----------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:controll_r ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 1     ; Signed Integer                                                                                                    ;
; INIT_VAL       ; 0     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 5     ; Signed Integer                                                                                                   ;
; INIT_VAL       ; 00000 ; Unsigned Binary                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                          ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 8        ; Signed Integer                                                                                                ;
; INIT_VAL       ; 00000000 ; Unsigned Binary                                                                                               ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_int_r ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 5     ; Signed Integer                                                                                                    ;
; INIT_VAL       ; 00000 ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                      ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------+
; DATA_W         ; 16               ; Signed Integer                                                                                            ;
; INIT_VAL       ; 0000000000000000 ; Unsigned Binary                                                                                           ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:dma_addr_r ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                   ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------+
; DATA_W         ; 32                               ; Signed Integer                                                                         ;
; INIT_VAL       ; 00000000000000000000000000000000 ; Unsigned Binary                                                                        ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:argument_reg_cross ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:command_reg_cross ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_0_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_1_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_2_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:response_3_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:software_reset_reg_cross ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_timeout_reg_cross ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:data_timeout_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_size_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:controll_setting_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_int_status_reg_cross ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:clock_divider_reg_cross ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_count_reg_cross ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:dma_addr_reg_cross ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:data_int_status_reg_cross ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ndl2      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|blockram_spool:brs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                       ;
; PRE_READ       ; 0001  ; Unsigned Binary                                       ;
; READ_READY     ; 0010  ; Unsigned Binary                                       ;
; READ_CAPTURE   ; 0100  ; Unsigned Binary                                       ;
; WAIT_READ      ; 0101  ; Unsigned Binary                                       ;
; WRITE_WAIT     ; 0110  ; Unsigned Binary                                       ;
; WRITE_NEXT     ; 0111  ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usb_ulpi:usb ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; STATE_INIT     ; 0000  ; Unsigned Binary                                 ;
; STATE_IDLE     ; 0001  ; Unsigned Binary                                 ;
; STATE_WAITDIRL ; 0010  ; Unsigned Binary                                 ;
; STATE_SETD     ; 0011  ; Unsigned Binary                                 ;
; STATE_WAITNXT  ; 0100  ; Unsigned Binary                                 ;
; STATE_WAITDIRH ; 0101  ; Unsigned Binary                                 ;
; STATE_WAITREAD ; 0110  ; Unsigned Binary                                 ;
; STATE_SETSTP   ; 0111  ; Unsigned Binary                                 ;
; STATE_RECEIVE  ; 1000  ; Unsigned Binary                                 ;
; OP_IDLE        ; 00    ; Unsigned Binary                                 ;
; OP_REGREAD     ; 01    ; Unsigned Binary                                 ;
; OP_REGWRITE    ; 10    ; Unsigned Binary                                 ;
; OP_XVR         ; 11    ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                             ;
; T2Write        ; 0     ; Signed Integer                                             ;
; IOWait         ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                   ;
; IOWait         ; 1     ; Signed Integer                                                                   ;
; Flag_C         ; 0     ; Signed Integer                                                                   ;
; Flag_N         ; 1     ; Signed Integer                                                                   ;
; Flag_P         ; 2     ; Signed Integer                                                                   ;
; Flag_X         ; 3     ; Signed Integer                                                                   ;
; Flag_H         ; 4     ; Signed Integer                                                                   ;
; Flag_Y         ; 5     ; Signed Integer                                                                   ;
; Flag_Z         ; 6     ; Signed Integer                                                                   ;
; Flag_S         ; 7     ; Signed Integer                                                                   ;
; aNone          ; 111   ; Unsigned Binary                                                                  ;
; aBC            ; 000   ; Unsigned Binary                                                                  ;
; aDE            ; 001   ; Unsigned Binary                                                                  ;
; aXY            ; 010   ; Unsigned Binary                                                                  ;
; aIOA           ; 100   ; Unsigned Binary                                                                  ;
; aSP            ; 101   ; Unsigned Binary                                                                  ;
; aZI            ; 110   ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                                      ;
; Flag_C         ; 0     ; Signed Integer                                                                                      ;
; Flag_N         ; 1     ; Signed Integer                                                                                      ;
; Flag_P         ; 2     ; Signed Integer                                                                                      ;
; Flag_X         ; 3     ; Signed Integer                                                                                      ;
; Flag_H         ; 4     ; Signed Integer                                                                                      ;
; Flag_Y         ; 5     ; Signed Integer                                                                                      ;
; Flag_Z         ; 6     ; Signed Integer                                                                                      ;
; Flag_S         ; 7     ; Signed Integer                                                                                      ;
; aNone          ; 111   ; Unsigned Binary                                                                                     ;
; aBC            ; 000   ; Unsigned Binary                                                                                     ;
; aDE            ; 001   ; Unsigned Binary                                                                                     ;
; aXY            ; 010   ; Unsigned Binary                                                                                     ;
; aIOA           ; 100   ; Unsigned Binary                                                                                     ;
; aSP            ; 101   ; Unsigned Binary                                                                                     ;
; aZI            ; 110   ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                                  ;
; Flag_C         ; 0     ; Signed Integer                                                                                  ;
; Flag_N         ; 1     ; Signed Integer                                                                                  ;
; Flag_P         ; 2     ; Signed Integer                                                                                  ;
; Flag_X         ; 3     ; Signed Integer                                                                                  ;
; Flag_H         ; 4     ; Signed Integer                                                                                  ;
; Flag_Y         ; 5     ; Signed Integer                                                                                  ;
; Flag_Z         ; 6     ; Signed Integer                                                                                  ;
; Flag_S         ; 7     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                              ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_trj2      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; IDLE           ; 000000 ; Unsigned Binary                                            ;
; PARAM          ; 000001 ; Unsigned Binary                                            ;
; READ_WRITE     ; 000010 ; Unsigned Binary                                            ;
; EXEC           ; 000011 ; Unsigned Binary                                            ;
; PRERESULT      ; 000100 ; Unsigned Binary                                            ;
; RESULT         ; 000101 ; Unsigned Binary                                            ;
; REPEAT         ; 000110 ; Unsigned Binary                                            ;
; PT_WIDTH       ; 18     ; Signed Integer                                             ;
; P_WAIT_TO      ; 22     ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                       ;
; data_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                       ;
; data_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_66j1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_66j1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_tik1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                                  ;
+------------------------------------+------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                               ;
; WIDTH_A                            ; 8                            ; Untyped                                                               ;
; WIDTHAD_A                          ; 12                           ; Untyped                                                               ;
; NUMWORDS_A                         ; 4096                         ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                               ;
; WIDTH_B                            ; 1                            ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                               ;
; INIT_FILE                          ; CPC2_DE10.CPC2_DE100.rtl.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_at51              ; Untyped                                                               ;
+------------------------------------+------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 5              ; Untyped                                                      ;
; WIDTH          ; 8              ; Untyped                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_gtu ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                                  ;
; Entity Instance                           ; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component                                                                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component                                                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                        ;
+----------------------------+-----------------------------------------------+
; Name                       ; Value                                         ;
+----------------------------+-----------------------------------------------+
; Number of entity instances ; 1                                             ;
; Entity Instance            ; CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                             ;
;     -- TAP_DISTANCE        ; 5                                             ;
;     -- WIDTH               ; 8                                             ;
+----------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_empty_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fifo_full_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_full_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev" ;
+------------+--------+----------+-----------------------------------------+
; Port       ; Type   ; Severity ; Details                                 ;
+------------+--------+----------+-----------------------------------------+
; o_da       ; Output ; Info     ; Explicitly unconnected                  ;
; o_da_oe_l  ; Output ; Info     ; Explicitly unconnected                  ;
; i_a9_l     ; Input  ; Info     ; Stuck at GND                            ;
; i_a8       ; Input  ; Info     ; Stuck at VCC                            ;
; i_bc2      ; Input  ; Info     ; Stuck at VCC                            ;
; i_sel_l    ; Input  ; Info     ; Stuck at VCC                            ;
; i_ioa      ; Input  ; Info     ; Stuck at VCC                            ;
; o_ioa      ; Output ; Info     ; Explicitly unconnected                  ;
; o_ioa_oe_l ; Output ; Info     ; Explicitly unconnected                  ;
; i_iob      ; Input  ; Info     ; Stuck at VCC                            ;
; o_iob      ; Output ; Info     ; Explicitly unconnected                  ;
; o_iob_oe_l ; Output ; Info     ; Explicitly unconnected                  ;
; ena        ; Input  ; Info     ; Stuck at VCC                            ;
+------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b_i[7..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_o[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|a40010:gate_array"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; color_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; O_VMode   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_IntSync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_DScue   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_CScue   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc"                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; O_RA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_MA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_DISPTMG ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                               ;
; wren_b ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|tv80n:cpu" ;
+---------+--------+----------+--------------------------------------+
; Port    ; Type   ; Severity ; Details                              ;
+---------+--------+----------+--------------------------------------+
; nmi_n   ; Input  ; Info     ; Stuck at VCC                         ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                         ;
; wait_n  ; Input  ; Info     ; Stuck at VCC                         ;
; rfsh_n  ; Output ; Info     ; Explicitly unconnected               ;
; halt_n  ; Output ; Info     ; Explicitly unconnected               ;
; busak_n ; Output ; Info     ; Explicitly unconnected               ;
+---------+--------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core"                                                                                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; uart_tx_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_rx_i       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_trigger_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usb_ulpi:usb|crc16:crc16_instance"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; crc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usb_ulpi:usb|crc5:crc5_instance"                                                                                                     ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "data_in[0..2]" will be connected to GND. ;
; crc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|blockram_spool:brs"                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; address_o ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "address_o[15..10]" have no fanouts ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_int_rst_edge" ;
+------+--------+----------+-------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                           ;
+------+--------+----------+-------------------------------------------------------------------+
; fall ; Output ; Info     ; Explicitly unconnected                                            ;
+------+--------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:data_int_rst_edge" ;
+------+--------+----------+--------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                            ;
+------+--------+----------+--------------------------------------------------------------------+
; fall ; Output ; Info     ; Explicitly unconnected                                             ;
+------+--------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_start_edge" ;
+------+--------+----------+-----------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                         ;
+------+--------+----------+-----------------------------------------------------------------+
; fall ; Output ; Info     ; Explicitly unconnected                                          ;
+------+--------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; clr      ; Input  ; Info     ; Stuck at GND                                                                                               ;
; wr_level ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; rd_level ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; rce  ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; oe   ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; wce  ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; clr      ; Input  ; Info     ; Stuck at GND                                                                                               ;
; wr_level ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; rd_level ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0" ;
+------------+--------+----------+---------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                       ;
+------------+--------+----------+---------------------------------------------------------------+
; wb_empty_o ; Output ; Info     ; Explicitly unconnected                                        ;
+------------+--------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdc_controller:sdmmc"                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m_wb_adr_o[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; m_wb_adr_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; m_wb_sel_o         ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "m_wb_sel_o[3..1]" have no fanouts ;
; m_wb_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; m_wb_cyc_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; m_wb_cti_o         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m_wb_bte_o         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; int_cmd            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; int_data           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|up2wb:sdc_if"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; adr_o[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|i2s_audio:audio" ;
+---------------+-------+----------+-------------------------+
; Port          ; Type  ; Severity ; Details                 ;
+---------------+-------+----------+-------------------------+
; left_i[7..0]  ; Input ; Info     ; Stuck at GND            ;
; right_i[7..0] ; Input ; Info     ; Stuck at GND            ;
+---------------+-------+----------+-------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|i2c_master_top:i2c" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; wb_rst_i ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|interrupt_manager:intmgr" ;
+-------------------------+-------+----------+------------------------+
; Port                    ; Type  ; Severity ; Details                ;
+-------------------------+-------+----------+------------------------+
; interrupt_lines_i[7..3] ; Input ; Info     ; Stuck at GND           ;
+-------------------------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|support_io_if:io"                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; nrd_o[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nrd_o[9]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nrd_o[2]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nwr_o[14..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nwr_o[2..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_i[31..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_o[15..3]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_o[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o[15..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adr_o[7..3]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpcctl:cpc_control"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; D_o[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sram_ctl:sram2"   ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; cpc_A_i        ; Input  ; Info     ; Explicitly unconnected ;
; cpc_D_i        ; Input  ; Info     ; Explicitly unconnected ;
; cpc_D_o        ; Output ; Info     ; Explicitly unconnected ;
; cpc_en_i       ; Input  ; Info     ; Explicitly unconnected ;
; cpc_rd_i       ; Input  ; Info     ; Explicitly unconnected ;
; cpc_wr_i       ; Input  ; Info     ; Explicitly unconnected ;
; cpc_romflags_o ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cen      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; IntE     ; Output ; Info     ; Explicitly unconnected                                                              ;
; stop     ; Output ; Info     ; Explicitly unconnected                                                              ;
; mc[6..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ts[6..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ts[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; m1_n    ; Output ; Info     ; Explicitly unconnected        ;
; rfsh_n  ; Output ; Info     ; Explicitly unconnected        ;
; halt_n  ; Output ; Info     ; Explicitly unconnected        ;
; busak_n ; Output ; Info     ; Explicitly unconnected        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                  ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                  ;
+---------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; I2S[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                          ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"       ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0|HPS_hps_0:hps_0"     ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; h2f_rst_n ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:u0"                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; loanio_in[66..50]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loanio_in[48..14]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loanio_in[11]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loanio_in[9]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loanio_in[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loanio_oe[13..12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; loanio_oe[50]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; loanio_oe[42]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; loanio_oe[11]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; loanio_oe[10]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; hps_gp_gp_in         ; Input  ; Info     ; Explicitly unconnected                                                              ;
; hps_gp_gp_out[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0              ; SUPT        ; 8     ; 65536 ; Read/Write ; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition   ;
+-----------------------------------------------+-------+
; Type                                          ; Count ;
+-----------------------------------------------+-------+
; arriav_asmiblock                              ; 1     ;
; arriav_ff                                     ; 5008  ;
;     CLR                                       ; 1017  ;
;     CLR SCLR                                  ; 26    ;
;     CLR SCLR SLD                              ; 14    ;
;     ENA                                       ; 1102  ;
;     ENA CLR                                   ; 1267  ;
;     ENA CLR SCLR                              ; 242   ;
;     ENA CLR SCLR SLD                          ; 56    ;
;     ENA CLR SLD                               ; 235   ;
;     ENA SCLR                                  ; 352   ;
;     ENA SCLR SLD                              ; 8     ;
;     ENA SLD                                   ; 46    ;
;     SCLR                                      ; 80    ;
;     SLD                                       ; 40    ;
;     plain                                     ; 523   ;
; arriav_hps_interface_boot_from_fpga           ; 1     ;
; arriav_hps_interface_clocks_resets            ; 1     ;
; arriav_hps_interface_dbg_apb                  ; 1     ;
; arriav_hps_interface_fpga2hps                 ; 1     ;
; arriav_hps_interface_fpga2sdram               ; 1     ;
; arriav_hps_interface_hps2fpga                 ; 1     ;
; arriav_hps_interface_loan_io                  ; 1     ;
; arriav_hps_interface_mpu_general_purpose      ; 1     ;
; arriav_hps_interface_tpiu_trace               ; 1     ;
; arriav_io_obuf                                ; 78    ;
; arriav_lcell_comb                             ; 7683  ;
;     arith                                     ; 1049  ;
;         0 data inputs                         ; 12    ;
;         1 data inputs                         ; 867   ;
;         2 data inputs                         ; 54    ;
;         3 data inputs                         ; 19    ;
;         4 data inputs                         ; 67    ;
;         5 data inputs                         ; 30    ;
;     extend                                    ; 144   ;
;         7 data inputs                         ; 144   ;
;     normal                                    ; 6426  ;
;         0 data inputs                         ; 1     ;
;         1 data inputs                         ; 148   ;
;         2 data inputs                         ; 577   ;
;         3 data inputs                         ; 729   ;
;         4 data inputs                         ; 1244  ;
;         5 data inputs                         ; 1342  ;
;         6 data inputs                         ; 2385  ;
;     shared                                    ; 64    ;
;         1 data inputs                         ; 50    ;
;         2 data inputs                         ; 14    ;
; blackbox                                      ; 1     ;
;                 PS_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                 ; 232   ;
; generic_pll                                   ; 7     ;
; stratixv_ram_block                            ; 288   ;
;                                               ;       ;
; Max LUT depth                                 ; 12.30 ;
; Average LUT depth                             ; 4.27  ;
+-----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition HPS_hps_0_hps_io_border:border ;
+------------------------------------+-------------------------------------------+
; Type                               ; Count                                     ;
+------------------------------------+-------------------------------------------+
; arriav_clk_phase_select            ; 46                                        ;
; arriav_ddio_in                     ; 32                                        ;
; arriav_ddio_out                    ; 248                                       ;
; arriav_delay_chain                 ; 120                                       ;
; arriav_dll                         ; 1                                         ;
; arriav_dqs_config                  ; 4                                         ;
; arriav_dqs_delay_chain             ; 4                                         ;
; arriav_dqs_enable_ctrl             ; 4                                         ;
; arriav_ff                          ; 36                                        ;
;     plain                          ; 36                                        ;
; arriav_hps_peripheral_gpio         ; 1                                         ;
; arriav_hps_sdram_pll               ; 1                                         ;
; arriav_io_config                   ; 40                                        ;
; arriav_io_ibuf                     ; 36                                        ;
; arriav_io_obuf                     ; 61                                        ;
; arriav_ir_fifo_userdes             ; 32                                        ;
; arriav_lcell_comb                  ; 1                                         ;
;     normal                         ; 1                                         ;
;         0 data inputs              ; 1                                         ;
; arriav_leveling_delay_chain        ; 40                                        ;
; arriav_lfifo                       ; 4                                         ;
; arriav_mem_phy                     ; 1                                         ;
; arriav_read_fifo_read_clock_select ; 32                                        ;
; arriav_vfifo                       ; 4                                         ;
; boundary_port                      ; 288                                       ;
; cyclonev_hmc                       ; 1                                         ;
; cyclonev_termination               ; 1                                         ;
; cyclonev_termination_logic         ; 1                                         ;
; stratixv_pseudo_diff_out           ; 5                                         ;
;                                    ;                                           ;
; Max LUT depth                      ; 0.00                                      ;
; Average LUT depth                  ; 0.00                                      ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:44     ;
; HPS_hps_0_hps_io_border:border ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Jan  3 21:15:03 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPC2_DE10 -c CPC2_DE10
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/blockram_spool.v
    Info (12023): Found entity 1: blockram_spool
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sdc_controller.v
    Info (12023): Found entity 1: sdc_controller
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_wb_sel_ctrl.v
    Info (12023): Found entity 1: sd_wb_sel_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_fifo_filler.v
    Info (12023): Found entity 1: sd_fifo_filler
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_data_xfer_trig.v
    Info (12023): Found entity 1: sd_data_xfer_trig
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_data_serial_host.v
    Info (12023): Found entity 1: sd_data_serial_host
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_data_master.v
    Info (12023): Found entity 1: sd_data_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_crc_16.v
    Info (12023): Found entity 1: sd_crc_16
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_crc_7.v
    Info (12023): Found entity 1: sd_crc_7
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_controller_wb.v
    Info (12023): Found entity 1: sd_controller_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_cmd_serial_host.v
    Info (12023): Found entity 1: sd_cmd_serial_host
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_cmd_master.v
    Info (12023): Found entity 1: sd_cmd_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/sd_clock_divider.v
    Info (12023): Found entity 1: sd_clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/monostable_domain_cross.v
    Info (12023): Found entity 1: monostable_domain_cross
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/generic_fifo_dc_gray.v
    Info (12023): Found entity 1: generic_fifo_dc_gray
Warning (10463): Verilog HDL Declaration warning at generic_dpram.v(123): "do" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/generic_dpram.v
    Info (12023): Found entity 1: generic_dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/edge_detect.v
    Info (12023): Found entity 1: edge_detect
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/byte_en_reg.v
    Info (12023): Found entity 1: byte_en_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdcard/bistable_domain_cross.v
    Info (12023): Found entity 1: bistable_domain_cross
Info (12021): Found 1 design units, including 1 entities, in source file clock_control/synthesis/clock_control.v
    Info (12023): Found entity 1: clock_control
Info (12021): Found 2 design units, including 2 entities, in source file clock_control/synthesis/submodules/clock_control_altclkctrl_0.v
    Info (12023): Found entity 1: clock_control_altclkctrl_0_sub
    Info (12023): Found entity 2: clock_control_altclkctrl_0
Info (12021): Found 1 design units, including 1 entities, in source file cpc_clks.v
    Info (12023): Found entity 1: cpc_clks
Info (12021): Found 1 design units, including 1 entities, in source file cpc_clks/cpc_clks_0002.v
    Info (12023): Found entity 1: cpc_clks_0002
Info (12021): Found 1 design units, including 1 entities, in source file asmi/synthesis/asmi.v
    Info (12023): Found entity 1: asmi
Info (12021): Found 1 design units, including 1 entities, in source file asmi/synthesis/submodules/asmi_asmi_parallel_0.v
    Info (12023): Found entity 1: asmi_asmi_parallel_0
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/hyperram_ctl.v
    Info (12023): Found entity 1: hyperram_ctl
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/crc16.v
    Info (12023): Found entity 1: crc16
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/crc5.v
    Info (12023): Found entity 1: crc5
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/HPS.v
    Info (12023): Found entity 1: HPS
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/HPS_hps_0.v
    Info (12023): Found entity 1: HPS_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/HPS_hps_0_hps_io.v
    Info (12023): Found entity 1: HPS_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/HPS_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: HPS_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file HPS/synthesis/submodules/HPS_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: HPS_hps_0_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cache_byte.v
    Info (12023): Found entity 1: cache_byte
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/mem_arbiter.v
    Info (12023): Found entity 1: mem_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdram.v
    Info (12023): Found entity 1: sdram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/video720.v
    Info (12023): Found entity 1: video720
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/video720/video720_0002.v
    Info (12023): Found entity 1: video720_0002
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock.v
    Info (12023): Found entity 1: master_clock
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock/master_clock_0002.v
    Info (12023): Found entity 1: master_clock_0002
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/cache_d.v
    Info (12023): Found entity 1: cache_d
Info (12021): Found 2 design units, including 2 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/bidirbuf.v
    Info (12023): Found entity 1: bidirbuf_iobuf_bidir_bqo
    Info (12023): Found entity 2: bidirbuf
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock.v
    Info (12023): Found entity 1: audio_clock
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock/audio_clock_0002.v
    Info (12023): Found entity 1: audio_clock_0002
Info (12021): Found 2 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/YM2149_volmix.vhd
    Info (12022): Found design unit 1: YM2149-RTL
    Info (12023): Found entity 1: YM2149
Info (12021): Found 2 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/YM2149_tb.vhd
    Info (12022): Found design unit 1: YM2149_TB-Sim
    Info (12023): Found entity 1: YM2149_TB
Info (12021): Found 2 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/vol_table_array.vhd
    Info (12022): Found design unit 1: vol_table-RTL
    Info (12023): Found entity 1: vol_table
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/ppi8255.v
    Info (12023): Found entity 1: ppi_fake
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/fdc.v
    Info (12023): Found entity 1: fdc
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dpram.v
    Info (12023): Found entity 1: dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dat_i_arbiter.v
    Info (12023): Found entity 1: dat_i_arbiter
Info (12021): Found 3 design units, including 3 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/crtc6845.v
    Info (12023): Found entity 1: crtc6845
    Info (12023): Found entity 2: mpu_if
    Info (12023): Found entity 3: crtc_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/cpc_core.v
    Info (12023): Found entity 1: cpc_core
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/a40010.v
    Info (12023): Found entity 1: a40010
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/romsel.v
    Info (12023): Found entity 1: romsel
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c/i2c_master_byte_ctrl.v(199)
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c/i2c_master_bit_ctrl.v(185)
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80s.v
    Info (12023): Found entity 1: tv80s
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80n.v
    Info (12023): Found entity 1: tv80n
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_reg.v
    Info (12023): Found entity 1: tv80_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_mcode.v
    Info (12023): Found entity 1: tv80_mcode
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_core.v
    Info (12023): Found entity 1: tv80_core
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_alu.v
    Info (12023): Found entity 1: tv80_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/video.v
    Info (12023): Found entity 1: video
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usart.v
    Info (12023): Found entity 1: usart
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/tfr_mem.v
    Info (12023): Found entity 1: tfr_mem
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/template.v
    Info (12023): Found entity 1: name
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_memory_if.v
    Info (12023): Found entity 1: support_memory_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_io_if.v
    Info (12023): Found entity 1: support_io_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_dma.v
    Info (12023): Found entity 1: support_dma
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/spi_client.v
    Info (12023): Found entity 1: spi_client
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/keyboard.v
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 2 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/interrupt.v
    Info (12023): Found entity 1: interrupt_manager
    Info (12023): Found entity 2: SR
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2s_audio.v
    Info (12023): Found entity 1: i2s_audio
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/global_reset.v
    Info (12023): Found entity 1: global_reset
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/dma.v
    Info (12023): Found entity 1: dma
Info (12021): Found 5 design units, including 5 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/CPC2.v
    Info (12023): Found entity 1: CPC2
    Info (12023): Found entity 2: data_multiplexer
    Info (12023): Found entity 3: led_driver
    Info (12023): Found entity 4: memctl
    Info (12023): Found entity 5: cpcctl
Info (12021): Found 1 design units, including 1 entities, in source file CPC2_DE10.v
    Info (12023): Found entity 1: CPC2_DE10
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb_ulpi.v
    Info (12023): Found entity 1: usb_ulpi
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sram_ctl.v
    Info (12023): Found entity 1: sram_ctl
Info (12021): Found 2 design units, including 2 entities, in source file hyper_dbuf.v
    Info (12023): Found entity 1: hyper_dbuf_iobuf_bidir_soo
    Info (12023): Found entity 2: hyper_dbuf
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/up2wb.v
    Info (12023): Found entity 1: up2wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/sdcard_buffer.v
    Info (12023): Found entity 1: sdcard_buffer
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(169): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "CPC2_DE10" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at CPC2_DE10.v(164): truncated value with size 7 to match size of target (6)
Warning (10665): Bidirectional port "GPIO_0[5]" at CPC2_DE10.v(38) has a one-way connection to bidirectional port "GPIO_0[11]"
Warning (10665): Bidirectional port "GPIO_0[4]" at CPC2_DE10.v(38) has a one-way connection to bidirectional port "GPIO_0[9]"
Info (12128): Elaborating entity "HPS" for hierarchy "HPS:u0"
Info (12128): Elaborating entity "HPS_hps_0" for hierarchy "HPS:u0|HPS_hps_0:hps_0"
Info (12128): Elaborating entity "HPS_hps_0_fpga_interfaces" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "HPS_hps_0_hps_io" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "HPS_hps_0_hps_io_border" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(169): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(92) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "HPS:u0|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "CPC2" for hierarchy "CPC2:cpc2_inst"
Warning (10036): Verilog HDL or VHDL warning at CPC2.v(143): object "support_enable" assigned a value but never read
Warning (10034): Output port "MCLK" at CPC2.v(50) has no driver
Info (12128): Elaborating entity "master_clock" for hierarchy "CPC2:cpc2_inst|master_clock:master_clk"
Info (12128): Elaborating entity "master_clock_0002" for hierarchy "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_clock" for hierarchy "CPC2:cpc2_inst|audio_clock:audio_clk"
Info (12128): Elaborating entity "audio_clock_0002" for hierarchy "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "3.072000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "cpc_clks" for hierarchy "CPC2:cpc2_inst|cpc_clks:cpc_clocks"
Info (12128): Elaborating entity "cpc_clks_0002" for hierarchy "CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_clks:cpc_clocks|cpc_clks_0002:cpc_clks_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "48.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "16.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "4.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "led_driver" for hierarchy "CPC2:cpc2_inst|led_driver:led"
Info (12128): Elaborating entity "global_reset" for hierarchy "CPC2:cpc2_inst|global_reset:global_reset"
Info (12128): Elaborating entity "tv80n" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu"
Info (12128): Elaborating entity "tv80_core" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core"
Warning (10230): Verilog HDL assignment warning at tv80_core.v(616): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tv80_core.v(1344): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tv80_core.v(1362): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tv80_core.v(1368): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "tv80_mcode" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode"
Info (12128): Elaborating entity "tv80_alu" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu"
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(234): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(240): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(252): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(256): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "tv80_reg" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg"
Info (12128): Elaborating entity "usart" for hierarchy "CPC2:cpc2_inst|usart:usart_con"
Warning (10230): Verilog HDL assignment warning at usart.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at usart.v(175): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at usart.v(210): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at usart.v(218): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "fifo" for hierarchy "CPC2:cpc2_inst|usart:usart_con|fifo:inbound"
Info (12128): Elaborating entity "support_dma" for hierarchy "CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma"
Info (12128): Elaborating entity "hyperram_ctl" for hierarchy "CPC2:cpc2_inst|hyperram_ctl:hyperram"
Warning (10036): Verilog HDL or VHDL warning at hyperram_ctl.v(70): object "ctl_command" assigned a value but never read
Warning (10999): Verilog HDL warning at hyperram_ctl.v(88): can't infer memory for variable 'write_cache' with attribute '"mlab"'.
Warning (10036): Verilog HDL or VHDL warning at hyperram_ctl.v(93): object "A_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hyperram_ctl.v(94): object "D_b" assigned a value but never read
Info (12128): Elaborating entity "sram_ctl" for hierarchy "CPC2:cpc2_inst|sram_ctl:sram"
Info (12128): Elaborating entity "asmi" for hierarchy "CPC2:cpc2_inst|asmi:asmi0"
Info (12128): Elaborating entity "asmi_asmi_parallel_0" for hierarchy "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" with the following parameter:
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rng.tdf
    Info (12023): Found entity 1: a_graycounter_rng
Info (12128): Elaborating entity "a_graycounter_rng" for hierarchy "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" with the following parameter:
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qng.tdf
    Info (12023): Found entity 1: a_graycounter_qng
Info (12128): Elaborating entity "a_graycounter_qng" for hierarchy "CPC2:cpc2_inst|asmi:asmi0|asmi_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated"
Info (12128): Elaborating entity "keyboard" for hierarchy "CPC2:cpc2_inst|keyboard:kbd_if"
Info (12128): Elaborating entity "data_multiplexer" for hierarchy "CPC2:cpc2_inst|data_multiplexer:m"
Info (12128): Elaborating entity "support_memory_if" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif"
Info (12128): Elaborating entity "ram" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SUPT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4r1.tdf
    Info (12023): Found entity 1: altsyncram_r4r1
Info (12128): Elaborating entity "altsyncram_r4r1" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hi2.tdf
    Info (12023): Found entity 1: altsyncram_7hi2
Info (12128): Elaborating entity "altsyncram_7hi2" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla
Info (12128): Elaborating entity "decode_dla" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|decode_dla:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|decode_61a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb
Info (12128): Elaborating entity "mux_tfb" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|altsyncram_7hi2:altsyncram1|mux_tfb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1398100052"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_r4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "memctl" for hierarchy "CPC2:cpc2_inst|memctl:memory_control"
Info (12128): Elaborating entity "cpcctl" for hierarchy "CPC2:cpc2_inst|cpcctl:cpc_control"
Info (12128): Elaborating entity "support_io_if" for hierarchy "CPC2:cpc2_inst|support_io_if:io"
Info (12128): Elaborating entity "interrupt_manager" for hierarchy "CPC2:cpc2_inst|interrupt_manager:intmgr"
Info (12128): Elaborating entity "SR" for hierarchy "CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr1"
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "CPC2:cpc2_inst|i2c_master_top:i2c"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "video" for hierarchy "CPC2:cpc2_inst|video:fake_video"
Warning (10036): Verilog HDL or VHDL warning at video.v(57): object "rs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video.v(58): object "gs" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at video.v(109): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at video.v(115): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "i2s_audio" for hierarchy "CPC2:cpc2_inst|i2s_audio:audio"
Info (12128): Elaborating entity "up2wb" for hierarchy "CPC2:cpc2_inst|up2wb:sdc_if"
Info (12128): Elaborating entity "sdc_controller" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc"
Info (12128): Elaborating entity "sd_clock_divider" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_clock_divider:clock_divider0"
Info (12128): Elaborating entity "sd_cmd_master" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_master:sd_cmd_master0"
Info (12128): Elaborating entity "sd_cmd_serial_host" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0"
Info (12128): Elaborating entity "sd_crc_7" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_cmd_serial_host:cmd_serial_host0|sd_crc_7:CRC_7"
Info (12128): Elaborating entity "sd_data_master" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_master:sd_data_master0"
Info (12128): Elaborating entity "sd_data_serial_host" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0"
Info (12128): Elaborating entity "sd_crc_16" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[0].CRC_16_i"
Info (12128): Elaborating entity "sd_fifo_filler" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0"
Info (12128): Elaborating entity "generic_fifo_dc_gray" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0"
Info (12128): Elaborating entity "generic_dpram" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0"
Info (12128): Elaborating entity "sd_wb_sel_ctrl" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_wb_sel_ctrl:sd_wb_sel_ctrl0"
Info (12128): Elaborating entity "sd_data_xfer_trig" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_data_xfer_trig:sd_data_xfer_trig0"
Info (12128): Elaborating entity "sd_controller_wb" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r"
Info (12128): Elaborating entity "edge_detect" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|edge_detect:cmd_start_edge"
Info (12128): Elaborating entity "monostable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|monostable_domain_cross:cmd_start_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:argument_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:command_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:software_reset_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_timeout_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_size_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:cmd_int_status_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:clock_divider_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:block_count_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "CPC2:cpc2_inst|sdc_controller:sdmmc|bistable_domain_cross:dma_addr_reg_cross"
Info (12128): Elaborating entity "sdcard_buffer" for hierarchy "CPC2:cpc2_inst|sdcard_buffer:sd_buffer"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndl2.tdf
    Info (12023): Found entity 1: altsyncram_ndl2
Info (12128): Elaborating entity "altsyncram_ndl2" for hierarchy "CPC2:cpc2_inst|sdcard_buffer:sd_buffer|altsyncram:altsyncram_component|altsyncram_ndl2:auto_generated"
Info (12128): Elaborating entity "blockram_spool" for hierarchy "CPC2:cpc2_inst|blockram_spool:brs"
Warning (10036): Verilog HDL or VHDL warning at blockram_spool.v(62): object "read_trigger" assigned a value but never read
Info (12128): Elaborating entity "usb_ulpi" for hierarchy "CPC2:cpc2_inst|usb_ulpi:usb"
Warning (10036): Verilog HDL or VHDL warning at usb_ulpi.v(82): object "bus_reg_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at usb_ulpi.v(100): object "rx_buffer" assigned a value but never read
Info (12128): Elaborating entity "crc5" for hierarchy "CPC2:cpc2_inst|usb_ulpi:usb|crc5:crc5_instance"
Info (12128): Elaborating entity "crc16" for hierarchy "CPC2:cpc2_inst|usb_ulpi:usb|crc16:crc16_instance"
Info (12128): Elaborating entity "cpc_core" for hierarchy "CPC2:cpc2_inst|cpc_core:core"
Warning (10036): Verilog HDL or VHDL warning at cpc_core.v(98): object "clockdiv" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpc_core.v(244): object "crtc_e" assigned a value but never read
Warning (10034): Output port "debug_trigger_o" at cpc_core.v(69) has no driver
Warning (10034): Output port "uart_tx_o" at cpc_core.v(36) has no driver
Info (12128): Elaborating entity "dat_i_arbiter" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dat_i_arbiter:di_arbiter"
Info (12128): Elaborating entity "dpram" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trj2.tdf
    Info (12023): Found entity 1: altsyncram_trj2
Info (12128): Elaborating entity "altsyncram_trj2" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated"
Info (12128): Elaborating entity "crtc6845" for hierarchy "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc"
Info (12128): Elaborating entity "mpu_if" for hierarchy "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if"
Info (12128): Elaborating entity "crtc_gen" for hierarchy "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|crtc_gen:crtc_gen"
Info (12128): Elaborating entity "a40010" for hierarchy "CPC2:cpc2_inst|cpc_core:core|a40010:gate_array"
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(95): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(96): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(97): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(99): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at a40010.v(272): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at a40010.v(313): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ppi_fake" for hierarchy "CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255"
Info (12128): Elaborating entity "YM2149" for hierarchy "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev"
Warning (10492): VHDL Process Statement warning at YM2149_volmix.vhd(292): signal "ioa_inreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at YM2149_volmix.vhd(297): signal "iob_inreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at YM2149_volmix.vhd(446): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "vol_table" for hierarchy "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table"
Info (12128): Elaborating entity "fdc" for hierarchy "CPC2:cpc2_inst|cpc_core:core|fdc:floppy"
Warning (10036): Verilog HDL or VHDL warning at fdc.v(73): object "support_status" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(80): object "S1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(80): object "S2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(80): object "S3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(82): object "MT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "TR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "HD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "NM" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "LS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "SC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "FB" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at fdc.v(139): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at fdc.v(353): truncated value with size 32 to match size of target (22)
Warning (10034): Output port "sup_int_o" at fdc.v(48) has no driver
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|Mux0
    Warning (19017): Found clock multiplexer CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|Mux2
Info (13014): Ignored 10 buffer(s)
    Info (13016): Ignored 10 CARRY_SUM buffer(s)
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_ports {GPIO_1[11]}] -to [get_ports {GPIO_1[10] GPIO_1[13] GPIO_1[15] GPIO_1[18] GPIO_1[17] GPIO_1[16] GPIO_1[12] GPIO_1[14] GPIO_1[7] GPIO_1[8]}] 5.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_ports {GPIO_1[27]}] -to [get_ports {GPIO_1[28] GPIO_1[30] GPIO_1[32] GPIO_1[35] GPIO_1[34] GPIO_1[33] GPIO_1[29] GPIO_1[31] GPIO_1[26] GPIO_1[25]}] 5.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from * -to [get_ports {HPS_USB_*}] 8.000 ". This assignment will be ignored.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CPC2:cpc2_inst|usb_ulpi:usb|tx_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (20013): Ignored assignments for entity "clock_control" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRUJBNlUyM0k3::QXV0byBERVZJQ0U=" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME clock_control HAS_SOPCINFO 1 GENERATION_ID 1543122658" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "clock_control_altclkctrl_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altclkctrl -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbF9hbHRjbGtjdHJsXzA=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxUQ0xLQ1RSTA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0dMSVRDSF9GUkVFX1NXSVRDSF9PVkVSX0lNUExFTUVOVEFUSU9O::ZmFsc2U=::RW5zdXJlIGdsaXRjaC1mcmVlIHN3aXRjaG92ZXIgaW1wbGVtZW50YXRpb24=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "video720" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjA=" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "video720_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjBfMDAwMg==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "clock_control" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRUJBNlUyM0k3::QXV0byBERVZJQ0U=" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME clock_control HAS_SOPCINFO 1 GENERATION_ID 1543122658" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "clock_control_altclkctrl_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altclkctrl -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbF9hbHRjbGtjdHJsXzA=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxUQ0xLQ1RSTA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0dMSVRDSF9GUkVFX1NXSVRDSF9PVkVSX0lNUExFTUVOVEFUSU9O::ZmFsc2U=::RW5zdXJlIGdsaXRjaC1mcmVlIHN3aXRjaG92ZXIgaW1wbGVtZW50YXRpb24=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "video720" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjA=" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "video720_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjBfMDAwMg==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "clock_control" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRUJBNlUyM0k3::QXV0byBERVZJQ0U=" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME clock_control HAS_SOPCINFO 1 GENERATION_ID 1543122658" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "clock_control_altclkctrl_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altclkctrl -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbF9hbHRjbGtjdHJsXzA=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxUQ0xLQ1RSTA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0dMSVRDSF9GUkVFX1NXSVRDSF9PVkVSX0lNUExFTUVOVEFUSU9O::ZmFsc2U=::RW5zdXJlIGdsaXRjaC1mcmVlIHN3aXRjaG92ZXIgaW1wbGVtZW50YXRpb24=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "video720" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjA=" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "video720_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjBfMDAwMg==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "clock_control" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRUJBNlUyM0k3::QXV0byBERVZJQ0U=" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME clock_control HAS_SOPCINFO 1 GENERATION_ID 1543122658" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "clock_control_altclkctrl_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altclkctrl -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbF9hbHRjbGtjdHJsXzA=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxUQ0xLQ1RSTA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0dMSVRDSF9GUkVFX1NXSVRDSF9PVkVSX0lNUExFTUVOVEFUSU9O::ZmFsc2U=::RW5zdXJlIGdsaXRjaC1mcmVlIHN3aXRjaG92ZXIgaW1wbGVtZW50YXRpb24=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "video720" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjA=" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "video720_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjBfMDAwMg==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Info (19000): Inferred 13 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|tv80n:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usb_ulpi:usb|tx_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to CPC2_DE10.CPC2_DE100.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPC2:cpc2_inst|audio_sync_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9dk1.tdf
    Info (12023): Found entity 1: altsyncram_9dk1
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|sdc_controller:sdmmc|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf
    Info (12023): Found entity 1: altsyncram_66j1
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|usb_ulpi:usb|altsyncram:tx_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tik1.tdf
    Info (12023): Found entity 1: altsyncram_tik1
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "CPC2_DE10.CPC2_DE100.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_at51.tdf
    Info (12023): Found entity 1: altsyncram_at51
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|altshift_taps:audio_sync_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gtu.tdf
    Info (12023): Found entity 1: shift_taps_gtu
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ro91.tdf
    Info (12023): Found entity 1: altsyncram_ro91
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c
Warning (12241): 36 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO_0[5]" is moved to its source
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver.
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]" is converted into an equivalent circuit using register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]~synth" and latch "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]~synth"
    Warning (13310): Register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[2]" is converted into an equivalent circuit using register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[2]~synth" and latch "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]~synth"
    Warning (13310): Register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[3]" is converted into an equivalent circuit using register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[3]~synth" and latch "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]~synth"
    Warning (13310): Register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[4]" is converted into an equivalent circuit using register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[4]~synth" and latch "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]~synth"
    Warning (13310): Register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[0]" is converted into an equivalent circuit using register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[0]~synth" and latch "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_vol[1]~synth"
    Warning (13310): Register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_inc" is converted into an equivalent circuit using register "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_inc~synth" and latch "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|env_inc~synth"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2S" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_LRCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_SCLK" and its non-tri-state driver.
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "HDMI_MCLK" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_1[9]~synth"
    Warning (13010): Node "GPIO_1[24]~synth"
    Warning (13010): Node "HDMI_I2S~synth"
    Warning (13010): Node "HDMI_LRCLK~synth"
    Warning (13010): Node "HDMI_SCLK~synth"
    Warning (13010): Node "HPS_UART_RX~synth"
    Warning (13010): Node "HPS_UART_TX~synth"
    Warning (13010): Node "HPS_USB_RESET~synth"
    Warning (13010): Node "HPS_USB_CLKOUT~synth"
    Warning (13010): Node "HPS_USB_DIR~synth"
    Warning (13010): Node "HPS_USB_NXT~synth"
    Warning (13010): Node "HPS_USB_STP~synth"
    Warning (13010): Node "HPS_USB_DATA[0]~synth"
    Warning (13010): Node "HPS_USB_DATA[1]~synth"
    Warning (13010): Node "HPS_USB_DATA[2]~synth"
    Warning (13010): Node "HPS_USB_DATA[3]~synth"
    Warning (13010): Node "HPS_USB_DATA[4]~synth"
    Warning (13010): Node "HPS_USB_DATA[5]~synth"
    Warning (13010): Node "HPS_USB_DATA[6]~synth"
    Warning (13010): Node "HPS_USB_DATA[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_1[8]~synth"
    Warning (13010): Node "GPIO_1[11]~synth"
    Warning (13010): Node "GPIO_1[19]~synth"
    Warning (13010): Node "GPIO_1[25]~synth"
    Warning (13010): Node "GPIO_1[27]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_ports {GPIO_1[11]}] -to [get_ports {GPIO_1[10] GPIO_1[13] GPIO_1[15] GPIO_1[18] GPIO_1[17] GPIO_1[16] GPIO_1[12] GPIO_1[14] GPIO_1[7] GPIO_1[8]}] 5.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_ports {GPIO_1[27]}] -to [get_ports {GPIO_1[28] GPIO_1[30] GPIO_1[32] GPIO_1[35] GPIO_1[34] GPIO_1[33] GPIO_1[29] GPIO_1[31] GPIO_1[26] GPIO_1[25]}] 5.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from * -to [get_ports {HPS_USB_*}] 8.000 ". This assignment will be ignored.
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Warning (332182): No path is found satisfying assignment "set_max_skew -from * -to [get_ports {HPS_USB_*}] 8.000 ". This assignment will be ignored.
Info (286031): Timing-Driven Synthesis is running on partition "HPS_hps_0_hps_io_border:border"
Warning (20013): Ignored assignments for entity "clock_control" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "Y2xvY2tfY29udHJvbA==" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRUJBNlUyM0k3::QXV0byBERVZJQ0U=" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME clock_control HAS_SOPCINFO 1 GENERATION_ID 1543122658" -entity clock_control -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "clock_control_altclkctrl_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altclkctrl -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "Y2xvY2tfY29udHJvbF9hbHRjbGtjdHJsXzA=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QUxUQ0xLQ1RSTA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX0dMSVRDSF9GUkVFX1NXSVRDSF9PVkVSX0lNUExFTUVOVEFUSU9O::ZmFsc2U=::RW5zdXJlIGdsaXRjaC1mcmVlIHN3aXRjaG92ZXIgaW1wbGVtZW50YXRpb24=" -entity clock_control_altclkctrl_0 -qip clock_control/synthesis/clock_control.qip -library clock_control was ignored
Warning (20013): Ignored assignments for entity "video720" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjA=" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Warning (20013): Ignored assignments for entity "video720_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "dmlkZW83MjBfMDAwMg==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity video720_0002 -qip ../../rtl/Altera/video720.qip -library video720 was ignored
Info (144001): Generated suppressed messages file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/CPC2_DE10.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 37 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HDMI_TX_INT"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
Info (21057): Implemented 11833 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 133 bidirectional pins
    Info (21061): Implemented 10690 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21065): Implemented 7 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 510 warnings
    Info: Peak virtual memory: 1441 megabytes
    Info: Processing ended: Thu Jan  3 21:16:00 2019
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/CPC2_DE10.map.smsg.


