INFO: Starting PRECISION_RTL for logic synthesis
precision: Executing on platform: CentOS release 5.10 (Final) Kernel \r on an \m  Linux ecelinux5.uwaterloo.ca 2.6.18-371.9.1.el5 #1 SMP Tue Jun 10 17:49:56 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux 
precision: Setting MGC_HOME to /opt/Precision_Synthesis_2008a.47/Mgc_home ...
Note: Defaulting to use the Next Generation GUI.
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux gm2kerr@ecelinux5.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Tue Jul 22 01:54:34 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: USING DESIGN ARCH
Info: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "kirsch_utility_pkg.vhd"
INFO: Analyzing "mem.vhd"
INFO: Analyzing "flow.vhd"
INFO: Analyzing "memory.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:40:04
Info: Initializing...
Info: Partitioning design ....

Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:46:53
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.memory(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Info: Module work.flow(main): Pre-processing...
Warning: "flow.vhd", line 69: signal p50 has never been used.
Warning: "kirsch.vhd", line 23: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 24: Input port debug_switch has never been used.
Warning: "kirsch.vhd", line 29: Output port debug_num_0 has never been assigned a value.
Warning: "kirsch.vhd", line 30: Output port debug_num_1 has never been assigned a value.
Warning: "kirsch.vhd", line 31: Output port debug_num_2 has never been assigned a value.
Warning: "kirsch.vhd", line 32: Output port debug_num_3 has never been assigned a value.
Warning: "kirsch.vhd", line 33: Output port debug_num_4 has never been assigned a value.
Warning: "kirsch.vhd", line 34: Output port debug_num_5 has never been assigned a value.
Warning: "kirsch.vhd", line 35: Output port debug_num_6 has never been assigned a value.
Warning: "kirsch.vhd", line 36: Output port debug_num_7 has never been assigned a value.
Warning: "kirsch.vhd", line 37: Output port debug_num_8 has never been assigned a value.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.memory(main): Compiling...
Warning: "memory.vhd", line 110: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 110: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 102: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 214: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 204: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 52: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 208: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Info: "memory.vhd", line 134: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row".
Info: "memory.vhd", line 138: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_8" inferred for node "column".
Info: Module work.flow(main): Compiling...
Info: Root Module work.kirsch(main): Compiling...
Info: Rebalanced Expression Tree...
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 0.0 secs.
Info: Total lines of RTL compiled: 810.
Info: Overall running time 1.0 secs.
Info: Current working directory: uw_tmp/.
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix248' of type 'cell:shiftregister_reg_p5r(7)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix249' of type 'cell:shiftregister_reg_p5r(6)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix250' of type 'cell:shiftregister_reg_p5r(5)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix251' of type 'cell:shiftregister_reg_p5r(4)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix252' of type 'cell:shiftregister_reg_p5r(3)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix253' of type 'cell:shiftregister_reg_p5r(2)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix254' of type 'cell:shiftregister_reg_p5r(1)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix255' of type 'cell:shiftregister_reg_p5r(0)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix256' of type 'cell:shiftregister_reg_p5m(1)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register Instance 'instance:u_flow.ix257' of type 'cell:shiftregister_reg_p5m(0)_clk_reset_set_0_1_1_1_0_4'
Info: "flow.vhd", line 110: : Inferred shift register with taps Instance 'instance:u_flow.ix258' of type 'cell:shiftregister_with_taps_8_4_1'
Info: "flow.vhd", line 110: : Inferred shift register with taps Instance 'instance:u_flow.ix259' of type 'cell:shiftregister_with_taps_2_4_1'
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/kirsch_gate.xdb
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 3 Instances are flattened in hierarchical block .work.memory.main_unfold_1492.
Info: Optimizing design view:.work.memory.main_unfold_1492
Info: Optimizing design view:.work.flow.main
Info: Optimizing design view:.work.kirsch.main
Warning: Port debug_num_0(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(3) is connected to a disabled tristate, possibly unconnected Port in design.
Info: -- Running timing characterization...
Info: Optimizing design view:.work.memory.main_unfold_1492
Info: Optimizing design view:.work.flow.main
Info: Optimizing design view:.work.kirsch.main
Warning: Port debug_num_0(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_6(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_7(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_8(3) is connected to a disabled tristate, possibly unconnected Port in design.
Info: 18 DFFs were moved to top level for I/O mapping.
Info: 18 I/O registers on critical path unpacked.
Info: -- Saving the design database in uw_tmp/kirsch.xdb
Info: Writing file: uw_tmp/kirsch.edf.
Info: Info, Writing xrf file 'uw_tmp/kirsch.xrf'
Info: Writing file: uw_tmp/kirsch.xrf.
Info: -- Writing file uw_tmp/kirsch.tcl
Info: exq_pr_compile_project gen_vcf kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 5.2 secs.
Info: Overall running time 5.4 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/kirsch_logic.xrf'
Info: Writing file: uw_tmp/kirsch_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: i_clock
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.v.
Info: Warning, Moving uw_tmp/kirsch_logic.xrf to uw_tmp/mgc_old_kirsch_logic.xrf as uw_tmp/kirsch_logic.xrf exists
Info: Writing file: uw_tmp/kirsch_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   6.71     5.33     1.38    u_memory/..._q(3)/clk debug_column(7)      
INFO:   6.71     5.32     1.38    u_memory/..._q(2)/clk debug_column(7)      
INFO:   6.53     5.14     1.38    u_memory/..._q(1)/clk debug_column(7)      
INFO:   6.47     6.38     0.10    reg_f_state(3)/clk    u_flow/re...2)/datain
INFO:   6.45     6.36     0.10    reg_f_state(2)/clk    u_flow/re...2)/datain
INFO: -----------------------------------------------------------------------
INFO: Speed on Cyclone II = 149 MHz,  6.71 ns (estimated by logic-synthesis)
INFO: AREA = 363 cells (363 luts, 339 regs) (estimated by logic-synthesis)
INFO: Starting QUARTUS for physical synthesis
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:54:44 2014
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl kirsch
Info: Quartus(args): kirsch
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 50 megabytes
    Info: Processing ended: Tue Jul 22 01:54:45 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:54:45 2014
Info: Command: quartus_sh -t /home/ece327/lib/pins-NULL.tcl kirsch
Info: Quartus(args): kirsch
Info: Evaluation of Tcl script /home/ece327/lib/pins-NULL.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 48 megabytes
    Info: Processing ended: Tue Jul 22 01:54:45 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7416@ultra10.vlsi.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:54:46 2014
Info: Command: quartus_map kirsch --source=kirsch_logic.edf --family=CycloneII
Info: Found 23 design units, including 23 entities, in source file kirsch_logic.edf
    Info: Found entity 1: add_12_0
    Info: Found entity 2: add_12_1
    Info: Found entity 3: add_8_0
    Info: Found entity 4: add_8_1
    Info: Found entity 5: add_8_2
    Info: Found entity 6: add_9_0
    Info: Found entity 7: add_9_1
    Info: Found entity 8: add_9_2
    Info: Found entity 9: gt_13_0
    Info: Found entity 10: gt_14_0
    Info: Found entity 11: modgen_counter_8_0
    Info: Found entity 12: modgen_counter_8_1
    Info: Found entity 13: ram_dq_8_0
    Info: Found entity 14: ram_dq_8_1
    Info: Found entity 15: ram_dq_8_2
    Info: Found entity 16: sub_10_0
    Info: Found entity 17: sub_10_1
    Info: Found entity 18: sub_10_2
    Info: Found entity 19: sub_10_3
    Info: Found entity 20: sub_12_0
    Info: Found entity 21: flow
    Info: Found entity 22: kirsch
    Info: Found entity 23: memory
Info: Elaborating entity "kirsch" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "flow" for hierarchy "flow:u_flow"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "gt_13_0" for hierarchy "flow:u_flow|gt_13_0:ix45188z19900"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "gt_14_0" for hierarchy "flow:u_flow|gt_14_0:ix47310z8933"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_8_0" for hierarchy "flow:u_flow|add_8_0:p11_add8_0i1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_9_0" for hierarchy "flow:u_flow|add_9_0:p11_add9_1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_8_1" for hierarchy "flow:u_flow|add_8_1:p12_add8_0i2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_9_1" for hierarchy "flow:u_flow|add_9_1:p12_add9_2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_8_2" for hierarchy "flow:u_flow|add_8_2:p13_add8_0i3"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_9_2" for hierarchy "flow:u_flow|add_9_2:p13_add9_3"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_12_0" for hierarchy "flow:u_flow|add_12_0:p21_add12_4i1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_10_0" for hierarchy "flow:u_flow|sub_10_0:p21_sub10_4i3"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_10_2" for hierarchy "flow:u_flow|sub_10_2:p21_sub11_4i4"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_12_1" for hierarchy "flow:u_flow|add_12_1:p22_add12_4i2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_10_1" for hierarchy "flow:u_flow|sub_10_1:p22_sub10_4i5"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_10_3" for hierarchy "flow:u_flow|sub_10_3:p22_sub11_4i6"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_12_0" for hierarchy "flow:u_flow|sub_12_0:p4s_sub12_0"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "memory" for hierarchy "memory:u_memory"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_8_1" for hierarchy "memory:u_memory|modgen_counter_8_1:modgen_counter_column"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_8_0" for hierarchy "memory:u_memory|modgen_counter_8_0:modgen_counter_row"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_0" for hierarchy "memory:u_memory|ram_dq_8_0:u_mem1_mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altsyncram" for hierarchy "memory:u_memory|ram_dq_8_0:u_mem1_mem|altsyncram:ix64056z29481"
Info: Elaborated megafunction instantiation "memory:u_memory|ram_dq_8_0:u_mem1_mem|altsyncram:ix64056z29481"
Info: Instantiated megafunction "memory:u_memory|ram_dq_8_0:u_mem1_mem|altsyncram:ix64056z29481" with the following parameter:
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "8"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "width_b" = "8"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf
    Info: Found entity 1: altsyncram_jpg2
Info: Elaborating entity "altsyncram_jpg2" for hierarchy "memory:u_memory|ram_dq_8_0:u_mem1_mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated"
Info: Elaborating entity "ram_dq_8_1" for hierarchy "memory:u_memory|ram_dq_8_1:u_mem2_mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_2" for hierarchy "memory:u_memory|ram_dq_8_2:u_mem3_mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Warning: Design contains 21 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "debug_key[1]"
    Warning: No output dependent on input pin "debug_key[2]"
    Warning: No output dependent on input pin "debug_key[3]"
    Warning: No output dependent on input pin "debug_switch[0]"
    Warning: No output dependent on input pin "debug_switch[1]"
    Warning: No output dependent on input pin "debug_switch[2]"
    Warning: No output dependent on input pin "debug_switch[3]"
    Warning: No output dependent on input pin "debug_switch[4]"
    Warning: No output dependent on input pin "debug_switch[5]"
    Warning: No output dependent on input pin "debug_switch[6]"
    Warning: No output dependent on input pin "debug_switch[7]"
    Warning: No output dependent on input pin "debug_switch[8]"
    Warning: No output dependent on input pin "debug_switch[9]"
    Warning: No output dependent on input pin "debug_switch[10]"
    Warning: No output dependent on input pin "debug_switch[11]"
    Warning: No output dependent on input pin "debug_switch[12]"
    Warning: No output dependent on input pin "debug_switch[13]"
    Warning: No output dependent on input pin "debug_switch[14]"
    Warning: No output dependent on input pin "debug_switch[15]"
    Warning: No output dependent on input pin "debug_switch[16]"
    Warning: No output dependent on input pin "debug_switch[17]"
Info: Implemented 748 device resources after synthesis - the final resource count might be different
    Info: Implemented 32 input pins
    Info: Implemented 83 output pins
    Info: Implemented 609 logic cells
    Info: Implemented 24 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Tue Jul 22 01:54:48 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Warning: Can't contact license server "7416@ultra10.vlsi.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:54:49 2014
Info: Command: quartus_fit kirsch --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP2C35F672C7 for design "kirsch"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 115 pins of 115 total pins
    Info: Pin o_valid not assigned to an exact location on the device
    Info: Pin o_edge not assigned to an exact location on the device
    Info: Pin o_dir[0] not assigned to an exact location on the device
    Info: Pin o_dir[1] not assigned to an exact location on the device
    Info: Pin o_dir[2] not assigned to an exact location on the device
    Info: Pin o_mode[0] not assigned to an exact location on the device
    Info: Pin o_mode[1] not assigned to an exact location on the device
    Info: Pin o_row[0] not assigned to an exact location on the device
    Info: Pin o_row[1] not assigned to an exact location on the device
    Info: Pin o_row[2] not assigned to an exact location on the device
    Info: Pin o_row[3] not assigned to an exact location on the device
    Info: Pin o_row[4] not assigned to an exact location on the device
    Info: Pin o_row[5] not assigned to an exact location on the device
    Info: Pin o_row[6] not assigned to an exact location on the device
    Info: Pin o_row[7] not assigned to an exact location on the device
    Info: Pin debug_column[0] not assigned to an exact location on the device
    Info: Pin debug_column[1] not assigned to an exact location on the device
    Info: Pin debug_column[2] not assigned to an exact location on the device
    Info: Pin debug_column[3] not assigned to an exact location on the device
    Info: Pin debug_column[4] not assigned to an exact location on the device
    Info: Pin debug_column[5] not assigned to an exact location on the device
    Info: Pin debug_column[6] not assigned to an exact location on the device
    Info: Pin debug_column[7] not assigned to an exact location on the device
    Info: Pin debug_led_red[0] not assigned to an exact location on the device
    Info: Pin debug_led_red[1] not assigned to an exact location on the device
    Info: Pin debug_led_red[2] not assigned to an exact location on the device
    Info: Pin debug_led_red[3] not assigned to an exact location on the device
    Info: Pin debug_led_red[4] not assigned to an exact location on the device
    Info: Pin debug_led_red[5] not assigned to an exact location on the device
    Info: Pin debug_led_red[6] not assigned to an exact location on the device
    Info: Pin debug_led_red[7] not assigned to an exact location on the device
    Info: Pin debug_led_red[8] not assigned to an exact location on the device
    Info: Pin debug_led_red[9] not assigned to an exact location on the device
    Info: Pin debug_led_red[10] not assigned to an exact location on the device
    Info: Pin debug_led_red[11] not assigned to an exact location on the device
    Info: Pin debug_led_red[12] not assigned to an exact location on the device
    Info: Pin debug_led_red[13] not assigned to an exact location on the device
    Info: Pin debug_led_red[14] not assigned to an exact location on the device
    Info: Pin debug_led_red[15] not assigned to an exact location on the device
    Info: Pin debug_led_red[16] not assigned to an exact location on the device
    Info: Pin debug_led_red[17] not assigned to an exact location on the device
    Info: Pin debug_led_grn[0] not assigned to an exact location on the device
    Info: Pin debug_led_grn[1] not assigned to an exact location on the device
    Info: Pin debug_led_grn[2] not assigned to an exact location on the device
    Info: Pin debug_led_grn[3] not assigned to an exact location on the device
    Info: Pin debug_led_grn[4] not assigned to an exact location on the device
    Info: Pin debug_led_grn[5] not assigned to an exact location on the device
    Info: Pin debug_num_0[0] not assigned to an exact location on the device
    Info: Pin debug_num_0[1] not assigned to an exact location on the device
    Info: Pin debug_num_0[2] not assigned to an exact location on the device
    Info: Pin debug_num_0[3] not assigned to an exact location on the device
    Info: Pin debug_num_1[0] not assigned to an exact location on the device
    Info: Pin debug_num_1[1] not assigned to an exact location on the device
    Info: Pin debug_num_1[2] not assigned to an exact location on the device
    Info: Pin debug_num_1[3] not assigned to an exact location on the device
    Info: Pin debug_num_2[0] not assigned to an exact location on the device
    Info: Pin debug_num_2[1] not assigned to an exact location on the device
    Info: Pin debug_num_2[2] not assigned to an exact location on the device
    Info: Pin debug_num_2[3] not assigned to an exact location on the device
    Info: Pin debug_num_3[0] not assigned to an exact location on the device
    Info: Pin debug_num_3[1] not assigned to an exact location on the device
    Info: Pin debug_num_3[2] not assigned to an exact location on the device
    Info: Pin debug_num_3[3] not assigned to an exact location on the device
    Info: Pin debug_num_4[0] not assigned to an exact location on the device
    Info: Pin debug_num_4[1] not assigned to an exact location on the device
    Info: Pin debug_num_4[2] not assigned to an exact location on the device
    Info: Pin debug_num_4[3] not assigned to an exact location on the device
    Info: Pin debug_num_5[0] not assigned to an exact location on the device
    Info: Pin debug_num_5[1] not assigned to an exact location on the device
    Info: Pin debug_num_5[2] not assigned to an exact location on the device
    Info: Pin debug_num_5[3] not assigned to an exact location on the device
    Info: Pin debug_num_6[0] not assigned to an exact location on the device
    Info: Pin debug_num_6[1] not assigned to an exact location on the device
    Info: Pin debug_num_6[2] not assigned to an exact location on the device
    Info: Pin debug_num_6[3] not assigned to an exact location on the device
    Info: Pin debug_num_7[0] not assigned to an exact location on the device
    Info: Pin debug_num_7[1] not assigned to an exact location on the device
    Info: Pin debug_num_7[2] not assigned to an exact location on the device
    Info: Pin debug_num_7[3] not assigned to an exact location on the device
    Info: Pin debug_num_8[0] not assigned to an exact location on the device
    Info: Pin debug_num_8[1] not assigned to an exact location on the device
    Info: Pin debug_num_8[2] not assigned to an exact location on the device
    Info: Pin debug_num_8[3] not assigned to an exact location on the device
    Info: Pin i_valid not assigned to an exact location on the device
    Info: Pin i_reset not assigned to an exact location on the device
    Info: Pin i_clock not assigned to an exact location on the device
    Info: Pin i_pixel[7] not assigned to an exact location on the device
    Info: Pin i_pixel[6] not assigned to an exact location on the device
    Info: Pin i_pixel[5] not assigned to an exact location on the device
    Info: Pin i_pixel[4] not assigned to an exact location on the device
    Info: Pin i_pixel[3] not assigned to an exact location on the device
    Info: Pin i_pixel[2] not assigned to an exact location on the device
    Info: Pin i_pixel[1] not assigned to an exact location on the device
    Info: Pin i_pixel[0] not assigned to an exact location on the device
    Info: Pin debug_key[1] not assigned to an exact location on the device
    Info: Pin debug_key[2] not assigned to an exact location on the device
    Info: Pin debug_key[3] not assigned to an exact location on the device
    Info: Pin debug_switch[0] not assigned to an exact location on the device
    Info: Pin debug_switch[1] not assigned to an exact location on the device
    Info: Pin debug_switch[2] not assigned to an exact location on the device
    Info: Pin debug_switch[3] not assigned to an exact location on the device
    Info: Pin debug_switch[4] not assigned to an exact location on the device
    Info: Pin debug_switch[5] not assigned to an exact location on the device
    Info: Pin debug_switch[6] not assigned to an exact location on the device
    Info: Pin debug_switch[7] not assigned to an exact location on the device
    Info: Pin debug_switch[8] not assigned to an exact location on the device
    Info: Pin debug_switch[9] not assigned to an exact location on the device
    Info: Pin debug_switch[10] not assigned to an exact location on the device
    Info: Pin debug_switch[11] not assigned to an exact location on the device
    Info: Pin debug_switch[12] not assigned to an exact location on the device
    Info: Pin debug_switch[13] not assigned to an exact location on the device
    Info: Pin debug_switch[14] not assigned to an exact location on the device
    Info: Pin debug_switch[15] not assigned to an exact location on the device
    Info: Pin debug_switch[16] not assigned to an exact location on the device
    Info: Pin debug_switch[17] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1000 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 114 (unused VREF, 3.3V VCCIO, 31 input, 83 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -10.633 ns between source register "f_state_1_" and destination register "flow:u_flow|p21_12_"
    Info: + Largest register to register requirement is 0.761 ns
    Info:   Shortest clock path from clock "i_clock" to destination register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 603; COMB Node = 'i_clock~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flow:u_flow|p21_12_'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Longest clock path from clock "i_clock" to destination register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 603; COMB Node = 'i_clock~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flow:u_flow|p21_12_'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Shortest clock path from clock "i_clock" to source register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 603; COMB Node = 'i_clock~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'f_state_1_'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Longest clock path from clock "i_clock" to source register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 603; COMB Node = 'i_clock~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'f_state_1_'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Micro clock to output delay of source is 0.277 ns
    Info:   Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 11.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'f_state_1_'
        Info: 2: + IC(0.994 ns) + CELL(0.322 ns) = 1.316 ns; Loc. = Unassigned; Fanout = 142; COMB Node = 'nx57127z2'
        Info: 3: + IC(1.051 ns) + CELL(0.521 ns) = 2.888 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'f_b1_4_'
        Info: 4: + IC(1.418 ns) + CELL(0.495 ns) = 4.801 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_8_1:p12_add8_0i2|nx44952z10'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.259 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_8_1:p12_add8_0i2|nx42958z1'
        Info: 6: + IC(0.733 ns) + CELL(0.495 ns) = 6.487 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_9_1:p12_add9_2|nx45949z9'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.945 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'flow:u_flow|add_9_1:p12_add9_2|nx43955z1'
        Info: 8: + IC(1.372 ns) + CELL(0.517 ns) = 8.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z10'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.292 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|sub_10_0:p21_sub10_4i3|nx44952z1'
        Info: 10: + IC(0.733 ns) + CELL(0.495 ns) = 10.520 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 10.600 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.680 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.760 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.840 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4'
        Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 11.298 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1'
        Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 11.394 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flow:u_flow|p21_12_'
        Info: Total cell delay = 5.093 ns ( 44.70 % )
        Info: Total interconnect delay = 6.301 ns ( 55.30 % )
Info: Estimated most critical path is register to register delay of 11.394 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y22; Fanout = 2; REG Node = 'f_state_1_'
    Info: 2: + IC(0.994 ns) + CELL(0.322 ns) = 1.316 ns; Loc. = LAB_X36_Y22; Fanout = 142; COMB Node = 'nx57127z2'
    Info: 3: + IC(1.051 ns) + CELL(0.521 ns) = 2.888 ns; Loc. = LAB_X33_Y21; Fanout = 2; COMB Node = 'f_b1_4_'
    Info: 4: + IC(1.418 ns) + CELL(0.495 ns) = 4.801 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'flow:u_flow|add_8_1:p12_add8_0i2|nx44952z10'
    Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.259 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'flow:u_flow|add_8_1:p12_add8_0i2|nx42958z1'
    Info: 6: + IC(0.733 ns) + CELL(0.495 ns) = 6.487 ns; Loc. = LAB_X37_Y22; Fanout = 2; COMB Node = 'flow:u_flow|add_9_1:p12_add9_2|nx45949z9'
    Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.945 ns; Loc. = LAB_X37_Y22; Fanout = 8; COMB Node = 'flow:u_flow|add_9_1:p12_add9_2|nx43955z1'
    Info: 8: + IC(1.372 ns) + CELL(0.517 ns) = 8.834 ns; Loc. = LAB_X40_Y21; Fanout = 2; COMB Node = 'flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z10'
    Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.292 ns; Loc. = LAB_X40_Y21; Fanout = 2; COMB Node = 'flow:u_flow|sub_10_0:p21_sub10_4i3|nx44952z1'
    Info: 10: + IC(0.733 ns) + CELL(0.495 ns) = 10.520 ns; Loc. = LAB_X41_Y21; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 10.600 ns; Loc. = LAB_X41_Y21; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.680 ns; Loc. = LAB_X41_Y21; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.760 ns; Loc. = LAB_X41_Y21; Fanout = 2; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6'
    Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.840 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4'
    Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 11.298 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1'
    Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 11.394 ns; Loc. = LAB_X41_Y21; Fanout = 2; REG Node = 'flow:u_flow|p21_12_'
    Info: Total cell delay = 5.093 ns ( 44.70 % )
    Info: Total interconnect delay = 6.301 ns ( 55.30 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources
    Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 83 output pins without output pin load capacitance assignment
    Info: Pin "o_valid" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_edge" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_column[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_8[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_8[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_8[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_8[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 60 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin debug_led_red[0] has GND driving its datain port
    Info: Pin debug_led_red[1] has GND driving its datain port
    Info: Pin debug_led_red[2] has GND driving its datain port
    Info: Pin debug_led_red[3] has GND driving its datain port
    Info: Pin debug_led_red[4] has GND driving its datain port
    Info: Pin debug_led_red[5] has GND driving its datain port
    Info: Pin debug_led_red[6] has GND driving its datain port
    Info: Pin debug_led_red[7] has GND driving its datain port
    Info: Pin debug_led_red[8] has GND driving its datain port
    Info: Pin debug_led_red[9] has GND driving its datain port
    Info: Pin debug_led_red[10] has GND driving its datain port
    Info: Pin debug_led_red[11] has GND driving its datain port
    Info: Pin debug_led_red[12] has GND driving its datain port
    Info: Pin debug_led_red[13] has GND driving its datain port
    Info: Pin debug_led_red[14] has GND driving its datain port
    Info: Pin debug_led_red[15] has GND driving its datain port
    Info: Pin debug_led_red[16] has GND driving its datain port
    Info: Pin debug_led_red[17] has GND driving its datain port
    Info: Pin debug_led_grn[0] has GND driving its datain port
    Info: Pin debug_led_grn[1] has GND driving its datain port
    Info: Pin debug_led_grn[2] has GND driving its datain port
    Info: Pin debug_led_grn[3] has GND driving its datain port
    Info: Pin debug_led_grn[4] has GND driving its datain port
    Info: Pin debug_led_grn[5] has GND driving its datain port
    Info: Pin debug_num_0[0] has GND driving its datain port
    Info: Pin debug_num_0[1] has GND driving its datain port
    Info: Pin debug_num_0[2] has GND driving its datain port
    Info: Pin debug_num_0[3] has GND driving its datain port
    Info: Pin debug_num_1[0] has GND driving its datain port
    Info: Pin debug_num_1[1] has GND driving its datain port
    Info: Pin debug_num_1[2] has GND driving its datain port
    Info: Pin debug_num_1[3] has GND driving its datain port
    Info: Pin debug_num_2[0] has GND driving its datain port
    Info: Pin debug_num_2[1] has GND driving its datain port
    Info: Pin debug_num_2[2] has GND driving its datain port
    Info: Pin debug_num_2[3] has GND driving its datain port
    Info: Pin debug_num_3[0] has GND driving its datain port
    Info: Pin debug_num_3[1] has GND driving its datain port
    Info: Pin debug_num_3[2] has GND driving its datain port
    Info: Pin debug_num_3[3] has GND driving its datain port
    Info: Pin debug_num_4[0] has GND driving its datain port
    Info: Pin debug_num_4[1] has GND driving its datain port
    Info: Pin debug_num_4[2] has GND driving its datain port
    Info: Pin debug_num_4[3] has GND driving its datain port
    Info: Pin debug_num_5[0] has GND driving its datain port
    Info: Pin debug_num_5[1] has GND driving its datain port
    Info: Pin debug_num_5[2] has GND driving its datain port
    Info: Pin debug_num_5[3] has GND driving its datain port
    Info: Pin debug_num_6[0] has GND driving its datain port
    Info: Pin debug_num_6[1] has GND driving its datain port
    Info: Pin debug_num_6[2] has GND driving its datain port
    Info: Pin debug_num_6[3] has GND driving its datain port
    Info: Pin debug_num_7[0] has GND driving its datain port
    Info: Pin debug_num_7[1] has GND driving its datain port
    Info: Pin debug_num_7[2] has GND driving its datain port
    Info: Pin debug_num_7[3] has GND driving its datain port
    Info: Pin debug_num_8[0] has GND driving its datain port
    Info: Pin debug_num_8[1] has GND driving its datain port
    Info: Pin debug_num_8[2] has GND driving its datain port
    Info: Pin debug_num_8[3] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 317 megabytes
    Info: Processing ended: Tue Jul 22 01:54:57 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08
Warning: Can't contact license server "7416@ultra10.vlsi.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:54:57 2014
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl kirsch
Info: Quartus(args): kirsch
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name i_clock i_clock
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:    89.29 MHz    89.29 MHz    i_clock   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -10.199
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -10.199
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
Info: Path #1: Setup slack is -10.199 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : nx63959z1
    Info: To Node      : flow:u_flow|p21_12_
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.902      2.902  R        clock network delay
    Info:      3.179      0.277     uTco  nx63959z1
    Info:      3.179      0.000 FF  CELL  reg_f_state_0_|regout
    Info:      4.064      0.885 FF    IC  ix57127z52924|datac
    Info:      4.386      0.322 FR  CELL  ix57127z52924|combout
    Info:      4.958      0.572 RR    IC  ix20836z52954|datac
    Info:      5.277      0.319 RR  CELL  ix20836z52954|combout
    Info:      6.101      0.824 RR    IC  u_flow|p12_add8_0i2|ix44952z52931|dataa
    Info:      6.618      0.517 RR  CELL  u_flow|p12_add8_0i2|ix44952z52931|cout
    Info:      6.618      0.000 RR    IC  u_flow|p12_add8_0i2|ix44952z52930|cin
    Info:      7.076      0.458 RR  CELL  u_flow|p12_add8_0i2|ix44952z52930|combout
    Info:      7.628      0.552 RR    IC  u_flow|p12_add9_2|ix45949z52931|dataa
    Info:      8.145      0.517 RF  CELL  u_flow|p12_add9_2|ix45949z52931|cout
    Info:      8.145      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52930|cin
    Info:      8.225      0.080 FR  CELL  u_flow|p12_add9_2|ix45949z52930|cout
    Info:      8.225      0.000 RR    IC  u_flow|p12_add9_2|ix45949z52929|cin
    Info:      8.305      0.080 RF  CELL  u_flow|p12_add9_2|ix45949z52929|cout
    Info:      8.305      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52928|cin
    Info:      8.763      0.458 FF  CELL  u_flow|p12_add9_2|ix45949z52928|combout
    Info:      9.956      1.193 FF    IC  u_flow|p21_sub11_4i4|ix46946z52930|dataa
    Info:     10.576      0.620 FR  CELL  u_flow|p21_sub11_4i4|ix46946z52930|cout
    Info:     10.576      0.000 RR    IC  u_flow|p21_sub11_4i4|ix46946z52929|cin
    Info:     11.034      0.458 RR  CELL  u_flow|p21_sub11_4i4|ix46946z52929|combout
    Info:     12.592      1.558 RR    IC  u_flow|p21_add12_4i1|ix63795z52930|dataa
    Info:     13.109      0.517 RF  CELL  u_flow|p21_add12_4i1|ix63795z52930|cout
    Info:     13.109      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52929|cin
    Info:     13.283      0.174 FR  CELL  u_flow|p21_add12_4i1|ix63795z52929|cout
    Info:     13.283      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52928|cin
    Info:     13.363      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52928|cout
    Info:     13.363      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52927|cin
    Info:     13.443      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52927|cout
    Info:     13.443      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52926|cin
    Info:     13.523      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52926|cout
    Info:     13.523      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52925|cin
    Info:     13.603      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52925|cout
    Info:     13.603      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52923|cin
    Info:     14.061      0.458 RR  CELL  u_flow|p21_add12_4i1|ix63795z52923|combout
    Info:     14.061      0.000 RR    IC  u_flow|reg_p21_12_|datain
    Info:     14.157      0.096 RR  CELL  flow:u_flow|p21_12_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.920      2.920  R        clock network delay
    Info:      3.958      0.038     uTsu  flow:u_flow|p21_12_
    Info: 
    Info: Data Arrival Time  :    14.157
    Info: Data Required Time :     3.958
    Info: Slack              :   -10.199 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -10.190 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : nx63959z1
    Info: To Node      : flow:u_flow|p21_12_
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.902      2.902  R        clock network delay
    Info:      3.179      0.277     uTco  nx63959z1
    Info:      3.179      0.000 RR  CELL  reg_f_state_0_|regout
    Info:      4.064      0.885 RR    IC  ix57127z52924|datac
    Info:      4.386      0.322 RF  CELL  ix57127z52924|combout
    Info:      4.958      0.572 FF    IC  ix20836z52954|datac
    Info:      5.277      0.319 FF  CELL  ix20836z52954|combout
    Info:      6.101      0.824 FF    IC  u_flow|p12_add8_0i2|ix44952z52931|dataa
    Info:      6.618      0.517 FF  CELL  u_flow|p12_add8_0i2|ix44952z52931|cout
    Info:      6.618      0.000 FF    IC  u_flow|p12_add8_0i2|ix44952z52930|cin
    Info:      6.698      0.080 FR  CELL  u_flow|p12_add8_0i2|ix44952z52930|cout
    Info:      6.698      0.000 RR    IC  u_flow|p12_add8_0i2|ix44952z52929|cin
    Info:      7.156      0.458 RR  CELL  u_flow|p12_add8_0i2|ix44952z52929|combout
    Info:      7.699      0.543 RR    IC  u_flow|p12_add9_2|ix45949z52930|dataa
    Info:      8.216      0.517 RR  CELL  u_flow|p12_add9_2|ix45949z52930|cout
    Info:      8.216      0.000 RR    IC  u_flow|p12_add9_2|ix45949z52929|cin
    Info:      8.296      0.080 RF  CELL  u_flow|p12_add9_2|ix45949z52929|cout
    Info:      8.296      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52928|cin
    Info:      8.754      0.458 FF  CELL  u_flow|p12_add9_2|ix45949z52928|combout
    Info:      9.947      1.193 FF    IC  u_flow|p21_sub11_4i4|ix46946z52930|dataa
    Info:     10.567      0.620 FR  CELL  u_flow|p21_sub11_4i4|ix46946z52930|cout
    Info:     10.567      0.000 RR    IC  u_flow|p21_sub11_4i4|ix46946z52929|cin
    Info:     11.025      0.458 RR  CELL  u_flow|p21_sub11_4i4|ix46946z52929|combout
    Info:     12.583      1.558 RR    IC  u_flow|p21_add12_4i1|ix63795z52930|dataa
    Info:     13.100      0.517 RF  CELL  u_flow|p21_add12_4i1|ix63795z52930|cout
    Info:     13.100      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52929|cin
    Info:     13.274      0.174 FR  CELL  u_flow|p21_add12_4i1|ix63795z52929|cout
    Info:     13.274      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52928|cin
    Info:     13.354      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52928|cout
    Info:     13.354      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52927|cin
    Info:     13.434      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52927|cout
    Info:     13.434      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52926|cin
    Info:     13.514      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52926|cout
    Info:     13.514      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52925|cin
    Info:     13.594      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52925|cout
    Info:     13.594      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52923|cin
    Info:     14.052      0.458 RR  CELL  u_flow|p21_add12_4i1|ix63795z52923|combout
    Info:     14.052      0.000 RR    IC  u_flow|reg_p21_12_|datain
    Info:     14.148      0.096 RR  CELL  flow:u_flow|p21_12_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.920      2.920  R        clock network delay
    Info:      3.958      0.038     uTsu  flow:u_flow|p21_12_
    Info: 
    Info: Data Arrival Time  :    14.148
    Info: Data Required Time :     3.958
    Info: Slack              :   -10.190 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -10.161 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : nx63959z1
    Info: To Node      : flow:u_flow|p21_12_
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.902      2.902  R        clock network delay
    Info:      3.179      0.277     uTco  nx63959z1
    Info:      3.179      0.000 FF  CELL  reg_f_state_0_|regout
    Info:      4.064      0.885 FF    IC  ix57127z52924|datac
    Info:      4.386      0.322 FR  CELL  ix57127z52924|combout
    Info:      4.962      0.576 RR    IC  ix20836z52962|datac
    Info:      5.281      0.319 RR  CELL  ix20836z52962|combout
    Info:      6.085      0.804 RR    IC  u_flow|p12_add8_0i2|ix44952z52931|datab
    Info:      6.580      0.495 RR  CELL  u_flow|p12_add8_0i2|ix44952z52931|cout
    Info:      6.580      0.000 RR    IC  u_flow|p12_add8_0i2|ix44952z52930|cin
    Info:      7.038      0.458 RR  CELL  u_flow|p12_add8_0i2|ix44952z52930|combout
    Info:      7.590      0.552 RR    IC  u_flow|p12_add9_2|ix45949z52931|dataa
    Info:      8.107      0.517 RF  CELL  u_flow|p12_add9_2|ix45949z52931|cout
    Info:      8.107      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52930|cin
    Info:      8.187      0.080 FR  CELL  u_flow|p12_add9_2|ix45949z52930|cout
    Info:      8.187      0.000 RR    IC  u_flow|p12_add9_2|ix45949z52929|cin
    Info:      8.267      0.080 RF  CELL  u_flow|p12_add9_2|ix45949z52929|cout
    Info:      8.267      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52928|cin
    Info:      8.725      0.458 FF  CELL  u_flow|p12_add9_2|ix45949z52928|combout
    Info:      9.918      1.193 FF    IC  u_flow|p21_sub11_4i4|ix46946z52930|dataa
    Info:     10.538      0.620 FR  CELL  u_flow|p21_sub11_4i4|ix46946z52930|cout
    Info:     10.538      0.000 RR    IC  u_flow|p21_sub11_4i4|ix46946z52929|cin
    Info:     10.996      0.458 RR  CELL  u_flow|p21_sub11_4i4|ix46946z52929|combout
    Info:     12.554      1.558 RR    IC  u_flow|p21_add12_4i1|ix63795z52930|dataa
    Info:     13.071      0.517 RF  CELL  u_flow|p21_add12_4i1|ix63795z52930|cout
    Info:     13.071      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52929|cin
    Info:     13.245      0.174 FR  CELL  u_flow|p21_add12_4i1|ix63795z52929|cout
    Info:     13.245      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52928|cin
    Info:     13.325      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52928|cout
    Info:     13.325      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52927|cin
    Info:     13.405      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52927|cout
    Info:     13.405      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52926|cin
    Info:     13.485      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52926|cout
    Info:     13.485      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52925|cin
    Info:     13.565      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52925|cout
    Info:     13.565      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52923|cin
    Info:     14.023      0.458 RR  CELL  u_flow|p21_add12_4i1|ix63795z52923|combout
    Info:     14.023      0.000 RR    IC  u_flow|reg_p21_12_|datain
    Info:     14.119      0.096 RR  CELL  flow:u_flow|p21_12_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.920      2.920  R        clock network delay
    Info:      3.958      0.038     uTsu  flow:u_flow|p21_12_
    Info: 
    Info: Data Arrival Time  :    14.119
    Info: Data Required Time :     3.958
    Info: Slack              :   -10.161 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -10.152 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : nx63959z1
    Info: To Node      : flow:u_flow|p21_12_
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.902      2.902  R        clock network delay
    Info:      3.179      0.277     uTco  nx63959z1
    Info:      3.179      0.000 RR  CELL  reg_f_state_0_|regout
    Info:      4.064      0.885 RR    IC  ix57127z52924|datac
    Info:      4.386      0.322 RF  CELL  ix57127z52924|combout
    Info:      4.962      0.576 FF    IC  ix20836z52962|datac
    Info:      5.281      0.319 FF  CELL  ix20836z52962|combout
    Info:      6.085      0.804 FF    IC  u_flow|p12_add8_0i2|ix44952z52931|datab
    Info:      6.580      0.495 FF  CELL  u_flow|p12_add8_0i2|ix44952z52931|cout
    Info:      6.580      0.000 FF    IC  u_flow|p12_add8_0i2|ix44952z52930|cin
    Info:      6.660      0.080 FR  CELL  u_flow|p12_add8_0i2|ix44952z52930|cout
    Info:      6.660      0.000 RR    IC  u_flow|p12_add8_0i2|ix44952z52929|cin
    Info:      7.118      0.458 RR  CELL  u_flow|p12_add8_0i2|ix44952z52929|combout
    Info:      7.661      0.543 RR    IC  u_flow|p12_add9_2|ix45949z52930|dataa
    Info:      8.178      0.517 RR  CELL  u_flow|p12_add9_2|ix45949z52930|cout
    Info:      8.178      0.000 RR    IC  u_flow|p12_add9_2|ix45949z52929|cin
    Info:      8.258      0.080 RF  CELL  u_flow|p12_add9_2|ix45949z52929|cout
    Info:      8.258      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52928|cin
    Info:      8.716      0.458 FF  CELL  u_flow|p12_add9_2|ix45949z52928|combout
    Info:      9.909      1.193 FF    IC  u_flow|p21_sub11_4i4|ix46946z52930|dataa
    Info:     10.529      0.620 FR  CELL  u_flow|p21_sub11_4i4|ix46946z52930|cout
    Info:     10.529      0.000 RR    IC  u_flow|p21_sub11_4i4|ix46946z52929|cin
    Info:     10.987      0.458 RR  CELL  u_flow|p21_sub11_4i4|ix46946z52929|combout
    Info:     12.545      1.558 RR    IC  u_flow|p21_add12_4i1|ix63795z52930|dataa
    Info:     13.062      0.517 RF  CELL  u_flow|p21_add12_4i1|ix63795z52930|cout
    Info:     13.062      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52929|cin
    Info:     13.236      0.174 FR  CELL  u_flow|p21_add12_4i1|ix63795z52929|cout
    Info:     13.236      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52928|cin
    Info:     13.316      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52928|cout
    Info:     13.316      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52927|cin
    Info:     13.396      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52927|cout
    Info:     13.396      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52926|cin
    Info:     13.476      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52926|cout
    Info:     13.476      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52925|cin
    Info:     13.556      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52925|cout
    Info:     13.556      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52923|cin
    Info:     14.014      0.458 RR  CELL  u_flow|p21_add12_4i1|ix63795z52923|combout
    Info:     14.014      0.000 RR    IC  u_flow|reg_p21_12_|datain
    Info:     14.110      0.096 RR  CELL  flow:u_flow|p21_12_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.920      2.920  R        clock network delay
    Info:      3.958      0.038     uTsu  flow:u_flow|p21_12_
    Info: 
    Info: Data Arrival Time  :    14.110
    Info: Data Required Time :     3.958
    Info: Slack              :   -10.152 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -10.132 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : nx63959z1
    Info: To Node      : flow:u_flow|p21_12_
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.902      2.902  R        clock network delay
    Info:      3.179      0.277     uTco  nx63959z1
    Info:      3.179      0.000 FF  CELL  reg_f_state_0_|regout
    Info:      4.064      0.885 FF    IC  ix57127z52924|datac
    Info:      4.386      0.322 FR  CELL  ix57127z52924|combout
    Info:      4.958      0.572 RR    IC  ix20836z52954|datac
    Info:      5.277      0.319 RR  CELL  ix20836z52954|combout
    Info:      6.101      0.824 RR    IC  u_flow|p12_add8_0i2|ix44952z52931|dataa
    Info:      6.618      0.517 RR  CELL  u_flow|p12_add8_0i2|ix44952z52931|cout
    Info:      6.618      0.000 RR    IC  u_flow|p12_add8_0i2|ix44952z52930|cin
    Info:      6.698      0.080 RF  CELL  u_flow|p12_add8_0i2|ix44952z52930|cout
    Info:      6.698      0.000 FF    IC  u_flow|p12_add8_0i2|ix44952z52929|cin
    Info:      6.778      0.080 FR  CELL  u_flow|p12_add8_0i2|ix44952z52929|cout
    Info:      6.778      0.000 RR    IC  u_flow|p12_add8_0i2|ix44952z52928|cin
    Info:      7.236      0.458 RR  CELL  u_flow|p12_add8_0i2|ix44952z52928|combout
    Info:      7.721      0.485 RR    IC  u_flow|p12_add9_2|ix45949z52929|dataa
    Info:      8.238      0.517 RF  CELL  u_flow|p12_add9_2|ix45949z52929|cout
    Info:      8.238      0.000 FF    IC  u_flow|p12_add9_2|ix45949z52928|cin
    Info:      8.696      0.458 FF  CELL  u_flow|p12_add9_2|ix45949z52928|combout
    Info:      9.889      1.193 FF    IC  u_flow|p21_sub11_4i4|ix46946z52930|dataa
    Info:     10.509      0.620 FR  CELL  u_flow|p21_sub11_4i4|ix46946z52930|cout
    Info:     10.509      0.000 RR    IC  u_flow|p21_sub11_4i4|ix46946z52929|cin
    Info:     10.967      0.458 RR  CELL  u_flow|p21_sub11_4i4|ix46946z52929|combout
    Info:     12.525      1.558 RR    IC  u_flow|p21_add12_4i1|ix63795z52930|dataa
    Info:     13.042      0.517 RF  CELL  u_flow|p21_add12_4i1|ix63795z52930|cout
    Info:     13.042      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52929|cin
    Info:     13.216      0.174 FR  CELL  u_flow|p21_add12_4i1|ix63795z52929|cout
    Info:     13.216      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52928|cin
    Info:     13.296      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52928|cout
    Info:     13.296      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52927|cin
    Info:     13.376      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52927|cout
    Info:     13.376      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52926|cin
    Info:     13.456      0.080 RF  CELL  u_flow|p21_add12_4i1|ix63795z52926|cout
    Info:     13.456      0.000 FF    IC  u_flow|p21_add12_4i1|ix63795z52925|cin
    Info:     13.536      0.080 FR  CELL  u_flow|p21_add12_4i1|ix63795z52925|cout
    Info:     13.536      0.000 RR    IC  u_flow|p21_add12_4i1|ix63795z52923|cin
    Info:     13.994      0.458 RR  CELL  u_flow|p21_add12_4i1|ix63795z52923|combout
    Info:     13.994      0.000 RR    IC  u_flow|reg_p21_12_|datain
    Info:     14.090      0.096 RR  CELL  flow:u_flow|p21_12_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.920      2.920  R        clock network delay
    Info:      3.958      0.038     uTsu  flow:u_flow|p21_12_
    Info: 
    Info: Data Arrival Time  :    14.090
    Info: Data Required Time :     3.958
    Info: Slack              :   -10.132 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 145 megabytes
    Info: Processing ended: Tue Jul 22 01:54:58 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7416@ultra10.vlsi.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:54:59 2014
Info: Command: quartus_asm kirsch
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Tue Jul 22 01:55:06 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06
Warning: Can't contact license server "7416@ultra10.vlsi.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:55:07 2014
Info: Command: quartus_eda kirsch --simulation=on --tool=modelsim --format=vhdl
Info: Generated files "kirsch.vho" and "kirsch_vhd.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Tue Jul 22 01:55:08 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7416@ultra10.vlsi.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Jul 22 01:55:09 2014
Info: Command: quartus_eda kirsch --simulation=on --tool=modelsim --format=verilog
Info: Generated files "kirsch.vo" and "kirsch_v.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Tue Jul 22 01:55:09 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module kirsch
-- Compiling module flow
-- Compiling module sub_10_3
-- Compiling module sub_10_2
-- Compiling module add_9_2
-- Compiling module add_8_2
-- Compiling module sub_10_1
-- Compiling module sub_10_0
-- Compiling module add_9_1
-- Compiling module add_8_1
-- Compiling module add_9_0
-- Compiling module add_8_0
-- Compiling module add_12_1
-- Compiling module add_12_0
-- Compiling module gt_13_0
-- Compiling module gt_14_0
-- Compiling module sub_12_0
-- Compiling module memory
-- Compiling module ram_dq_8_2
-- Compiling module ram_dq_8_1
-- Compiling module ram_dq_8_0
-- Compiling module modgen_counter_8_1
-- Compiling module modgen_counter_8_0

Top level modules:
	kirsch
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: modelsim_pfx: testing: /opt/ModelSim101/modeltech/bin/
DEBUG: try_set: altera_sim_lib: True: /home/ece327/altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE-64 vcom 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE-64 vcom 10.1 Compiler 2011.12 Dec  5 2011
-- Loading package STANDARD
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD
-- Compiling package kirsch_utility_pkg
-- Compiling package kirsch_utility_pkg
-- Compiling entity mem
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling architecture main of mem
-- Compiling entity flow
-- Compiling entity flow
-- Compiling architecture main of flow
-- Compiling architecture main of flow
-- Loading package kirsch_utility_pkg
-- Loading package kirsch_utility_pkg
-- Compiling entity memory
-- Compiling entity memory
-- Compiling architecture main of memory
-- Compiling architecture main of memory
-- Loading entity mem
-- Loading entity mem
-- Compiling package kirsch_synth_pkg
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity kirsch
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Compiling architecture main of kirsch
-- Loading entity memory
-- Loading entity memory
-- Loading entity flow
-- Loading entity flow
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: modelsim_pfx: testing: /opt/ModelSim101/modeltech/bin/
DEBUG: try_set: altera_sim_lib: True: /home/ece327/altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE-64 vlog 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE-64 vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module kirsch_chip
-- Compiling module kirsch_chip


Top level modules:
Top level modules:
	kirsch_chip
	kirsch_chip
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/kirsch_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
