INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Intro/Intro.sim/sim_1/synth/timing/xsim/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module glbl
