-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
-- 
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
-- 
-- System configuration name is StallControlPipelineModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.Quokka.all;

entity StallControlPipelineModule_TopLevel is
    port
    (
-- [BEGIN USER PORTS]
-- [END USER PORTS]

Clock : in  std_logic;
Reset : in  std_logic;
inData : in  unsigned(7 downto 0);
inReady : in  std_logic;
inProcessed : in  std_logic;
outResult_ready : out  std_logic;
outResult_result : out  unsigned(15 downto 0);
outResult_pipelineWillStall : out  std_logic;
outResult_pipelineStalled : out  std_logic;
outResult_stage0WillStall : out  std_logic;
outResult_stage0Stalled : out  std_logic;
outResult_stage1WillStall : out  std_logic;
outResult_stage1Stalled : out  std_logic;
outResult_stage2WillStall : out  std_logic;
outResult_stage2Stalled : out  std_logic
    );
end entity;

-- FSM summary
-- Packages
architecture rtl of StallControlPipelineModule_TopLevel is
-- [BEGIN USER SIGNALS]
-- [END USER SIGNALS]
constant HiSignal : std_logic := '1';
constant LoSignal : std_logic := '0';
constant Zero : std_logic := '0';
constant One : std_logic := '1';
constant true : std_logic := '1';
constant false : std_logic := '0';
constant Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F69T70_Expr : std_logic := '0';
constant Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F89T90_Expr : std_logic := '1';
constant Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F49T50_Expr : std_logic := '1';
signal Inputs_inData : unsigned(7 downto 0) := (others => '0');
signal Inputs_inReady : std_logic := '0';
signal Inputs_inProcessed : std_logic := '0';
signal Pipeline_PipelinePreview_PipelineWillStall : std_logic := '0';
signal Pipeline_stage0_NextState_ready : std_logic := '0';
signal Pipeline_stage0_NextState_data : unsigned(7 downto 0) := (others => '0');
signal Pipeline_stage0_Preview_StageWillStall : std_logic := '0';
signal Pipeline_stage0_Request_StallPipeline : std_logic := '0';
signal Pipeline_stage0_Request_StallSelf : std_logic := '0';
signal Pipeline_stage0_Request_StallPrev : std_logic := '0';
signal Pipeline_stage1_NextState_ready : std_logic := '0';
signal Pipeline_stage1_NextState_data : unsigned(7 downto 0) := (others => '0');
signal Pipeline_stage1_NextState_counter : unsigned(7 downto 0) := (others => '0');
signal Pipeline_stage1_Preview_StageWillStall : std_logic := '0';
signal Pipeline_stage1_Request_StallPipeline : std_logic := '0';
signal Pipeline_stage1_Request_StallSelf : std_logic := '0';
signal Pipeline_stage1_Request_StallPrev : std_logic := '0';
signal Pipeline_stage2_NextState_ready : std_logic := '0';
signal Pipeline_stage2_NextState_result : unsigned(7 downto 0) := (others => '0');
signal Pipeline_stage2_Preview_StageWillStall : std_logic := '0';
signal Pipeline_stage2_Request_StallPipeline : std_logic := '0';
signal Pipeline_stage2_Request_StallSelf : std_logic := '0';
signal Pipeline_stage2_Request_StallPrev : std_logic := '0';
signal Pipeline_Inputs_inData : unsigned(7 downto 0) := (others => '0');
signal Pipeline_Inputs_inReady : std_logic := '0';
signal Pipeline_Inputs_inProcessed : std_logic := '0';
signal Pipeline_State_ready : std_logic := '0';
signal Pipeline_State_result : unsigned(7 downto 0) := (others => '0');
signal Pipeline_NextState_ready : std_logic := '0';
signal Pipeline_NextState_result : unsigned(7 downto 0) := (others => '0');
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T68_Cast : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F35T91_Cast : unsigned(7 downto 0) := (others => '0');
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F32T51_Cast : unsigned(7 downto 0) := (others => '0');
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T47_Cast : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F34T64_Cast : unsigned(7 downto 0) := (others => '0');
signal StallControlPipelineModule_L58F21T47_Cast : std_logic := '0';
signal Pipeline_PipelineControl_PipelineStalled : std_logic := '0';
constant Pipeline_PipelineControl_PipelineStalledDefault : std_logic := '0';
signal Pipeline_stage0_State_ready : std_logic := '0';
constant Pipeline_stage0_State_readyDefault : std_logic := '0';
signal Pipeline_stage0_State_data : unsigned(7 downto 0)  := "00000000";
constant Pipeline_stage0_State_dataDefault : unsigned(7 downto 0)  := "00000000";
signal Pipeline_stage0_Control_StageStalled : std_logic := '0';
constant Pipeline_stage0_Control_StageStalledDefault : std_logic := '0';
signal Pipeline_stage1_State_ready : std_logic := '0';
constant Pipeline_stage1_State_readyDefault : std_logic := '0';
signal Pipeline_stage1_State_data : unsigned(7 downto 0)  := "00000000";
constant Pipeline_stage1_State_dataDefault : unsigned(7 downto 0)  := "00000000";
signal Pipeline_stage1_State_counter : unsigned(7 downto 0)  := "00000000";
constant Pipeline_stage1_State_counterDefault : unsigned(7 downto 0)  := "00000000";
signal Pipeline_stage1_Control_StageStalled : std_logic := '0';
constant Pipeline_stage1_Control_StageStalledDefault : std_logic := '0';
signal Pipeline_stage2_State_ready : std_logic := '0';
constant Pipeline_stage2_State_readyDefault : std_logic := '0';
signal Pipeline_stage2_State_result : unsigned(7 downto 0)  := "00000000";
constant Pipeline_stage2_State_resultDefault : unsigned(7 downto 0)  := "00000000";
signal Pipeline_stage2_Control_StageStalled : std_logic := '0';
constant Pipeline_stage2_Control_StageStalledDefault : std_logic := '0';
signal Pipeline_PipelinePreview_PipelineWillStall_Source : std_logic := '0';
signal Pipeline_PipelinePreview_PipelineWillStall_Source_1 : std_logic := '0';
signal Pipeline_PipelinePreview_PipelineWillStall_Source_2 : std_logic := '0';
signal Pipeline_PipelinePreview_PipelineWillStall_Source_3 : std_logic := '0';
signal Pipeline_PipelinePreview_PipelineWillStall_Source_4 : std_logic := '0';
signal Pipeline_stage0_Preview_StageWillStall_Source : std_logic := '0';
signal Pipeline_stage0_Preview_StageWillStall_Source_1 : std_logic := '0';
signal Pipeline_stage0_Preview_StageWillStall_Source_2 : std_logic := '0';
signal Pipeline_stage0_Preview_StageWillStall_Source_3 : std_logic := '0';
signal Pipeline_stage0_Preview_StageWillStall_Source_4 : std_logic := '0';
signal Pipeline_stage1_Preview_StageWillStall_Source : std_logic := '0';
signal Pipeline_stage1_Preview_StageWillStall_Source_1 : std_logic := '0';
signal Pipeline_stage1_Preview_StageWillStall_Source_2 : std_logic := '0';
signal Pipeline_stage1_Preview_StageWillStall_Source_3 : std_logic := '0';
signal Pipeline_stage1_Preview_StageWillStall_Source_4 : std_logic := '0';
signal Pipeline_stage2_Preview_StageWillStall_Source : std_logic := '0';
signal Pipeline_stage2_Preview_StageWillStall_Source_1 : std_logic := '0';
signal Pipeline_stage2_Preview_StageWillStall_Source_2 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr_1 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_1 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_2 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_1 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_2 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr_1 : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr : unsigned(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_1 : signed(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_2 : signed(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr : unsigned(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_1 : signed(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_2 : signed(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr : unsigned(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_1 : signed(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_2 : signed(9 downto 0)  := "0000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprLhs : signed(8 downto 0)  := "000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprRhs : signed(8 downto 0)  := "000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprLhs : signed(8 downto 0)  := "000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprRhs : signed(8 downto 0)  := "000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_Expr : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprLhs : signed(8 downto 0)  := "000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprRhs : signed(8 downto 0)  := "000000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup : unsigned(7 downto 0)  := "00000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_LookupMultiplexerAddress : std_logic := '0';
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup1 : unsigned(7 downto 0)  := "00000000";
signal Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup2 : unsigned(7 downto 0)  := "00000000";
begin
process (Clock, Pipeline_PipelinePreview_PipelineWillStall, Pipeline_stage0_NextState_data, Pipeline_stage0_NextState_ready, Pipeline_stage0_Preview_StageWillStall, Pipeline_stage1_NextState_counter, Pipeline_stage1_NextState_data, Pipeline_stage1_NextState_ready, Pipeline_stage1_Preview_StageWillStall, Pipeline_stage2_NextState_ready, Pipeline_stage2_NextState_result, Pipeline_stage2_Preview_StageWillStall, Reset)
begin
if rising_edge(Clock) then
if ( Reset = '1' ) then
Pipeline_PipelineControl_PipelineStalled <= Pipeline_PipelineControl_PipelineStalledDefault;
Pipeline_stage0_State_ready <= Pipeline_stage0_State_readyDefault;
Pipeline_stage0_State_data <= Pipeline_stage0_State_dataDefault;
Pipeline_stage0_Control_StageStalled <= Pipeline_stage0_Control_StageStalledDefault;
Pipeline_stage1_State_ready <= Pipeline_stage1_State_readyDefault;
Pipeline_stage1_State_data <= Pipeline_stage1_State_dataDefault;
Pipeline_stage1_State_counter <= Pipeline_stage1_State_counterDefault;
Pipeline_stage1_Control_StageStalled <= Pipeline_stage1_Control_StageStalledDefault;
Pipeline_stage2_State_ready <= Pipeline_stage2_State_readyDefault;
Pipeline_stage2_State_result <= Pipeline_stage2_State_resultDefault;
Pipeline_stage2_Control_StageStalled <= Pipeline_stage2_Control_StageStalledDefault;
else
Pipeline_PipelineControl_PipelineStalled <= Pipeline_PipelinePreview_PipelineWillStall;
Pipeline_stage0_Control_StageStalled <= Pipeline_stage0_Preview_StageWillStall;
Pipeline_stage1_Control_StageStalled <= Pipeline_stage1_Preview_StageWillStall;
Pipeline_stage2_Control_StageStalled <= Pipeline_stage2_Preview_StageWillStall;
if ( Pipeline_stage0_Preview_StageWillStall /= '1' ) then
Pipeline_stage0_State_ready <= Pipeline_stage0_NextState_ready;
Pipeline_stage0_State_data <= Pipeline_stage0_NextState_data;
end if;
if ( Pipeline_stage1_Preview_StageWillStall /= '1' ) then
Pipeline_stage1_State_ready <= Pipeline_stage1_NextState_ready;
Pipeline_stage1_State_data <= Pipeline_stage1_NextState_data;
Pipeline_stage1_State_counter <= Pipeline_stage1_NextState_counter;
end if;
if ( Pipeline_stage2_Preview_StageWillStall /= '1' ) then
Pipeline_stage2_State_ready <= Pipeline_stage2_NextState_ready;
Pipeline_stage2_State_result <= Pipeline_stage2_NextState_result;
end if;
end if;
end if;
end process;
    Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_Expr <= '1' when (signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprLhs, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprLhs'length + 1)) < signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprRhs, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprRhs'length + 1))) else '0';
    Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_Expr <= '1' when (signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprLhs, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprLhs'length + 1)) = signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprRhs, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprRhs'length + 1))) else '0';
    Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_Expr <= '1' when (signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprLhs, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprLhs'length + 1)) = signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprRhs, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprRhs'length + 1))) else '0';

process(Pipeline_PipelinePreview_PipelineWillStall_Source_1, Pipeline_PipelinePreview_PipelineWillStall_Source_2, Pipeline_PipelinePreview_PipelineWillStall_Source_3, Pipeline_PipelinePreview_PipelineWillStall_Source_4)
begin
Pipeline_PipelinePreview_PipelineWillStall_Source <= Pipeline_PipelinePreview_PipelineWillStall_Source_1 OR Pipeline_PipelinePreview_PipelineWillStall_Source_2 OR Pipeline_PipelinePreview_PipelineWillStall_Source_3 OR Pipeline_PipelinePreview_PipelineWillStall_Source_4;

    end process;

process(Pipeline_stage0_Preview_StageWillStall_Source_1, Pipeline_stage0_Preview_StageWillStall_Source_2, Pipeline_stage0_Preview_StageWillStall_Source_3, Pipeline_stage0_Preview_StageWillStall_Source_4)
begin
Pipeline_stage0_Preview_StageWillStall_Source <= Pipeline_stage0_Preview_StageWillStall_Source_1 OR Pipeline_stage0_Preview_StageWillStall_Source_2 OR Pipeline_stage0_Preview_StageWillStall_Source_3 OR Pipeline_stage0_Preview_StageWillStall_Source_4;

    end process;

process(Pipeline_stage1_Preview_StageWillStall_Source_1, Pipeline_stage1_Preview_StageWillStall_Source_2, Pipeline_stage1_Preview_StageWillStall_Source_3, Pipeline_stage1_Preview_StageWillStall_Source_4)
begin
Pipeline_stage1_Preview_StageWillStall_Source <= Pipeline_stage1_Preview_StageWillStall_Source_1 OR Pipeline_stage1_Preview_StageWillStall_Source_2 OR Pipeline_stage1_Preview_StageWillStall_Source_3 OR Pipeline_stage1_Preview_StageWillStall_Source_4;

    end process;

process(Pipeline_stage2_Preview_StageWillStall_Source_1, Pipeline_stage2_Preview_StageWillStall_Source_2)
begin
Pipeline_stage2_Preview_StageWillStall_Source <= Pipeline_stage2_Preview_StageWillStall_Source_1 OR Pipeline_stage2_Preview_StageWillStall_Source_2;

    end process;

process(Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr_1)
begin
Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr <= NOT Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr_1;

    end process;

process(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_2)
begin
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_1 AND Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_2;

    end process;

process(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_2)
begin
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_1 AND Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_2;

    end process;

process(Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr_1)
begin
Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr <= NOT Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr_1;

    end process;

process(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_2)
begin
    Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr <= resize(unsigned(signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_1'length + 1)) + signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_2, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_2'length + 1))), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr'length);

end process;

process(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_2)
begin
    Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr <= resize(unsigned(signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_1'length + 1)) + signed(resize(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_2, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_2'length + 1))), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr'length);

end process;

process(Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_1, Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_2)
begin
    Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr <= resize(unsigned(signed(resize(Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_1, Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_1'length + 1)) + signed(resize(Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_2, Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_2'length + 1))), Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr'length);

end process;
process(Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup1, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup2, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_LookupMultiplexerAddress)
begin
case Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_LookupMultiplexerAddress is
  when '0' => 
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup1;
  when '1' => 
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup2;
  when others => 
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup <= "00000000";
end case;

end process;
process(Pipeline_Inputs_inData, Pipeline_Inputs_inReady, Pipeline_stage0_State_data, Pipeline_stage0_State_ready, Pipeline_stage1_State_counter, Pipeline_stage1_State_data, Pipeline_stage1_State_ready, Pipeline_stage2_State_ready, Pipeline_stage2_State_result, Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr, Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F34T64_Cast, Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F35T91_Cast, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F32T51_Cast, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr)
begin
Pipeline_stage0_NextState_ready <= Pipeline_stage0_State_ready;
Pipeline_stage0_NextState_data <= Pipeline_stage0_State_data;
Pipeline_stage1_NextState_ready <= Pipeline_stage1_State_ready;
Pipeline_stage1_NextState_data <= Pipeline_stage1_State_data;
Pipeline_stage1_NextState_counter <= Pipeline_stage1_State_counter;
Pipeline_stage2_NextState_ready <= Pipeline_stage2_State_ready;
Pipeline_stage2_NextState_result <= Pipeline_stage2_State_result;
Pipeline_stage0_NextState_ready <= Pipeline_Inputs_inReady;
Pipeline_stage0_NextState_data <= Pipeline_Inputs_inData;
Pipeline_stage1_NextState_ready <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr;
Pipeline_stage1_NextState_data <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F32T51_Cast;
Pipeline_stage1_NextState_counter <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F35T91_Cast;
Pipeline_stage2_NextState_ready <= Pipeline_stage1_State_ready;
Pipeline_stage2_NextState_result <= Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F34T64_Cast;
Pipeline_stage0_Request_StallSelf <= Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr;
Pipeline_stage1_Request_StallPrev <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr;
Pipeline_stage2_Request_StallPipeline <= Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr;
end process;
process(inData, inProcessed, Inputs_inData, Inputs_inProcessed, Inputs_inReady, inReady, Pipeline_Inputs_inReady, Pipeline_PipelineControl_PipelineStalled, Pipeline_PipelinePreview_PipelineWillStall, Pipeline_PipelinePreview_PipelineWillStall_Source, Pipeline_stage0_Control_StageStalled, Pipeline_stage0_Preview_StageWillStall, Pipeline_stage0_Preview_StageWillStall_Source, Pipeline_stage0_Request_StallPipeline, Pipeline_stage0_Request_StallSelf, Pipeline_stage0_State_data, Pipeline_stage0_State_ready, Pipeline_stage1_Control_StageStalled, Pipeline_stage1_Preview_StageWillStall, Pipeline_stage1_Preview_StageWillStall_Source, Pipeline_stage1_Request_StallPipeline, Pipeline_stage1_Request_StallPrev, Pipeline_stage1_Request_StallSelf, Pipeline_stage1_State_counter, Pipeline_stage1_State_data, Pipeline_stage2_Control_StageStalled, Pipeline_stage2_NextState_ready, Pipeline_stage2_NextState_result, Pipeline_stage2_Preview_StageWillStall, Pipeline_stage2_Preview_StageWillStall_Source, Pipeline_stage2_Request_StallPipeline, Pipeline_stage2_Request_StallPrev, Pipeline_stage2_Request_StallSelf, Pipeline_stage2_State_ready, Pipeline_stage2_State_result, Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T68_Cast, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T47_Cast, Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_Expr, Pipeline_State_ready, Pipeline_State_result, StallControlPipelineModule_L58F21T47_Cast)
begin
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprLhs <= signed(resize(unsigned(Pipeline_stage1_State_counter), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprLhs'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprRhs <= signed(resize(unsigned(Pipeline_stage0_State_data), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_ExprRhs'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprLhs <= signed(resize(unsigned(Pipeline_stage1_State_counter), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprLhs'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprRhs <= signed(resize(unsigned(Pipeline_stage0_State_data), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_ExprRhs'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprLhs <= signed(resize(unsigned(Pipeline_stage1_State_counter), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprLhs'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprRhs <= signed(resize(unsigned(Pipeline_stage0_State_data), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_ExprRhs'length));
Pipeline_PipelinePreview_PipelineWillStall_Source_1 <= Pipeline_stage0_Request_StallPipeline;
Pipeline_PipelinePreview_PipelineWillStall_Source_2 <= Pipeline_stage1_Request_StallPipeline;
Pipeline_PipelinePreview_PipelineWillStall_Source_3 <= Pipeline_stage2_Request_StallPipeline;
Pipeline_PipelinePreview_PipelineWillStall_Source_4 <= Pipeline_stage2_Request_StallSelf;
Pipeline_stage0_Preview_StageWillStall_Source_1 <= Pipeline_PipelinePreview_PipelineWillStall;
Pipeline_stage0_Preview_StageWillStall_Source_2 <= Pipeline_stage0_Request_StallSelf;
Pipeline_stage0_Preview_StageWillStall_Source_3 <= Pipeline_stage1_Preview_StageWillStall;
Pipeline_stage0_Preview_StageWillStall_Source_4 <= Pipeline_stage1_Request_StallPrev;
Pipeline_stage1_Preview_StageWillStall_Source_1 <= Pipeline_PipelinePreview_PipelineWillStall;
Pipeline_stage1_Preview_StageWillStall_Source_2 <= Pipeline_stage1_Request_StallSelf;
Pipeline_stage1_Preview_StageWillStall_Source_3 <= Pipeline_stage2_Preview_StageWillStall;
Pipeline_stage1_Preview_StageWillStall_Source_4 <= Pipeline_stage2_Request_StallPrev;
Pipeline_stage2_Preview_StageWillStall_Source_1 <= Pipeline_PipelinePreview_PipelineWillStall;
Pipeline_stage2_Preview_StageWillStall_Source_2 <= Pipeline_stage2_Request_StallSelf;
Pipeline_StallControlPipelineModule_L79F17L87T18_StallControlPipelineModule_L81F54T64_Expr_1 <= Pipeline_Inputs_inReady;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_1 <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T68_Cast;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T97_Expr_2 <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F73T96_Expr;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_1 <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T47_Cast;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T75_Expr_2 <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F51T75_Expr;
Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L102F58T77_Expr_1 <= Inputs_inProcessed;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_1 <= signed(resize(unsigned(Pipeline_stage1_State_counter), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_1'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr_2 <= (0 => Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F89T90_Expr, others => '0');
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_1 <= signed(resize(unsigned(Pipeline_stage0_State_data), Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_1'length));
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr_2 <= (0 => Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F49T50_Expr, others => '0');
Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_1 <= signed(resize(unsigned(Pipeline_stage1_State_data), Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_1'length));
Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_2 <= signed(resize(unsigned(Pipeline_stage2_State_result), Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr_2'length));
Inputs_inData <= inData;
Inputs_inReady <= inReady;
Inputs_inProcessed <= inProcessed;
Pipeline_PipelinePreview_PipelineWillStall <= Pipeline_PipelinePreview_PipelineWillStall_Source;
Pipeline_stage0_Preview_StageWillStall <= Pipeline_stage0_Preview_StageWillStall_Source;
Pipeline_stage1_Preview_StageWillStall <= Pipeline_stage1_Preview_StageWillStall_Source;
Pipeline_stage2_Preview_StageWillStall <= Pipeline_stage2_Preview_StageWillStall_Source;
Pipeline_State_ready <= Pipeline_stage2_State_ready;
Pipeline_State_result <= Pipeline_stage2_State_result;
Pipeline_NextState_ready <= Pipeline_stage2_NextState_ready;
Pipeline_NextState_result <= Pipeline_stage2_NextState_result;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L91F54T68_Cast <= Pipeline_stage0_State_ready;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F35T91_Cast <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F32T51_Cast <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L95F39T50_Expr(7 downto 0);
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L96F33T47_Cast <= Pipeline_stage0_State_ready;
Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F34T64_Cast <= Pipeline_StallControlPipelineModule_L100F17L107T18_StallControlPipelineModule_L105F41T63_Expr(7 downto 0);
StallControlPipelineModule_L58F21T47_Cast <= Pipeline_State_ready;
outResult_ready <= StallControlPipelineModule_L58F21T47_Cast;
outResult_result <= unsigned(resize(unsigned(Pipeline_State_result), outResult_result'length));
outResult_pipelineWillStall <= Pipeline_PipelinePreview_PipelineWillStall;
outResult_pipelineStalled <= Pipeline_PipelineControl_PipelineStalled;
outResult_stage0WillStall <= Pipeline_stage0_Preview_StageWillStall;
outResult_stage0Stalled <= Pipeline_stage0_Control_StageStalled;
outResult_stage1WillStall <= Pipeline_stage1_Preview_StageWillStall;
outResult_stage1Stalled <= Pipeline_stage1_Control_StageStalled;
outResult_stage2WillStall <= Pipeline_stage2_Preview_StageWillStall;
outResult_stage2Stalled <= Pipeline_stage2_Control_StageStalled;
Pipeline_Inputs_inData <= Inputs_inData;
Pipeline_Inputs_inReady <= Inputs_inReady;
Pipeline_Inputs_inProcessed <= Inputs_inProcessed;
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup1 <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F73T90_Expr(7 downto 0);
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_Lookup2 <= (0 => Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F69T70_Expr, others => '0');
Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T90_LookupMultiplexerAddress <= Pipeline_StallControlPipelineModule_L89F17L98T18_StallControlPipelineModule_L94F42T66_Expr;
end process;
-- [BEGIN USER ARCHITECTURE]
-- [END USER ARCHITECTURE]
end architecture;
