---

## ğŸ“˜ Task 2 â€“ Top-Level Orientation: caravel.v

### âœ… 1. Four Submodules Instantiated in `caravel.v`

- `user_project_wrapper`
- `digital_core`
- `gpio_control_block`
- `housekeeping`

### âœ… 2. Signals Crossing the â€œManagement Protectâ€ Boundary

- SPI Interface:
  - `mprj_io[8]` â†’ `user_flash_csb`
  - `mprj_io[9]` â†’ `user_flash_sck`
  - `mprj_io[10]` â†’ `user_flash_io0`
  - `mprj_io[11]` â†’ `user_flash_io1`
- Wishbone bus signals (user â†’ mgmt boundary)

### âœ… 3. Clock & Reset Synchronization

- Clock: `clk` is directly connected to most submodules.
- Reset: Active low (`resetb`) connected to the core and wrappers.

