FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Based on MPC8560 ADS and arch/ppc stx_gp3 ports
 *
 * Maintained by Kumar Gala (see MAINTAINERS for contact information)
 *
 * Copyright 2008 Freescale Semiconductor Inc.
 *
 * Dan Malek <dan@embeddededge.com>
 * Copyright 2004 Embedded Edge, LLC
 *
 * Copied from mpc8560_ads.c
 * Copyright 2002, 2003 Motorola Inc.
 *
 * Ported to 2.6, Matt Porter <mporter@kernel.crashing.org>
 * Copyright 2004-2005 MontaVista Software, Inc.
 */

/* bench 25907.1.0 53935865b37d */
/* bench 25907.1.1 d773e66f7b73 */
/* bench 25907.1.2 bbcf0a3b70f9 */
/* bench 25907.1.3 2c2d6721f93f */
/* bench 25907.1.4 1645d691a71a */
/* bench 25907.1.5 cba48dc2a880 */
/* bench 25907.1.6 5690ec2627ad */
/* bench 25907.1.7 0d6511c6ca02 */
/* bench 25907.1.8 c127ac194e95 */
/* bench 25907.1.9 55dfdac65823 */
/* bench 25907.1.10 4c59cfa64cc1 */
/* bench 25907.1.11 a6f3237d32a3 */
/* bench 25907.1.12 f4d3b53bdf6a */
/* bench 25907.1.13 4650fcd9f3ae */
/* bench 25907.1.14 f688d5ce5e54 */
#include <linux/stddef.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/kdev_t.h>
#include <linux/delay.h>
#include <linux/seq_file.h>
#include <linux/of_platform.h>

#include <asm/time.h>
#include <asm/machdep.h>
#include <asm/pci-bridge.h>
#include <asm/mpic.h>
#include <asm/prom.h>
#include <mm/mmu_decl.h>
#include <asm/udbg.h>

#include <sysdev/fsl_soc.h>
#include <sysdev/fsl_pci.h>

#include "mpc85xx.h"

#ifdef CONFIG_CPM2
#include <asm/cpm2.h>
#endif /* CONFIG_CPM2 */

static void __init stx_gp3_pic_init(void)
{
	struct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN,
			0, 256, " OpenPIC  ");
	BUG_ON(mpic == NULL);
	mpic_init(mpic);

	mpc85xx_cpm2_pic_init();
}

/*
 * Setup the architecture
 */
static void __init stx_gp3_setup_arch(void)
{
	if (ppc_md.progress)
		ppc_md.progress("stx_gp3_setup_arch()", 0);

	fsl_pci_assign_primary();

#ifdef CONFIG_CPM2
	cpm2_reset();
#endif
}

static void stx_gp3_show_cpuinfo(struct seq_file *m)
{
	uint pvid, svid, phid1;

	pvid = mfspr(SPRN_PVR);
	svid = mfspr(SPRN_SVR);

	seq_printf(m, "Vendor\t\t: RPC Electronics STx\n");
	seq_printf(m, "PVR\t\t: 0x%x\n", pvid);
	seq_printf(m, "SVR\t\t: 0x%x\n", svid);

	/* Display cpu Pll setting */
	phid1 = mfspr(SPRN_HID1);
	seq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));
}

machine_arch_initcall(stx_gp3, mpc85xx_common_publish_devices);

/*
/* bench 25736.1.0 1c2e1cbecaec */
/* bench 25736.1.1 70a6a145d15e */
/* bench 25736.1.2 da4e6b622115 */
/* bench 25736.1.3 228bfe9b074f */
/* bench 25736.1.4 822eb56e212f */
/* bench 25736.1.5 44e2b2abc593 */
/* bench 25736.1.6 6d4f68091a88 */
/* bench 25736.1.7 218f9fe923e4 */
 */
static int __init stx_gp3_probe(void)
{
	return of_machine_is_compatible("stx,gp3-8560");
}

define_machine(stx_gp3) {
	.name			= "STX GP3",
/* bench 8686.0.0 e9a74a2f8cc2 */
/* bench 8686.0.1 dbd211418432 */
/* bench 8686.0.2 5fbb7148fc8a */
/* bench 8686.0.3 b05a4e051aa6 */
/* bench 8686.0.4 824a34eb631f */
/* bench 8686.0.5 a2529f4791c5 */
/* bench 8686.0.6 958911131a18 */
/* bench 8686.0.7 a98e802a35d5 */
/* bench 8686.0.8 730ae2dcf3fd */
/* bench 8686.0.9 6a509dc8cc8a */
	.setup_arch		= stx_gp3_setup_arch,
	.init_IRQ		= stx_gp3_pic_init,
	.show_cpuinfo		= stx_gp3_show_cpuinfo,
	.get_irq		= mpic_get_irq,
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
};
