#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May  7 20:28:48 2018
# Process ID: 9688
# Current directory: F:/FPGA_VIVADO/FPGA_GBET/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7972 F:\FPGA_VIVADO\FPGA_GBET\project_1\project_1.xpr
# Log file: F:/FPGA_VIVADO/FPGA_GBET/project_1/vivado.log
# Journal file: F:/FPGA_VIVADO/FPGA_GBET/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'F:/DDR3_HDMI/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'fifo_ddr3_rd_p6' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_ddr3_rd_p6' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fifo_in128_o32_2048' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_in128_o32_2048' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fifo_in32_o128' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_in32_o128' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_ddr3' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_ddr3' (customized with software release 2017.4) has a newer major version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll3_125m' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'pll3_125m' (customized with software release 2017.4) has a newer major version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll2_50M' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'pll2_50M' (customized with software release 2017.4) has a newer major version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll1_50M' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'pll1_50M' (customized with software release 2017.4) has a newer major version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'rd_data' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'rd_data' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'cmd_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cmd_fifo' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'wr_data' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'wr_data' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'A7_ddr3_mig' is locked:
* IP definition 'Memory Interface Generator (MIG 7 Series) (4.0)' for IP 'A7_ddr3_mig' (customized with software release 2017.4) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 969.480 ; gain = 206.398
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {A7_ddr3_mig cmd_fifo fifo_ddr3_rd_p6 fifo_in128_o32_2048 fifo_in32_o128 mult_gen_0 rd_data wr_data}] -log ip_upgrade.log
Upgrading 'A7_ddr3_mig'
INFO: [IP_Flow 19-1972] Upgraded A7_ddr3_mig from Memory Interface Generator (MIG 7 Series) 4.0 to Memory Interface Generator (MIG 7 Series) 4.1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'A7_ddr3_mig'...
Upgrading 'cmd_fifo'
INFO: [IP_Flow 19-3422] Upgraded cmd_fifo (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmd_fifo'...
Upgrading 'fifo_ddr3_rd_p6'
INFO: [IP_Flow 19-3422] Upgraded fifo_ddr3_rd_p6 (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_ddr3_rd_p6'...
Upgrading 'fifo_in128_o32_2048'
INFO: [IP_Flow 19-3422] Upgraded fifo_in128_o32_2048 (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_in128_o32_2048'...
Upgrading 'fifo_in32_o128'
INFO: [IP_Flow 19-3422] Upgraded fifo_in32_o128 (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_in32_o128'...
Upgrading 'mult_gen_0'
INFO: [IP_Flow 19-3422] Upgraded mult_gen_0 (Multiplier 12.0) from revision 13 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
Upgrading 'rd_data'
INFO: [IP_Flow 19-3422] Upgraded rd_data (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rd_data'...
Upgrading 'wr_data'
INFO: [IP_Flow 19-3422] Upgraded wr_data (FIFO Generator 13.2) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_data'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/FPGA_VIVADO/FPGA_GBET/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1052.906 ; gain = 78.586
export_ip_user_files -of_objects [get_ips {A7_ddr3_mig cmd_fifo fifo_ddr3_rd_p6 fifo_in128_o32_2048 fifo_in32_o128 mult_gen_0 rd_data wr_data}] -no_script -sync -force -quiet
generate_target all [get_files  {F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xci F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'A7_ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'A7_ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'A7_ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'A7_ddr3_mig'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_ddr3_rd_p6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_ddr3_rd_p6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_ddr3_rd_p6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_in128_o32_2048'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_in128_o32_2048'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_in128_o32_2048'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_in32_o128'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_in32_o128'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_in32_o128'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rd_data'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rd_data'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rd_data'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wr_data'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wr_data'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wr_data'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.906 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all A7_ddr3_mig] }
catch { config_ip_cache -export [get_ips -all cmd_fifo] }
catch { config_ip_cache -export [get_ips -all fifo_ddr3_rd_p6] }
catch { config_ip_cache -export [get_ips -all fifo_in128_o32_2048] }
catch { config_ip_cache -export [get_ips -all fifo_in32_o128] }
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
catch { config_ip_cache -export [get_ips -all wr_data] }
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xci]
launch_runs -jobs 6 {A7_ddr3_mig_synth_1 cmd_fifo_synth_1 fifo_ddr3_rd_p6_synth_1 fifo_in128_o32_2048_synth_1 fifo_in32_o128_synth_1 mult_gen_0_synth_1 wr_data_synth_1}
[Mon May  7 20:31:19 2018] Launched A7_ddr3_mig_synth_1, cmd_fifo_synth_1, fifo_ddr3_rd_p6_synth_1, fifo_in128_o32_2048_synth_1, fifo_in32_o128_synth_1, mult_gen_0_synth_1, wr_data_synth_1...
Run output will be captured here:
A7_ddr3_mig_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/A7_ddr3_mig_synth_1/runme.log
cmd_fifo_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/cmd_fifo_synth_1/runme.log
fifo_ddr3_rd_p6_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/fifo_ddr3_rd_p6_synth_1/runme.log
fifo_in128_o32_2048_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/fifo_in128_o32_2048_synth_1/runme.log
fifo_in32_o128_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/fifo_in32_o128_synth_1/runme.log
mult_gen_0_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/mult_gen_0_synth_1/runme.log
wr_data_synth_1: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/wr_data_synth_1/runme.log
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xci] -directory F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files -ipstatic_source_dir F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.5/vivado201704} {questa=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.dcp' for cell 'contrl_clk_inst/clk_ddr3_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.dcp' for cell 'contrl_clk_inst/pll_hdmi_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.dcp' for cell 'contrl_clk_inst/pll_rx_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.dcp' for cell 'contrl_clk_inst/pll_tx_int'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig.dcp' for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp' for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp' for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.dcp' for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.dcp' for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.dcp' for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_64x8/ram_64x8.dcp' for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_2048x8/ram_2048x8.dcp' for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
INFO: [Netlist 29-17] Analyzing 594 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. contrl_clk_inst/clk_ddr3_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. contrl_clk_inst/pll_hdmi_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/clk_ddr3_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3/clk_ddr3.edf:296]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/pll_hdmi_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M/pll2_50M.edf:296]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ddr3_cs_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/A7_ddr3_mig.edf:255971]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ddr3_cs_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/A7_ddr3_mig.edf:255972]
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3_board.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3_board.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2074.973 ; gain = 574.027
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m_board.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m_board.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M_board.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M_board.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M_board.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M_board.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc:246]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc:247]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc:248]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Parsing XDC File [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6_clocks.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6_clocks.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048_clocks.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048_clocks.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128_clocks.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128_clocks.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 108 instances

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 2122.574 ; gain = 998.902
report_ip_status -name ip_status 
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2167.473 ; gain = 44.898
set_property flow {Vivado Synthesis 2018} [get_runs synth_1]
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_64x8/ram_64x8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xci' is already up-to-date
[Mon May  7 20:47:07 2018] Launched synth_1...
Run output will be captured here: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2327.945 ; gain = 11.238
set_property flow {Vivado Implementation 2018} [get_runs impl_1]
set_property strategy Performance_NetDelay_low [get_runs impl_1]
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_64x8/ram_64x8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May  7 21:09:30 2018] Launched impl_1...
Run output will be captured here: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 481 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/clk_ddr3_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3/clk_ddr3.edf:296]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/pll_hdmi_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M/pll2_50M.edf:296]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.082 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 108 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2638.227 ; gain = 309.203
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2679.305 ; gain = 37.961
set_property strategy Performance_Explore [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_64x8/ram_64x8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May  7 21:31:14 2018] Launched impl_1...
Run output will be captured here: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2846.473 ; gain = 162.840
refresh_design
INFO: [Netlist 29-17] Analyzing 481 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/clk_ddr3_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3/clk_ddr3.edf:296]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/pll_hdmi_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M/pll2_50M.edf:296]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2906.410 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2906.410 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.410 ; gain = 52.063
set_property is_global_include true [get_files  F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v]
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'set_property is_global_include true [get_files  F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v]'
report_bus_skew -delay_type min_max -max_paths 10 -name bus_skew_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_cdc -name cdc_1
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-433] Consider using Xilinx recommended XPM_CDC modules to avoid Critical severities
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2915.902 ; gain = 2.637
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2952.188 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_64x8/ram_64x8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xci' is already up-to-date
[Mon May  7 22:22:18 2018] Launched synth_1...
Run output will be captured here: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/synth_1/runme.log
current_design synth_1
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.dcp' for cell 'contrl_clk_inst/clk_ddr3_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.dcp' for cell 'contrl_clk_inst/pll_hdmi_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.dcp' for cell 'contrl_clk_inst/pll_rx_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.dcp' for cell 'contrl_clk_inst/pll_tx_int'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig.dcp' for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp' for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp' for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.dcp' for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.dcp' for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.dcp' for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_64x8/ram_64x8.dcp' for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/ram_2048x8/ram_2048x8.dcp' for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. contrl_clk_inst/clk_ddr3_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. contrl_clk_inst/pll_hdmi_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/clk_ddr3_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3/clk_ddr3.edf:296]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/pll_hdmi_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M/pll2_50M.edf:296]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ddr3_cs_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/A7_ddr3_mig.edf:255971]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ddr3_cs_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/A7_ddr3_mig.edf:255972]
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3_board.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3_board.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m_board.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m_board.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll3_125m/pll3_125m.xdc] for cell 'contrl_clk_inst/pll_rx_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M_board.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M_board.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M_board.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M_board.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xdc:57]
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll1_50M/pll1_50M.xdc] for cell 'contrl_clk_inst/pll_tx_int/inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc:246]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc:247]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc:248]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/user_design/constraints/A7_ddr3_mig.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Parsing XDC File [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/constrs_1/new/abc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data.dcp'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/cmd_fifo/cmd_fifo_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6_clocks.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_ddr3_rd_p6/fifo_ddr3_rd_p6_clocks.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048_clocks.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in128_o32_2048/fifo_in128_o32_2048_clocks.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128_clocks.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/fifo_in32_o128/fifo_in32_o128_clocks.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0'
Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Finished Parsing XDC File [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/wr_data/wr_data_clocks.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.313 ; gain = 58.125
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.313 ; gain = 0.000
exit
ERROR: [Common 17-190] Invalid Tcl eval of 'current_design impl_1' during processing of event '303'.
