simple_soc verilog core
=======================
Learning verilog by example!

Verilog implementation of our Simple SoC design

(Don't use this code as a reference, its almost certainly very wrong-writen verilog)