Analysis & Synthesis report for ziggHard
Wed May 18 14:38:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated
 17. Parameter Settings for User Entity Instance: ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: ZHdata:c1|mult2:c8|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: ZHdata:c1|mult1:c7|lpm_mult:Mult0
 20. altsyncram Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ZHcontrol:c2"
 23. Port Connectivity Checks: "ZHdata:c1|Vxu:cU0"
 24. Port Connectivity Checks: "ZHdata:c1|comp2:c11"
 25. Port Connectivity Checks: "ZHdata:c1|comp1:c10"
 26. Port Connectivity Checks: "ZHdata:c1|add1:c9"
 27. Port Connectivity Checks: "ZHdata:c1|mult2:c8"
 28. Port Connectivity Checks: "ZHdata:c1|mult1:c7"
 29. Port Connectivity Checks: "ZHdata:c1|zighardLUT:c6"
 30. Port Connectivity Checks: "ZHdata:c1|LFSR_33:c5"
 31. Port Connectivity Checks: "ZHdata:c1|V3:c3"
 32. Port Connectivity Checks: "ZHdata:c1|V2:c2"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 18 14:38:12 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ziggHard                                    ;
; Top-level Entity Name              ; ziggHard                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 503                                         ;
;     Total combinational functions  ; 412                                         ;
;     Dedicated logic registers      ; 272                                         ;
; Total registers                    ; 272                                         ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ziggHard           ; ziggHard           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; qCounter.vhd                     ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd           ;         ;
; ziggHard.vhd                     ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd           ;         ;
; ZHcontrol.vhd                    ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd          ;         ;
; Mux1.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd               ;         ;
; ZHdata.vhd                       ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd             ;         ;
; mux2.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd               ;         ;
; mux4.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd               ;         ;
; mux5.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd               ;         ;
; mux7.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd               ;         ;
; mux8.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd               ;         ;
; mux10.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd              ;         ;
; mux11.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd              ;         ;
; mux13.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd              ;         ;
; mux14.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd              ;         ;
; mult1.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd              ;         ;
; mult2.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd              ;         ;
; comp1.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd              ;         ;
; add1.vhd                         ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd               ;         ;
; comp2.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd              ;         ;
; mux16.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd              ;         ;
; mux18.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd              ;         ;
; mux20.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd              ;         ;
; mux22.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd              ;         ;
; mux24.vhd                        ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd              ;         ;
; V1.vhd                           ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd                 ;         ;
; V2.vhd                           ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd                 ;         ;
; V3.vhd                           ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd                 ;         ;
; V4.vhd                           ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd                 ;         ;
; LFSR_33.vhd                      ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd            ;         ;
; zighardLUT.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd         ;         ;
; Vxu.vhd                          ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Vxu.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_s1u3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/altsyncram_s1u3.tdf ;         ;
; ziggurat_lut.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggurat_lut.mif       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_36t.tdf        ;         ;
; db/mult_06t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_06t.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 503       ;
;                                             ;           ;
; Total combinational functions               ; 412       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 172       ;
;     -- 3 input functions                    ; 139       ;
;     -- <=2 input functions                  ; 101       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 313       ;
;     -- arithmetic mode                      ; 99        ;
;                                             ;           ;
; Total registers                             ; 272       ;
;     -- Dedicated logic registers            ; 272       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 62        ;
; Total memory bits                           ; 4096      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 255       ;
; Total fan-out                               ; 2554      ;
; Average fan-out                             ; 3.08      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
; |ziggHard                                    ; 412 (1)             ; 272 (0)                   ; 4096        ; 4            ; 0       ; 2         ; 62   ; 0            ; |ziggHard                                                                                        ; ziggHard        ; work         ;
;    |ZHcontrol:c2|                            ; 116 (89)            ; 109 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHcontrol:c2                                                                           ; ZHcontrol       ; work         ;
;       |qCounter:Q|                           ; 27 (27)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHcontrol:c2|qCounter:Q                                                                ; qCounter        ; work         ;
;    |ZHdata:c1|                               ; 295 (2)             ; 163 (0)                   ; 4096        ; 4            ; 0       ; 2         ; 0    ; 0            ; |ziggHard|ZHdata:c1                                                                              ; ZHdata          ; work         ;
;       |LFSR_33:c5|                           ; 14 (14)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|LFSR_33:c5                                                                   ; LFSR_33         ; work         ;
;       |V1:c1|                                ; 16 (0)              ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V1:c1                                                                        ; V1              ; work         ;
;          |mux16:c1|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V1:c1|mux16:c1                                                               ; mux16           ; work         ;
;       |V2:c2|                                ; 16 (0)              ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V2:c2                                                                        ; V2              ; work         ;
;          |mux18:c1|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V2:c2|mux18:c1                                                               ; mux18           ; work         ;
;       |V3:c3|                                ; 17 (9)              ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V3:c3                                                                        ; V3              ; work         ;
;          |mux20:c1|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V3:c3|mux20:c1                                                               ; mux20           ; work         ;
;       |V4:c4|                                ; 16 (0)              ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V4:c4                                                                        ; V4              ; work         ;
;          |mux22:c1|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|V4:c4|mux22:c1                                                               ; mux22           ; work         ;
;       |Vxu:c13|                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|Vxu:c13                                                                      ; Vxu             ; work         ;
;       |Vxu:cU0|                              ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|Vxu:cU0                                                                      ; Vxu             ; work         ;
;       |Vxu:cxiplus|                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|Vxu:cxiplus                                                                  ; Vxu             ; work         ;
;       |add1:c9|                              ; 73 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|add1:c9                                                                      ; add1            ; work         ;
;          |mux7:c1|                           ; 57 (57)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|add1:c9|mux7:c1                                                              ; mux7            ; work         ;
;       |comp1:c10|                            ; 11 (11)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|comp1:c10                                                                    ; comp1           ; work         ;
;       |comp2:c11|                            ; 65 (25)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|comp2:c11                                                                    ; comp2           ; work         ;
;          |mux13:c1|                          ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|comp2:c11|mux13:c1                                                           ; mux13           ; work         ;
;          |mux14:c2|                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|comp2:c11|mux14:c2                                                           ; mux14           ; work         ;
;       |mult1:c7|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult1:c7                                                                     ; mult1           ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult1:c7|lpm_mult:Mult0                                                      ; lpm_mult        ; work         ;
;             |mult_06t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult1:c7|lpm_mult:Mult0|mult_06t:auto_generated                              ; mult_06t        ; work         ;
;       |mult2:c8|                             ; 48 (0)              ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult2:c8                                                                     ; mult2           ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult2:c8|lpm_mult:Mult0                                                      ; lpm_mult        ; work         ;
;             |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult2:c8|lpm_mult:Mult0|mult_36t:auto_generated                              ; mult_36t        ; work         ;
;          |mux4:c1|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult2:c8|mux4:c1                                                             ; mux4            ; work         ;
;          |mux5:c2|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mult2:c8|mux5:c2                                                             ; mux5            ; work         ;
;       |mux24:c12|                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|mux24:c12                                                                    ; mux24           ; work         ;
;       |zighardLUT:c6|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|zighardLUT:c6                                                                ; zighardLUT      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_s1u3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ziggHard|ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated ; altsyncram_s1u3 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+---------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+
; ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; Ziggurat_LUT.mif ;
+---------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |ziggHard|ZHdata:c1|zighardLUT:c6 ; zighardLUT.vhd  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; ZHdata:c1|add1:c9|mux7:c1|output[15]                ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[14]                ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[13]                ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[12]                ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[11]                ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[10]                ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[9]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[8]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[7]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[6]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[5]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[4]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[3]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[2]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[1]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; ZHdata:c1|add1:c9|mux7:c1|output[0]                 ; ZHdata:c1|add1:c9|mux7:c1|output[15] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ZHdata:c1|Vxu:cU0|xuoutV[15]           ; Stuck at GND due to stuck port data_in ;
; ZHcontrol:c2|isouttemp[7]              ; Merged with ZHcontrol:c2|isOut[7]      ;
; ZHcontrol:c2|isouttemp[6]              ; Merged with ZHcontrol:c2|isOut[6]      ;
; ZHcontrol:c2|isouttemp[5]              ; Merged with ZHcontrol:c2|isOut[5]      ;
; ZHcontrol:c2|isouttemp[4]              ; Merged with ZHcontrol:c2|isOut[4]      ;
; ZHcontrol:c2|isouttemp[3]              ; Merged with ZHcontrol:c2|isOut[3]      ;
; ZHcontrol:c2|isouttemp[2]              ; Merged with ZHcontrol:c2|isOut[2]      ;
; ZHcontrol:c2|isouttemp[1]              ; Merged with ZHcontrol:c2|isOut[1]      ;
; ZHcontrol:c2|isouttemp[0]              ; Merged with ZHcontrol:c2|isOut[0]      ;
; ZHcontrol:c2|isouttemp[8]              ; Merged with ZHcontrol:c2|isOut[8]      ;
; ZHcontrol:c2|isouttemp[9]              ; Merged with ZHcontrol:c2|isOut[9]      ;
; ZHcontrol:c2|isouttemp[10]             ; Merged with ZHcontrol:c2|isOut[10]     ;
; ZHcontrol:c2|isouttemp[11]             ; Merged with ZHcontrol:c2|isOut[11]     ;
; ZHcontrol:c2|isouttemp[12]             ; Merged with ZHcontrol:c2|isOut[12]     ;
; ZHcontrol:c2|isouttemp[13]             ; Merged with ZHcontrol:c2|isOut[13]     ;
; ZHcontrol:c2|isouttemp[14]             ; Merged with ZHcontrol:c2|isOut[14]     ;
; ZHcontrol:c2|isouttemp[15]             ; Merged with ZHcontrol:c2|isOut[15]     ;
; ZHcontrol:c2|isouttemp[16]             ; Merged with ZHcontrol:c2|isOut[16]     ;
; ZHcontrol:c2|isouttemp[17]             ; Merged with ZHcontrol:c2|isOut[17]     ;
; ZHcontrol:c2|isouttemp[18]             ; Merged with ZHcontrol:c2|isOut[18]     ;
; ZHcontrol:c2|isouttemp[19]             ; Merged with ZHcontrol:c2|isOut[19]     ;
; ZHcontrol:c2|isouttemp[20]             ; Merged with ZHcontrol:c2|isOut[20]     ;
; ZHcontrol:c2|U0en                      ; Merged with ZHcontrol:c2|Xiplusen      ;
; ZHcontrol:c2|mux22_23[0]               ; Merged with ZHcontrol:c2|mux1_3[0]     ;
; ZHcontrol:c2|mux22_23[1]               ; Merged with ZHcontrol:c2|mux1_3[1]     ;
; ZHcontrol:c2|mux16_17[0]               ; Stuck at VCC due to stuck port data_in ;
; ZHcontrol:c2|mux10_12[1]               ; Merged with ZHcontrol:c2|mux10_12[0]   ;
; ZHcontrol:c2|mux1_3[1]                 ; Merged with ZHcontrol:c2|mux1_3[0]     ;
; Total Number of Removed Registers = 28 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 272   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 221   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ZHdata:c1|LFSR_33:c5|clk2              ; 34      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ziggHard|ZHdata:c1|V1:c1|xi_out_youtV[9]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ziggHard|ZHdata:c1|V3:c3|i_ys1_fxoutV[8]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ziggHard|ZHdata:c1|V3:c3|i_ys1_fxoutV[1]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ziggHard|ZHdata:c1|V3:c3|i_ys1_fxoutV[13]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ziggHard|ZHdata:c1|V4:c4|U1A_xusqoutV[7]         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ziggHard|ZHdata:c1|V2:c2|U1_fxs1outV[13]         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux18_19[0]                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux20_21[0]                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux7_9[1]                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux16_17[1]                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux13_15[1]                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux10_12[1]                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux4_6[0]                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |ziggHard|ZHcontrol:c2|mux1_3[1]                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|mult2:c8|mux5:c2|output[4]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|mult2:c8|mux4:c1|output[0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|comp2:c11|mux13:c1|output[6]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|comp2:c11|mux14:c2|output[12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|comp1:c10|mux10:c1|output[10] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|add1:c9|mux7:c1|output[14]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ziggHard|ZHdata:c1|add1:c9|mux7:c1|output[4]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------+
; Parameter Name                     ; Value                  ; Type                                   ;
+------------------------------------+------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                ;
; WIDTH_A                            ; 16                     ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                ;
; WIDTH_B                            ; 16                     ; Signed Integer                         ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                         ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; Ziggurat_LUT.mif       ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_s1u3        ; Untyped                                ;
+------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ZHdata:c1|mult2:c8|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ZHdata:c1|mult1:c7|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 2                                 ;
; Entity Instance                       ; ZHdata:c1|mult2:c8|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                ;
;     -- LPM_WIDTHB                     ; 16                                ;
;     -- LPM_WIDTHP                     ; 32                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; ZHdata:c1|mult1:c7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 16                                ;
;     -- LPM_WIDTHP                     ; 26                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ZHcontrol:c2"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; isval ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|Vxu:cU0" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; xuinv[15] ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|comp2:c11"        ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; twofivefivein[7..0]  ; Input ; Info     ; Stuck at VCC ;
; twofivefivein[15..8] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|comp1:c10" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; zeroin      ; Input ; Info     ; Stuck at GND   ;
; a0in[5..2]  ; Input ; Info     ; Stuck at VCC   ;
; a0in[15..6] ; Input ; Info     ; Stuck at GND   ;
; a0in[1..0]  ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|add1:c9"    ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; iin[15..8]     ; Input ; Info     ; Stuck at GND ;
; onein[15..1]   ; Input ; Info     ; Stuck at GND ;
; onein[0]       ; Input ; Info     ; Stuck at VCC ;
; ymaxin[13..12] ; Input ; Info     ; Stuck at VCC ;
; ymaxin[9..8]   ; Input ; Info     ; Stuck at VCC ;
; ymaxin[3..0]   ; Input ; Info     ; Stuck at VCC ;
; ymaxin[15..14] ; Input ; Info     ; Stuck at GND ;
; ymaxin[11..10] ; Input ; Info     ; Stuck at GND ;
; ymaxin[7..4]   ; Input ; Info     ; Stuck at GND ;
; yintin[13..12] ; Input ; Info     ; Stuck at VCC ;
; yintin[9..8]   ; Input ; Info     ; Stuck at VCC ;
; yintin[3..0]   ; Input ; Info     ; Stuck at VCC ;
; yintin[15..14] ; Input ; Info     ; Stuck at GND ;
; yintin[11..10] ; Input ; Info     ; Stuck at GND ;
; yintin[7..4]   ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|mult2:c8"   ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; gradin[15..13] ; Input ; Info     ; Stuck at VCC ;
; gradin[10..9]  ; Input ; Info     ; Stuck at VCC ;
; gradin[6..4]   ; Input ; Info     ; Stuck at VCC ;
; gradin[2..0]   ; Input ; Info     ; Stuck at VCC ;
; gradin[12..11] ; Input ; Info     ; Stuck at GND ;
; gradin[8..7]   ; Input ; Info     ; Stuck at GND ;
; gradin[3]      ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|mult1:c7"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; ain[15..7]    ; Input ; Info     ; Stuck at GND ;
; ain[5..0]     ; Input ; Info     ; Stuck at GND ;
; ain[6]        ; Input ; Info     ; Stuck at VCC ;
; ymmyin[15..9] ; Input ; Info     ; Stuck at GND ;
; ymmyin[7..6]  ; Input ; Info     ; Stuck at GND ;
; ymmyin[8]     ; Input ; Info     ; Stuck at VCC ;
; ymmyin[5]     ; Input ; Info     ; Stuck at VCC ;
; ymmyin[4]     ; Input ; Info     ; Stuck at GND ;
; ymmyin[3]     ; Input ; Info     ; Stuck at VCC ;
; ymmyin[2]     ; Input ; Info     ; Stuck at GND ;
; ymmyin[1]     ; Input ; Info     ; Stuck at VCC ;
; ymmyin[0]     ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|zighardLUT:c6" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; data_a ; Input ; Info     ; Stuck at GND            ;
; data_b ; Input ; Info     ; Stuck at GND            ;
+--------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|LFSR_33:c5"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|V3:c3"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; iinv[15..8] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "ZHdata:c1|V2:c2" ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; u1inv[15] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 62                          ;
; cycloneiii_ff         ; 272                         ;
;     ENA               ; 205                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 50                          ;
; cycloneiii_lcell_comb ; 412                         ;
;     arith             ; 99                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 39                          ;
;     normal            ; 313                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 172                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.90                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 18 14:37:43 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file qcounter.vhd
    Info (12022): Found design unit 1: qCounter-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd Line: 21
    Info (12023): Found entity 1: qCounter File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file zigghard.vhd
    Info (12022): Found design unit 1: ziggHard-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd Line: 14
    Info (12023): Found entity 1: ziggHard File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file zhcontrol.vhd
    Info (12022): Found design unit 1: ZHcontrol-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 37
    Info (12023): Found entity 1: ZHcontrol File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux1.vhd
    Info (12022): Found design unit 1: Mux1-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd Line: 13
    Info (12023): Found entity 1: Mux1 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file zhdata.vhd
    Info (12022): Found design unit 1: ZHdata-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 28
    Info (12023): Found entity 1: ZHdata File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd Line: 13
    Info (12023): Found entity 1: mux2 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: mux3-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd Line: 13
    Info (12023): Found entity 1: mux3 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd Line: 13
    Info (12023): Found entity 1: mux4 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux6.vhd
    Info (12022): Found design unit 1: mux6-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd Line: 13
    Info (12023): Found entity 1: mux6 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux5.vhd
    Info (12022): Found design unit 1: mux5-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd Line: 13
    Info (12023): Found entity 1: mux5 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux7.vhd
    Info (12022): Found design unit 1: mux7-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 13
    Info (12023): Found entity 1: mux7 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: mux8-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd Line: 13
    Info (12023): Found entity 1: mux8 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux9.vhd
    Info (12022): Found design unit 1: mux9-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd Line: 13
    Info (12023): Found entity 1: mux9 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux10.vhd
    Info (12022): Found design unit 1: mux10-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd Line: 13
    Info (12023): Found entity 1: mux10 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux11.vhd
    Info (12022): Found design unit 1: mux11-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd Line: 13
    Info (12023): Found entity 1: mux11 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux12.vhd
    Info (12022): Found design unit 1: mux12-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd Line: 13
    Info (12023): Found entity 1: mux12 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux13.vhd
    Info (12022): Found design unit 1: mux13-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd Line: 13
    Info (12023): Found entity 1: mux13 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux14.vhd
    Info (12022): Found design unit 1: mux14-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd Line: 13
    Info (12023): Found entity 1: mux14 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux15.vhd
    Info (12022): Found design unit 1: mux15-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd Line: 13
    Info (12023): Found entity 1: mux15 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mult1.vhd
    Info (12022): Found design unit 1: mult1-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 14
    Info (12023): Found entity 1: mult1 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 5
Warning (12090): Entity "mult2" obtained from "mult2.vhd" instead of from Quartus Prime megafunction library File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mult2.vhd
    Info (12022): Found design unit 1: mult2-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 14
    Info (12023): Found entity 1: mult2 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comp1.vhd
    Info (12022): Found design unit 1: comp1-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd Line: 14
    Info (12023): Found entity 1: comp1 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file add1.vhd
    Info (12022): Found design unit 1: add1-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd Line: 14
    Info (12023): Found entity 1: add1 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comp2.vhd
    Info (12022): Found design unit 1: comp2-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd Line: 14
    Info (12023): Found entity 1: comp2 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux16.vhd
    Info (12022): Found design unit 1: mux16-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd Line: 13
    Info (12023): Found entity 1: mux16 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux17.vhd
    Info (12022): Found design unit 1: mux17-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd Line: 13
    Info (12023): Found entity 1: mux17 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux18.vhd
    Info (12022): Found design unit 1: mux18-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd Line: 13
    Info (12023): Found entity 1: mux18 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux19.vhd
    Info (12022): Found design unit 1: mux19-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd Line: 13
    Info (12023): Found entity 1: mux19 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux20.vhd
    Info (12022): Found design unit 1: mux20-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd Line: 13
    Info (12023): Found entity 1: mux20 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: mux21-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd Line: 13
    Info (12023): Found entity 1: mux21 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux22.vhd
    Info (12022): Found design unit 1: mux22-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd Line: 13
    Info (12023): Found entity 1: mux22 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux23.vhd
    Info (12022): Found design unit 1: mux23-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd Line: 13
    Info (12023): Found entity 1: mux23 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux24.vhd
    Info (12022): Found design unit 1: mux24-bhv File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd Line: 14
    Info (12023): Found entity 1: mux24 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file v1.vhd
    Info (12022): Found design unit 1: V1-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd Line: 15
    Info (12023): Found entity 1: V1 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file v2.vhd
    Info (12022): Found design unit 1: V2-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd Line: 15
    Info (12023): Found entity 1: V2 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file v3.vhd
    Info (12022): Found design unit 1: V3-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd Line: 15
    Info (12023): Found entity 1: V3 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file v4.vhd
    Info (12022): Found design unit 1: V4-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd Line: 15
    Info (12023): Found entity 1: V4 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lfsr_33.vhd
    Info (12022): Found design unit 1: LFSR_33-Behavioral File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd Line: 11
    Info (12023): Found entity 1: LFSR_33 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file zighardlut.vhd
    Info (12022): Found design unit 1: zighardlut-SYN File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd Line: 58
    Info (12023): Found entity 1: zighardLUT File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file zigghard_tb.vhd
    Info (12022): Found design unit 1: zigghard_tb-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zigghard_tb.vhd Line: 11
    Info (12023): Found entity 1: zigghard_tb File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zigghard_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vxu.vhd
    Info (12022): Found design unit 1: Vxu-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Vxu.vhd Line: 14
    Info (12023): Found entity 1: Vxu File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Vxu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vd.vhd
    Info (12022): Found design unit 1: VD-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/VD.vhd Line: 14
    Info (12023): Found entity 1: VD File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/VD.vhd Line: 5
Info (12127): Elaborating entity "ziggHard" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ziggHard.vhd(71): object "valSig" assigned a value but never read File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd Line: 71
Info (12128): Elaborating entity "ZHdata" for hierarchy "ZHdata:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at ZHdata.vhd(24): used implicit default value for signal "NC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(168): used explicit default value for signal "da" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 168
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(169): used explicit default value for signal "db" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at ZHdata.vhd(170): used implicit default value for signal "ea" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 170
Warning (10541): VHDL Signal Declaration warning at ZHdata.vhd(170): used implicit default value for signal "eb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 170
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(179): used explicit default value for signal "A" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 179
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(181): used explicit default value for signal "YmmYmminus1" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at ZHdata.vhd(183): used implicit default value for signal "xu" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 183
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(187): used explicit default value for signal "GRAD" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 187
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(189): used explicit default value for signal "one" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 189
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(191): used explicit default value for signal "ymax" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 191
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(193): used explicit default value for signal "yint" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 193
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(195): used explicit default value for signal "zero" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 195
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(197): used explicit default value for signal "A0" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 197
Warning (10540): VHDL Signal Declaration warning at ZHdata.vhd(199): used explicit default value for signal "twofivefive" because signal was never assigned a value File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 199
Info (12128): Elaborating entity "V1" for hierarchy "ZHdata:c1|V1:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 216
Info (12128): Elaborating entity "mux16" for hierarchy "ZHdata:c1|V1:c1|mux16:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd Line: 36
Info (12128): Elaborating entity "V2" for hierarchy "ZHdata:c1|V2:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 217
Info (12128): Elaborating entity "mux18" for hierarchy "ZHdata:c1|V2:c2|mux18:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd Line: 39
Info (12128): Elaborating entity "V3" for hierarchy "ZHdata:c1|V3:c3" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 218
Info (12128): Elaborating entity "mux20" for hierarchy "ZHdata:c1|V3:c3|mux20:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd Line: 40
Info (12128): Elaborating entity "V4" for hierarchy "ZHdata:c1|V4:c4" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 219
Info (12128): Elaborating entity "mux22" for hierarchy "ZHdata:c1|V4:c4|mux22:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd Line: 42
Info (12128): Elaborating entity "LFSR_33" for hierarchy "ZHdata:c1|LFSR_33:c5" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 220
Info (12128): Elaborating entity "zighardLUT" for hierarchy "ZHdata:c1|zighardLUT:c6" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 221
Info (12128): Elaborating entity "altsyncram" for hierarchy "ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd Line: 67
Info (12133): Instantiated megafunction "ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Ziggurat_LUT.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1u3.tdf
    Info (12023): Found entity 1: altsyncram_s1u3 File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/altsyncram_s1u3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s1u3" for hierarchy "ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mult1" for hierarchy "ZHdata:c1|mult1:c7" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 222
Warning (10492): VHDL Process Statement warning at mult1.vhd(56): signal "mux1out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 56
Warning (10492): VHDL Process Statement warning at mult1.vhd(56): signal "mux2out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 56
Info (12128): Elaborating entity "Mux1" for hierarchy "ZHdata:c1|mult1:c7|Mux1:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 46
Info (12128): Elaborating entity "mux2" for hierarchy "ZHdata:c1|mult1:c7|mux2:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 47
Info (12128): Elaborating entity "mult2" for hierarchy "ZHdata:c1|mult2:c8" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 223
Warning (10492): VHDL Process Statement warning at mult2.vhd(53): signal "muxctrl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 53
Warning (10492): VHDL Process Statement warning at mult2.vhd(54): signal "mux1out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 54
Warning (10492): VHDL Process Statement warning at mult2.vhd(54): signal "mux2out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 54
Warning (10492): VHDL Process Statement warning at mult2.vhd(56): signal "muxctrl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 56
Warning (10492): VHDL Process Statement warning at mult2.vhd(57): signal "mux1out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 57
Warning (10492): VHDL Process Statement warning at mult2.vhd(57): signal "mux2out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 57
Warning (10492): VHDL Process Statement warning at mult2.vhd(60): signal "mux1out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 60
Warning (10492): VHDL Process Statement warning at mult2.vhd(60): signal "mux2out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 60
Info (12128): Elaborating entity "mux4" for hierarchy "ZHdata:c1|mult2:c8|mux4:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 46
Info (12128): Elaborating entity "mux5" for hierarchy "ZHdata:c1|mult2:c8|mux5:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 47
Info (12128): Elaborating entity "add1" for hierarchy "ZHdata:c1|add1:c9" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 224
Info (12128): Elaborating entity "mux7" for hierarchy "ZHdata:c1|add1:c9|mux7:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at mux7.vhd(22): object "outTemp" assigned a value but never read File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 22
Warning (10631): VHDL Process Statement warning at mux7.vhd(19): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[0]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[1]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[2]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[3]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[4]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[5]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[6]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[7]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[8]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[9]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[10]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[11]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[12]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[13]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[14]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (10041): Inferred latch for "output[15]" at mux7.vhd(19) File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
Info (12128): Elaborating entity "mux8" for hierarchy "ZHdata:c1|add1:c9|mux8:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd Line: 47
Info (12128): Elaborating entity "comp1" for hierarchy "ZHdata:c1|comp1:c10" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 225
Info (12128): Elaborating entity "mux10" for hierarchy "ZHdata:c1|comp1:c10|mux10:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd Line: 47
Info (12128): Elaborating entity "mux11" for hierarchy "ZHdata:c1|comp1:c10|mux11:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd Line: 48
Info (12128): Elaborating entity "comp2" for hierarchy "ZHdata:c1|comp2:c11" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 226
Info (12128): Elaborating entity "mux13" for hierarchy "ZHdata:c1|comp2:c11|mux13:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd Line: 46
Info (12128): Elaborating entity "mux14" for hierarchy "ZHdata:c1|comp2:c11|mux14:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd Line: 47
Info (12128): Elaborating entity "mux24" for hierarchy "ZHdata:c1|mux24:c12" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 227
Info (12128): Elaborating entity "Vxu" for hierarchy "ZHdata:c1|Vxu:c13" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd Line: 228
Info (12128): Elaborating entity "ZHcontrol" for hierarchy "ZHcontrol:c2" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at ZHcontrol.vhd(25): used implicit default value for signal "mux_24" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at ZHcontrol.vhd(26): used implicit default value for signal "isVal" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at ZHcontrol.vhd(40): object "NC" assigned a value but never read File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 40
Info (12128): Elaborating entity "qCounter" for hierarchy "ZHcontrol:c2|qCounter:Q" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 59
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ZHdata:c1|mult2:c8|Mult0" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 60
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ZHdata:c1|mult1:c7|Mult0" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 56
Info (12130): Elaborated megafunction instantiation "ZHdata:c1|mult2:c8|lpm_mult:Mult0" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 60
Info (12133): Instantiated megafunction "ZHdata:c1|mult2:c8|lpm_mult:Mult0" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_36t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ZHdata:c1|mult1:c7|lpm_mult:Mult0" File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 56
Info (12133): Instantiated megafunction "ZHdata:c1|mult1:c7|lpm_mult:Mult0" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd Line: 56
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_06t.tdf
    Info (12023): Found entity 1: mult_06t File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_06t.tdf Line: 28
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[15] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[14] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[13] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[12] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[11] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[10] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[9] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[8] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[7] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[6] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[5] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[4] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[3] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[2] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[1] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Warning (13012): Latch ZHdata:c1|add1:c9|mux7:c1|output[0] has unsafe behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2|mux7_9[0] File: C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 612 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 530 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Wed May 18 14:38:13 2022
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:23


