INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/project_1.gen/sources_1/ip/WEIGHT_ROW_MEM/sim/WEIGHT_ROW_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WEIGHT_ROW_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/project_1.gen/sources_1/ip/IA_ROW_MEM/sim/IA_ROW_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IA_ROW_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/project_1.gen/sources_1/ip/WEIGHT_MEM/sim/WEIGHT_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WEIGHT_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/project_1.gen/sources_1/ip/INPUT_MEM/sim/INPUT_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPUT_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/act_n_weight_ctrlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module act_n_weight_ctrlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/dense_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsung/senior_project/VIVADO/project_1/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol input_ena, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:131]
INFO: [VRFC 10-2458] undeclared symbol input_wea, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:131]
INFO: [VRFC 10-2458] undeclared symbol input_addra, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:132]
INFO: [VRFC 10-2458] undeclared symbol input_dina, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:133]
INFO: [VRFC 10-2458] undeclared symbol tot_weight_ena, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:136]
INFO: [VRFC 10-2458] undeclared symbol tot_weight_wea, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:136]
INFO: [VRFC 10-2458] undeclared symbol tot_weight_addra, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:137]
INFO: [VRFC 10-2458] undeclared symbol tot_weight_dina, assumed default net type wire [C:/minsung/senior_project/VIVADO/project_1/top_tb.v:138]
