{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527988302810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527988302815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  2 21:11:42 2018 " "Processing started: Sat Jun  2 21:11:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527988302815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527988302815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l3p3 -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off l3p3 -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527988302815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527988303764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527988303765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 12 12 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU7to1 " "Found entity 2: ALU7to1" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "3 rippleadder " "Found entity 3: rippleadder" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "4 fulladder " "Found entity 4: fulladder" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "5 hexdisplay " "Found entity 5: hexdisplay" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "6 segment_0 " "Found entity 6: segment_0" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment_1 " "Found entity 7: segment_1" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment_2 " "Found entity 8: segment_2" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment_3 " "Found entity 9: segment_3" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment_4 " "Found entity 10: segment_4" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "11 segment_5 " "Found entity 11: segment_5" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""} { "Info" "ISGN_ENTITY_NAME" "12 segment_6 " "Found entity 12: segment_6" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527988315990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527988315990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527988315994 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] ALU.v(4) " "Output port \"LEDR\[9..8\]\" at ALU.v(4) has no driver" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527988315997 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU7to1 ALU7to1:a1 " "Elaborating entity \"ALU7to1\" for hierarchy \"ALU7to1:a1\"" {  } { { "ALU.v" "a1" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f ALU.v(101) " "Verilog HDL or VHDL warning at ALU.v(101): object \"f\" assigned a value but never read" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527988316075 "|ALU|ALU7to1:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleadder ALU7to1:a1\|rippleadder:a1 " "Elaborating entity \"rippleadder\" for hierarchy \"ALU7to1:a1\|rippleadder:a1\"" {  } { { "ALU.v" "a1" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU7to1:a1\|rippleadder:a1\|fulladder:u0 " "Elaborating entity \"fulladder\" for hierarchy \"ALU7to1:a1\|rippleadder:a1\|fulladder:u0\"" {  } { { "ALU.v" "u0" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay hexdisplay:h0 " "Elaborating entity \"hexdisplay\" for hierarchy \"hexdisplay:h0\"" {  } { { "ALU.v" "h0" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_0 hexdisplay:h0\|segment_0:u0 " "Elaborating entity \"segment_0\" for hierarchy \"hexdisplay:h0\|segment_0:u0\"" {  } { { "ALU.v" "u0" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_1 hexdisplay:h0\|segment_1:u1 " "Elaborating entity \"segment_1\" for hierarchy \"hexdisplay:h0\|segment_1:u1\"" {  } { { "ALU.v" "u1" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_2 hexdisplay:h0\|segment_2:u2 " "Elaborating entity \"segment_2\" for hierarchy \"hexdisplay:h0\|segment_2:u2\"" {  } { { "ALU.v" "u2" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988316870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_3 hexdisplay:h0\|segment_3:u3 " "Elaborating entity \"segment_3\" for hierarchy \"hexdisplay:h0\|segment_3:u3\"" {  } { { "ALU.v" "u3" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988317075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_4 hexdisplay:h0\|segment_4:u4 " "Elaborating entity \"segment_4\" for hierarchy \"hexdisplay:h0\|segment_4:u4\"" {  } { { "ALU.v" "u4" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988317187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_5 hexdisplay:h0\|segment_5:u5 " "Elaborating entity \"segment_5\" for hierarchy \"hexdisplay:h0\|segment_5:u5\"" {  } { { "ALU.v" "u5" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988317233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_6 hexdisplay:h0\|segment_6:u6 " "Elaborating entity \"segment_6\" for hierarchy \"hexdisplay:h0\|segment_6:u6\"" {  } { { "ALU.v" "u6" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988317298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527988320431 "|ALU|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527988320431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527988320498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527988321629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527988321629 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527988322436 "|ALU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ALU.v" "" { Text "/h/u15/c5/00/mathur15/Lab3/Part3/ALU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527988322436 "|ALU|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527988322436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527988322438 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527988322438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527988322438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527988322438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527988322795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  2 21:12:02 2018 " "Processing ended: Sat Jun  2 21:12:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527988322795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527988322795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527988322795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527988322795 ""}
