
AVR_CURIOSITY_BSP.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00804000  00000c1a  00000cae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c1a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  00804018  00804018  00000cc6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000cc6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000d24  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000480  00000000  00000000  00000d68  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00008360  00000000  00000000  000011e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003e73  00000000  00000000  00009548  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ff0  00000000  00000000  0000d3bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007c4  00000000  00000000  0000f3ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000055af  00000000  00000000  0000fb70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e8d  00000000  00000000  0001511f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000360  00000000  00000000  00015fac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__ctors_end>
   4:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
   8:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
   c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  10:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  14:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__vector_5>
  18:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  1c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  20:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  24:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  28:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  2c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  30:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  34:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  38:	0c 94 bc 00 	jmp	0x178	; 0x178 <__vector_14>
  3c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  40:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  44:	0c 94 da 00 	jmp	0x1b4	; 0x1b4 <__vector_17>
  48:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  4c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  50:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  54:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  58:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  5c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  60:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  64:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  68:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  6c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  70:	0c 94 9e 00 	jmp	0x13c	; 0x13c <__vector_28>
  74:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  78:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  7c:	0c 94 cb 00 	jmp	0x196	; 0x196 <__vector_31>
  80:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  84:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  88:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  8c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  90:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  94:	0c 94 8c 02 	jmp	0x518	; 0x518 <__vector_37>
  98:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  9c:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  a0:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  a4:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  a8:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  ac:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  b0:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  b4:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  b8:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  bc:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  c0:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  c4:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  c8:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  cc:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  d0:	0c 94 ad 00 	jmp	0x15a	; 0x15a <__vector_52>
  d4:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  d8:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  dc:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  e0:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  e4:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  e8:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  ec:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>
  f0:	0c 94 99 00 	jmp	0x132	; 0x132 <__bad_interrupt>

000000f4 <__ctors_end>:
  f4:	11 24       	eor	r1, r1
  f6:	1f be       	out	0x3f, r1	; 63
  f8:	cf ef       	ldi	r28, 0xFF	; 255
  fa:	cd bf       	out	0x3d, r28	; 61
  fc:	df e7       	ldi	r29, 0x7F	; 127
  fe:	de bf       	out	0x3e, r29	; 62

00000100 <__do_copy_data>:
 100:	10 e4       	ldi	r17, 0x40	; 64
 102:	a0 e0       	ldi	r26, 0x00	; 0
 104:	b0 e4       	ldi	r27, 0x40	; 64
 106:	ea e1       	ldi	r30, 0x1A	; 26
 108:	fc e0       	ldi	r31, 0x0C	; 12
 10a:	00 e0       	ldi	r16, 0x00	; 0
 10c:	0b bf       	out	0x3b, r16	; 59
 10e:	02 c0       	rjmp	.+4      	; 0x114 <__do_copy_data+0x14>
 110:	07 90       	elpm	r0, Z+
 112:	0d 92       	st	X+, r0
 114:	a8 31       	cpi	r26, 0x18	; 24
 116:	b1 07       	cpc	r27, r17
 118:	d9 f7       	brne	.-10     	; 0x110 <__do_copy_data+0x10>

0000011a <__do_clear_bss>:
 11a:	20 e4       	ldi	r18, 0x40	; 64
 11c:	a8 e1       	ldi	r26, 0x18	; 24
 11e:	b0 e4       	ldi	r27, 0x40	; 64
 120:	01 c0       	rjmp	.+2      	; 0x124 <.do_clear_bss_start>

00000122 <.do_clear_bss_loop>:
 122:	1d 92       	st	X+, r1

00000124 <.do_clear_bss_start>:
 124:	a6 32       	cpi	r26, 0x26	; 38
 126:	b2 07       	cpc	r27, r18
 128:	e1 f7       	brne	.-8      	; 0x122 <.do_clear_bss_loop>
 12a:	0e 94 05 01 	call	0x20a	; 0x20a <main>
 12e:	0c 94 0b 06 	jmp	0xc16	; 0xc16 <_exit>

00000132 <__bad_interrupt>:
 132:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000136 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
 136:	0e 94 05 02 	call	0x40a	; 0x40a <system_init>
 13a:	08 95       	ret

0000013c <__vector_28>:

#include <driver_init.h>
#include <compiler.h>

ISR(ZCD0_ZCD_vect)
{
 13c:	1f 92       	push	r1
 13e:	0f 92       	push	r0
 140:	0f b6       	in	r0, 0x3f	; 63
 142:	0f 92       	push	r0
 144:	11 24       	eor	r1, r1
 146:	8f 93       	push	r24
	/* Insert your ZCD interrupt handling code here */

	ZCD0.STATUS = ZCD_CROSSIF_bm;
 148:	81 e0       	ldi	r24, 0x01	; 1
 14a:	80 93 c3 06 	sts	0x06C3, r24	; 0x8006c3 <__TEXT_REGION_LENGTH__+0x7e06c3>
}
 14e:	8f 91       	pop	r24
 150:	0f 90       	pop	r0
 152:	0f be       	out	0x3f, r0	; 63
 154:	0f 90       	pop	r0
 156:	1f 90       	pop	r1
 158:	18 95       	reti

0000015a <__vector_52>:

ISR(ZCD1_ZCD_vect)
{
 15a:	1f 92       	push	r1
 15c:	0f 92       	push	r0
 15e:	0f b6       	in	r0, 0x3f	; 63
 160:	0f 92       	push	r0
 162:	11 24       	eor	r1, r1
 164:	8f 93       	push	r24
	/* Insert your ZCD interrupt handling code here */

	ZCD1.STATUS = ZCD_CROSSIF_bm;
 166:	81 e0       	ldi	r24, 0x01	; 1
 168:	80 93 cb 06 	sts	0x06CB, r24	; 0x8006cb <__TEXT_REGION_LENGTH__+0x7e06cb>
}
 16c:	8f 91       	pop	r24
 16e:	0f 90       	pop	r0
 170:	0f be       	out	0x3f, r0	; 63
 172:	0f 90       	pop	r0
 174:	1f 90       	pop	r1
 176:	18 95       	reti

00000178 <__vector_14>:



ISR(TCB0_INT_vect)
{
 178:	1f 92       	push	r1
 17a:	0f 92       	push	r0
 17c:	0f b6       	in	r0, 0x3f	; 63
 17e:	0f 92       	push	r0
 180:	11 24       	eor	r1, r1
 182:	8f 93       	push	r24

	TCB0.INTFLAGS = TCB_CAPT_bm;
 184:	81 e0       	ldi	r24, 0x01	; 1
 186:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
}
 18a:	8f 91       	pop	r24
 18c:	0f 90       	pop	r0
 18e:	0f be       	out	0x3f, r0	; 63
 190:	0f 90       	pop	r0
 192:	1f 90       	pop	r1
 194:	18 95       	reti

00000196 <__vector_31>:

ISR(TCB2_INT_vect)
{
 196:	1f 92       	push	r1
 198:	0f 92       	push	r0
 19a:	0f b6       	in	r0, 0x3f	; 63
 19c:	0f 92       	push	r0
 19e:	11 24       	eor	r1, r1
 1a0:	8f 93       	push	r24

	TCB2.INTFLAGS = TCB_CAPT_bm;
 1a2:	81 e0       	ldi	r24, 0x01	; 1
 1a4:	80 93 26 0b 	sts	0x0B26, r24	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
}
 1a8:	8f 91       	pop	r24
 1aa:	0f 90       	pop	r0
 1ac:	0f be       	out	0x3f, r0	; 63
 1ae:	0f 90       	pop	r0
 1b0:	1f 90       	pop	r1
 1b2:	18 95       	reti

000001b4 <__vector_17>:

ISR(TCD0_TRIG_vect)
{
 1b4:	1f 92       	push	r1
 1b6:	0f 92       	push	r0
 1b8:	0f b6       	in	r0, 0x3f	; 63
 1ba:	0f 92       	push	r0
 1bc:	11 24       	eor	r1, r1
 1be:	8f 93       	push	r24
	/* Insert your TCD TRIGA interrupt handling code here */

	/* Insert your TCD TRIGB interrupt handling code here */

	/* TRIGA and TRIGB interrupt flags have to be cleared manually */
	TCD0.INTFLAGS = TCD_TRIGA_bm | TCD_TRIGB_bm;
 1c0:	8c e0       	ldi	r24, 0x0C	; 12
 1c2:	80 93 8d 0b 	sts	0x0B8D, r24	; 0x800b8d <__TEXT_REGION_LENGTH__+0x7e0b8d>
}
 1c6:	8f 91       	pop	r24
 1c8:	0f 90       	pop	r0
 1ca:	0f be       	out	0x3f, r0	; 63
 1cc:	0f 90       	pop	r0
 1ce:	1f 90       	pop	r1
 1d0:	18 95       	reti

000001d2 <RTC_enable>:
#include "atomic.h"

void RTC_enable(void)
{
	// Wait for RTC CTRLA to be unsynchronized
	while (RTC.STATUS & RTC_CTRLABUSY_bm) {
 1d2:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x7e0141>
 1d6:	80 fd       	sbrc	r24, 0
 1d8:	fc cf       	rjmp	.-8      	; 0x1d2 <RTC_enable>
	}

	// Enable RTC
	RTC.CTRLA |= RTC_RTCEN_bm;
 1da:	e0 e4       	ldi	r30, 0x40	; 64
 1dc:	f1 e0       	ldi	r31, 0x01	; 1
 1de:	80 81       	ld	r24, Z
 1e0:	81 60       	ori	r24, 0x01	; 1
 1e2:	80 83       	st	Z, r24
 1e4:	08 95       	ret

000001e6 <__vector_5>:
}

ISR(RTC_CNT_vect)
{
 1e6:	1f 92       	push	r1
 1e8:	0f 92       	push	r0
 1ea:	0f b6       	in	r0, 0x3f	; 63
 1ec:	0f 92       	push	r0
 1ee:	11 24       	eor	r1, r1
 1f0:	8f 93       	push	r24
 *
 * \param[in] pin       The pin number within port
 */
static inline void PORTB_toggle_pin_level(const uint8_t pin)
{
	VPORTB.IN |= 1 << pin;
 1f2:	86 b1       	in	r24, 0x06	; 6
 1f4:	88 60       	ori	r24, 0x08	; 8
 1f6:	86 b9       	out	0x06, r24	; 6
	/* Toggle LED0 */
	LED0_toggle_level();

	/* Overflow interrupt flag has to be cleared manually */
	RTC.INTFLAGS = RTC_OVF_bm;
 1f8:	81 e0       	ldi	r24, 0x01	; 1
 1fa:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x7e0143>
}
 1fe:	8f 91       	pop	r24
 200:	0f 90       	pop	r0
 202:	0f be       	out	0x3f, r0	; 63
 204:	0f 90       	pop	r0
 206:	1f 90       	pop	r1
 208:	18 95       	reti

0000020a <main>:

int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 20a:	0e 94 9b 00 	call	0x136	; 0x136 <atmel_start_init>
	RTC_enable();
 20e:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <RTC_enable>
	ENABLE_INTERRUPTS();
 212:	78 94       	sei
	sei();
 214:	78 94       	sei
	printf("hello \n\r");
 216:	8e e0       	ldi	r24, 0x0E	; 14
 218:	90 e4       	ldi	r25, 0x40	; 64
 21a:	9f 93       	push	r25
 21c:	8f 93       	push	r24
 21e:	0e 94 43 03 	call	0x686	; 0x686 <printf>
 222:	0f 90       	pop	r0
 224:	0f 90       	pop	r0
	while (1)
	{
		asm("nop");
 226:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 228:	2f ef       	ldi	r18, 0xFF	; 255
 22a:	8d e3       	ldi	r24, 0x3D	; 61
 22c:	99 e4       	ldi	r25, 0x49	; 73
 22e:	21 50       	subi	r18, 0x01	; 1
 230:	80 40       	sbci	r24, 0x00	; 0
 232:	90 40       	sbci	r25, 0x00	; 0
 234:	e1 f7       	brne	.-8      	; 0x22e <main+0x24>
 236:	00 c0       	rjmp	.+0      	; 0x238 <main+0x2e>
 238:	00 00       	nop
		_delay_ms(1000);
		asm("nop");
 23a:	00 00       	nop
 23c:	f4 cf       	rjmp	.-24     	; 0x226 <main+0x1c>

0000023e <BOD_init>:
int8_t BOD_init()
{

	// ccp_write_io((void*)&(BOD.CTRLA),BOD_SLEEP_DIS_gc /* Disabled */);

	BOD.INTCTRL = 0 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: disabled */
 23e:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
	              | BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
 242:	80 e0       	ldi	r24, 0x00	; 0
 244:	08 95       	ret

00000246 <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
 246:	45 e8       	ldi	r20, 0x85	; 133
 248:	68 ed       	ldi	r22, 0xD8	; 216
 24a:	8c e7       	ldi	r24, 0x7C	; 124
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	0e 94 5f 02 	call	0x4be	; 0x4be <protected_write_io>
 252:	41 e8       	ldi	r20, 0x81	; 129
 254:	68 ed       	ldi	r22, 0xD8	; 216
 256:	80 e7       	ldi	r24, 0x70	; 112
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	0e 94 5f 02 	call	0x4be	; 0x4be <protected_write_io>
 25e:	4c e0       	ldi	r20, 0x0C	; 12
 260:	68 ed       	ldi	r22, 0xD8	; 216
 262:	80 e8       	ldi	r24, 0x80	; 128
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	0e 94 5f 02 	call	0x4be	; 0x4be <protected_write_io>
 26a:	44 e2       	ldi	r20, 0x24	; 36
 26c:	68 ed       	ldi	r22, 0xD8	; 216
 26e:	88 e6       	ldi	r24, 0x68	; 104
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	0e 94 5f 02 	call	0x4be	; 0x4be <protected_write_io>

	// ccp_write_io((void*)&(CLKCTRL.MCLKCTRLA),CLKCTRL_CLKSEL_OSCHF_gc /* Internal high-frequency oscillator */
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	/* wait for PLL to start */
	while (!(CLKCTRL.MCLKSTATUS & CLKCTRL_PLLS_bm))
 276:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
 27a:	85 ff       	sbrs	r24, 5
 27c:	fc cf       	rjmp	.-8      	; 0x276 <CLKCTRL_init+0x30>
		;

	return 0;
}
 27e:	80 e0       	ldi	r24, 0x00	; 0
 280:	08 95       	ret

00000282 <CPUINT_init>:

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
 282:	78 94       	sei

	return 0;
}
 284:	80 e0       	ldi	r24, 0x00	; 0
 286:	08 95       	ret

00000288 <mcu_init>:
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
 288:	80 e0       	ldi	r24, 0x00	; 0
 28a:	08 c0       	rjmp	.+16     	; 0x29c <mcu_init+0x14>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 28c:	e8 2f       	mov	r30, r24
 28e:	f0 e0       	ldi	r31, 0x00	; 0
 290:	e0 5f       	subi	r30, 0xF0	; 240
 292:	fb 4f       	sbci	r31, 0xFB	; 251
 294:	90 81       	ld	r25, Z
 296:	98 60       	ori	r25, 0x08	; 8
 298:	90 83       	st	Z, r25
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
 29a:	8f 5f       	subi	r24, 0xFF	; 255
 29c:	88 30       	cpi	r24, 0x08	; 8
 29e:	b0 f3       	brcs	.-20     	; 0x28c <mcu_init+0x4>
 2a0:	80 e0       	ldi	r24, 0x00	; 0
 2a2:	08 c0       	rjmp	.+16     	; 0x2b4 <mcu_init+0x2c>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 2a4:	e8 2f       	mov	r30, r24
 2a6:	f0 e0       	ldi	r31, 0x00	; 0
 2a8:	e0 5d       	subi	r30, 0xD0	; 208
 2aa:	fb 4f       	sbci	r31, 0xFB	; 251
 2ac:	90 81       	ld	r25, Z
 2ae:	98 60       	ori	r25, 0x08	; 8
 2b0:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 2b2:	8f 5f       	subi	r24, 0xFF	; 255
 2b4:	88 30       	cpi	r24, 0x08	; 8
 2b6:	b0 f3       	brcs	.-20     	; 0x2a4 <mcu_init+0x1c>
 2b8:	80 e0       	ldi	r24, 0x00	; 0
 2ba:	08 c0       	rjmp	.+16     	; 0x2cc <mcu_init+0x44>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 2bc:	e8 2f       	mov	r30, r24
 2be:	f0 e0       	ldi	r31, 0x00	; 0
 2c0:	e0 5b       	subi	r30, 0xB0	; 176
 2c2:	fb 4f       	sbci	r31, 0xFB	; 251
 2c4:	90 81       	ld	r25, Z
 2c6:	98 60       	ori	r25, 0x08	; 8
 2c8:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 2ca:	8f 5f       	subi	r24, 0xFF	; 255
 2cc:	88 30       	cpi	r24, 0x08	; 8
 2ce:	b0 f3       	brcs	.-20     	; 0x2bc <mcu_init+0x34>
 2d0:	80 e0       	ldi	r24, 0x00	; 0
 2d2:	08 c0       	rjmp	.+16     	; 0x2e4 <mcu_init+0x5c>
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 2d4:	e8 2f       	mov	r30, r24
 2d6:	f0 e0       	ldi	r31, 0x00	; 0
 2d8:	e0 59       	subi	r30, 0x90	; 144
 2da:	fb 4f       	sbci	r31, 0xFB	; 251
 2dc:	90 81       	ld	r25, Z
 2de:	98 60       	ori	r25, 0x08	; 8
 2e0:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 2e2:	8f 5f       	subi	r24, 0xFF	; 255
 2e4:	88 30       	cpi	r24, 0x08	; 8
 2e6:	b0 f3       	brcs	.-20     	; 0x2d4 <mcu_init+0x4c>
 2e8:	80 e0       	ldi	r24, 0x00	; 0
 2ea:	08 c0       	rjmp	.+16     	; 0x2fc <mcu_init+0x74>
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 2ec:	e8 2f       	mov	r30, r24
 2ee:	f0 e0       	ldi	r31, 0x00	; 0
 2f0:	e0 57       	subi	r30, 0x70	; 112
 2f2:	fb 4f       	sbci	r31, 0xFB	; 251
 2f4:	90 81       	ld	r25, Z
 2f6:	98 60       	ori	r25, 0x08	; 8
 2f8:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 2fa:	8f 5f       	subi	r24, 0xFF	; 255
 2fc:	88 30       	cpi	r24, 0x08	; 8
 2fe:	b0 f3       	brcs	.-20     	; 0x2ec <mcu_init+0x64>
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	08 c0       	rjmp	.+16     	; 0x314 <mcu_init+0x8c>
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 304:	e8 2f       	mov	r30, r24
 306:	f0 e0       	ldi	r31, 0x00	; 0
 308:	e0 55       	subi	r30, 0x50	; 80
 30a:	fb 4f       	sbci	r31, 0xFB	; 251
 30c:	90 81       	ld	r25, Z
 30e:	98 60       	ori	r25, 0x08	; 8
 310:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 312:	8f 5f       	subi	r24, 0xFF	; 255
 314:	88 30       	cpi	r24, 0x08	; 8
 316:	b0 f3       	brcs	.-20     	; 0x304 <mcu_init+0x7c>
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
 318:	08 95       	ret

0000031a <OPERATIONAL_AMPLIFIER_0_initialization>:
 */
static inline void PORTD_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTD + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
 31a:	e7 e7       	ldi	r30, 0x77	; 119
 31c:	f4 e0       	ldi	r31, 0x04	; 4
 31e:	80 81       	ld	r24, Z
 320:	88 7f       	andi	r24, 0xF8	; 248
 322:	84 60       	ori	r24, 0x04	; 4
 324:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTD + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 326:	80 81       	ld	r24, Z
 328:	87 7f       	andi	r24, 0xF7	; 247
 32a:	80 83       	st	Z, r24
 */
static inline void PORTD_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTD + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
 32c:	e5 e7       	ldi	r30, 0x75	; 117
 32e:	f4 e0       	ldi	r31, 0x04	; 4
 330:	80 81       	ld	r24, Z
 332:	88 7f       	andi	r24, 0xF8	; 248
 334:	84 60       	ori	r24, 0x04	; 4
 336:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTD + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 338:	80 81       	ld	r24, Z
 33a:	87 7f       	andi	r24, 0xF7	; 247
 33c:	80 83       	st	Z, r24
	// Disable digital input buffer
	PD5_set_isc(PORT_ISC_INPUT_DISABLE_gc);
	// Disable pull-up resistor
	PD5_set_pull_mode(PORT_PULL_OFF);

	OPERATIONAL_AMPLIFIER_0_init();
 33e:	0e 94 4f 02 	call	0x49e	; 0x49e <OPERATIONAL_AMPLIFIER_0_init>
 342:	08 95       	ret

00000344 <USART_0_initialization>:
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
 344:	84 b1       	in	r24, 0x04	; 4
 346:	8d 7f       	andi	r24, 0xFD	; 253
 348:	84 b9       	out	0x04, r24	; 4
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 34a:	e1 e3       	ldi	r30, 0x31	; 49
 34c:	f4 e0       	ldi	r31, 0x04	; 4
 34e:	80 81       	ld	r24, Z
 350:	87 7f       	andi	r24, 0xF7	; 247
 352:	80 83       	st	Z, r24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
 354:	85 b1       	in	r24, 0x05	; 5
 356:	8e 7f       	andi	r24, 0xFE	; 254
 358:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
 35a:	84 b1       	in	r24, 0x04	; 4
 35c:	81 60       	ori	r24, 0x01	; 1
 35e:	84 b9       	out	0x04, r24	; 4
	    // <true"> High
	    false);

	PB0_set_dir(PORT_DIR_OUT);

	USART_0_init();
 360:	0e 94 17 03 	call	0x62e	; 0x62e <USART_0_init>
 364:	08 95       	ret

00000366 <EVENT_SYSTEM_0_initialization>:
}

void EVENT_SYSTEM_0_initialization(void)
{

	EVENT_SYSTEM_0_init();
 366:	0e 94 3e 02 	call	0x47c	; 0x47c <EVENT_SYSTEM_0_init>
 36a:	08 95       	ret

0000036c <ZCD_Rising_initialization>:
 */
static inline void PORTD_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTD + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
 36c:	e1 e7       	ldi	r30, 0x71	; 113
 36e:	f4 e0       	ldi	r31, 0x04	; 4
 370:	80 81       	ld	r24, Z
 372:	88 7f       	andi	r24, 0xF8	; 248
 374:	84 60       	ori	r24, 0x04	; 4
 376:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTD + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 378:	80 81       	ld	r24, Z
 37a:	87 7f       	andi	r24, 0xF7	; 247
 37c:	80 83       	st	Z, r24
	// Disable digital input buffer
	PD1_set_isc(PORT_ISC_INPUT_DISABLE_gc);
	// Disable pull-up resistor
	PD1_set_pull_mode(PORT_PULL_OFF);

	ZCD_Rising_init();
 37e:	0e 94 33 03 	call	0x666	; 0x666 <ZCD_Rising_init>
 382:	08 95       	ret

00000384 <ZCD_Falling_initialization>:
 */
static inline void PORTE_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTE + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
 384:	e3 e9       	ldi	r30, 0x93	; 147
 386:	f4 e0       	ldi	r31, 0x04	; 4
 388:	80 81       	ld	r24, Z
 38a:	88 7f       	andi	r24, 0xF8	; 248
 38c:	84 60       	ori	r24, 0x04	; 4
 38e:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTE + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 390:	80 81       	ld	r24, Z
 392:	87 7f       	andi	r24, 0xF7	; 247
 394:	80 83       	st	Z, r24
	// Disable digital input buffer
	PE3_set_isc(PORT_ISC_INPUT_DISABLE_gc);
	// Disable pull-up resistor
	PE3_set_pull_mode(PORT_PULL_OFF);

	ZCD_Falling_init();
 396:	0e 94 3b 03 	call	0x676	; 0x676 <ZCD_Falling_init>
 39a:	08 95       	ret

0000039c <SPI_ADF_initialization>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
 39c:	80 b1       	in	r24, 0x00	; 0
 39e:	8f 7d       	andi	r24, 0xDF	; 223
 3a0:	80 b9       	out	0x00, r24	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 3a2:	e5 e1       	ldi	r30, 0x15	; 21
 3a4:	f4 e0       	ldi	r31, 0x04	; 4
 3a6:	80 81       	ld	r24, Z
 3a8:	87 7f       	andi	r24, 0xF7	; 247
 3aa:	80 83       	st	Z, r24
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
 3ac:	81 b1       	in	r24, 0x01	; 1
 3ae:	8f 7e       	andi	r24, 0xEF	; 239
 3b0:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
 3b2:	80 b1       	in	r24, 0x00	; 0
 3b4:	80 61       	ori	r24, 0x10	; 16
 3b6:	80 b9       	out	0x00, r24	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
 3b8:	81 b1       	in	r24, 0x01	; 1
 3ba:	8f 7b       	andi	r24, 0xBF	; 191
 3bc:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
 3be:	80 b1       	in	r24, 0x00	; 0
 3c0:	80 64       	ori	r24, 0x40	; 64
 3c2:	80 b9       	out	0x00, r24	; 0
	    // <true"> High
	    false);

	PA6_set_dir(PORT_DIR_OUT);

	SPI_ADF_init();
 3c4:	0e 94 77 02 	call	0x4ee	; 0x4ee <SPI_ADF_init>
 3c8:	08 95       	ret

000003ca <SPI_LMX_initialization>:
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
 3ca:	88 b1       	in	r24, 0x08	; 8
 3cc:	8d 7f       	andi	r24, 0xFD	; 253
 3ce:	88 b9       	out	0x08, r24	; 8
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 3d0:	e1 e5       	ldi	r30, 0x51	; 81
 3d2:	f4 e0       	ldi	r31, 0x04	; 4
 3d4:	80 81       	ld	r24, Z
 3d6:	87 7f       	andi	r24, 0xF7	; 247
 3d8:	80 83       	st	Z, r24
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
 3da:	89 b1       	in	r24, 0x09	; 9
 3dc:	8e 7f       	andi	r24, 0xFE	; 254
 3de:	89 b9       	out	0x09, r24	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
 3e0:	88 b1       	in	r24, 0x08	; 8
 3e2:	81 60       	ori	r24, 0x01	; 1
 3e4:	88 b9       	out	0x08, r24	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
 3e6:	89 b1       	in	r24, 0x09	; 9
 3e8:	8b 7f       	andi	r24, 0xFB	; 251
 3ea:	89 b9       	out	0x09, r24	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
 3ec:	88 b1       	in	r24, 0x08	; 8
 3ee:	84 60       	ori	r24, 0x04	; 4
 3f0:	88 b9       	out	0x08, r24	; 8
	    // <true"> High
	    false);

	PC2_set_dir(PORT_DIR_OUT);

	SPI_LMX_init();
 3f2:	0e 94 80 02 	call	0x500	; 0x500 <SPI_LMX_init>
 3f6:	08 95       	ret

000003f8 <TIMER_RISING_initialization>:
}

void TIMER_RISING_initialization(void)
{

	TIMER_RISING_init();
 3f8:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <TIMER_RISING_init>
 3fc:	08 95       	ret

000003fe <TIMER_Falling_initialization>:
}

void TIMER_Falling_initialization(void)
{

	TIMER_Falling_init();
 3fe:	0e 94 f5 02 	call	0x5ea	; 0x5ea <TIMER_Falling_init>
 402:	08 95       	ret

00000404 <TIMER_C_initialization>:
}

void TIMER_C_initialization(void)
{

	TIMER_C_init();
 404:	0e 94 01 03 	call	0x602	; 0x602 <TIMER_C_init>
 408:	08 95       	ret

0000040a <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
 40a:	0e 94 44 01 	call	0x288	; 0x288 <mcu_init>
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
 40e:	81 b1       	in	r24, 0x01	; 1
 410:	8f 77       	andi	r24, 0x7F	; 127
 412:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
 414:	80 b1       	in	r24, 0x00	; 0
 416:	80 68       	ori	r24, 0x80	; 128
 418:	80 b9       	out	0x00, r24	; 0
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
 41a:	85 b1       	in	r24, 0x05	; 5
 41c:	87 7f       	andi	r24, 0xF7	; 247
 41e:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
 420:	84 b1       	in	r24, 0x04	; 4
 422:	88 60       	ori	r24, 0x08	; 8
 424:	84 b9       	out	0x04, r24	; 4
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
 426:	89 b1       	in	r24, 0x09	; 9
 428:	88 60       	ori	r24, 0x08	; 8
 42a:	89 b9       	out	0x09, r24	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
 42c:	88 b1       	in	r24, 0x08	; 8
 42e:	88 60       	ori	r24, 0x08	; 8
 430:	88 b9       	out	0x08, r24	; 8
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTD.OUT |= (1 << pin);
	} else {
		VPORTD.OUT &= ~(1 << pin);
 432:	8d b1       	in	r24, 0x0d	; 13
 434:	8b 7f       	andi	r24, 0xFB	; 251
 436:	8d b9       	out	0x0d, r24	; 13
	switch (dir) {
	case PORT_DIR_IN:
		VPORTD.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTD.DIR |= (1 << pin);
 438:	8c b1       	in	r24, 0x0c	; 12
 43a:	84 60       	ori	r24, 0x04	; 4
 43c:	8c b9       	out	0x0c, r24	; 12
	    // <true"> High
	    false);

	LTC_ENABLE_set_dir(PORT_DIR_OUT);

	OPERATIONAL_AMPLIFIER_0_initialization();
 43e:	0e 94 8d 01 	call	0x31a	; 0x31a <OPERATIONAL_AMPLIFIER_0_initialization>

	CLKCTRL_init();
 442:	0e 94 23 01 	call	0x246	; 0x246 <CLKCTRL_init>

	USART_0_initialization();
 446:	0e 94 a2 01 	call	0x344	; 0x344 <USART_0_initialization>

	EVENT_SYSTEM_0_initialization();
 44a:	0e 94 b3 01 	call	0x366	; 0x366 <EVENT_SYSTEM_0_initialization>

	SLPCTRL_init();
 44e:	0e 94 75 02 	call	0x4ea	; 0x4ea <SLPCTRL_init>

	CPUINT_init();
 452:	0e 94 41 01 	call	0x282	; 0x282 <CPUINT_init>

	ZCD_Rising_initialization();
 456:	0e 94 b6 01 	call	0x36c	; 0x36c <ZCD_Rising_initialization>

	ZCD_Falling_initialization();
 45a:	0e 94 c2 01 	call	0x384	; 0x384 <ZCD_Falling_initialization>

	SPI_ADF_initialization();
 45e:	0e 94 ce 01 	call	0x39c	; 0x39c <SPI_ADF_initialization>

	SPI_LMX_initialization();
 462:	0e 94 e5 01 	call	0x3ca	; 0x3ca <SPI_LMX_initialization>

	RTC_0_init();
 466:	0e 94 64 02 	call	0x4c8	; 0x4c8 <RTC_0_init>

	TIMER_RISING_initialization();
 46a:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <TIMER_RISING_initialization>

	TIMER_Falling_initialization();
 46e:	0e 94 ff 01 	call	0x3fe	; 0x3fe <TIMER_Falling_initialization>

	TIMER_C_initialization();
 472:	0e 94 02 02 	call	0x404	; 0x404 <TIMER_C_initialization>

	BOD_init();
 476:	0e 94 1f 01 	call	0x23e	; 0x23e <BOD_init>
 47a:	08 95       	ret

0000047c <EVENT_SYSTEM_0_init>:
 * \return Initialization status.
 */
int8_t EVENT_SYSTEM_0_init()
{

	EVSYS.CHANNEL0 = EVSYS_CHANNEL0_ZCD0_gc; /* Zero Cross Detect 0 out */
 47c:	e0 e0       	ldi	r30, 0x00	; 0
 47e:	f2 e0       	ldi	r31, 0x02	; 2
 480:	80 e3       	ldi	r24, 0x30	; 48
 482:	80 8b       	std	Z+16, r24	; 0x10

	EVSYS.CHANNEL1 = EVSYS_CHANNEL1_ZCD1_gc; /* Zero Cross Detect 1 out */
 484:	81 e3       	ldi	r24, 0x31	; 49
 486:	81 8b       	std	Z+17, r24	; 0x11

	// EVSYS.USERTCA1CNTA = EVSYS_USER_OFF_gc; /* Off */

	// EVSYS.USERTCA1CNTB = EVSYS_USER_OFF_gc; /* Off */

	EVSYS.USERTCB0CAPT = EVSYS_USER_CHANNEL0_gc; /* Connect user to event channel 0 */
 488:	91 e0       	ldi	r25, 0x01	; 1
 48a:	96 af       	std	Z+62, r25	; 0x3e

	// EVSYS.USERTCB1CAPT = EVSYS_USER_OFF_gc; /* Off */

	// EVSYS.USERTCB1COUNT = EVSYS_USER_OFF_gc; /* Off */

	EVSYS.USERTCB2CAPT = EVSYS_USER_CHANNEL1_gc; /* Connect user to event channel 1 */
 48c:	82 e0       	ldi	r24, 0x02	; 2
 48e:	80 93 42 02 	sts	0x0242, r24	; 0x800242 <__TEXT_REGION_LENGTH__+0x7e0242>

	// EVSYS.USERTCB3CAPT = EVSYS_USER_OFF_gc; /* Off */

	// EVSYS.USERTCB3COUNT = EVSYS_USER_OFF_gc; /* Off */

	EVSYS.USERTCD0INPUTA = EVSYS_USER_CHANNEL0_gc; /* Connect user to event channel 0 */
 492:	90 93 48 02 	sts	0x0248, r25	; 0x800248 <__TEXT_REGION_LENGTH__+0x7e0248>

	EVSYS.USERTCD0INPUTB = EVSYS_USER_CHANNEL1_gc; /* Connect user to event channel 1 */
 496:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <__TEXT_REGION_LENGTH__+0x7e0249>
	// EVSYS.USEROPAMP2DUMP = EVSYS_USER_OFF_gc; /* Off */

	// EVSYS.USEROPAMP2DISABLE = EVSYS_USER_OFF_gc; /* Off */

	return 0;
}
 49a:	80 e0       	ldi	r24, 0x00	; 0
 49c:	08 95       	ret

0000049e <OPERATIONAL_AMPLIFIER_0_init>:
 * \return Initialization status.
 */
int8_t OPERATIONAL_AMPLIFIER_0_init()
{

	OPAMP.CTRLA = 1 << OPAMP_ENABLE_bp; /* OPAMP Peripheral Enable: enabled */
 49e:	e0 e0       	ldi	r30, 0x00	; 0
 4a0:	f7 e0       	ldi	r31, 0x07	; 7
 4a2:	81 e0       	ldi	r24, 0x01	; 1
 4a4:	80 83       	st	Z, r24

	// OPAMP.DBGCTRL = 0 << OPAMP_DBGRUN_bp; /* Run in Debug mode: disabled */

	OPAMP.TIMEBASE = OPAMP_TIMEBASE_VALUE << OPAMP_TIMEBASE_gp;
 4a6:	87 e1       	ldi	r24, 0x17	; 23
 4a8:	82 83       	std	Z+2, r24	; 0x02

	// OPAMP.PWRCTRL = OPAMP_PWRCTRL_IRSEL_FULL_gc; /* Full Input Range */

	OPAMP.OP1SETTLE = 0x7f << OPAMP_SETTLE_gp; /* Setting: 0x7f */
 4aa:	8f e7       	ldi	r24, 0x7F	; 127
 4ac:	84 8f       	std	Z+28, r24	; 0x1c

	OPAMP.OP1CTRLA = 1 << OPAMP_ALWAYSON_bp             /* Always ON: enabled */
 4ae:	85 e8       	ldi	r24, 0x85	; 133
 4b0:	80 8f       	std	Z+24, r24	; 0x18
	                 | 0 << OPAMP_EVENTEN_bp            /* Event Enable: disabled */
	                 | OPAMP_OP1CTRLA_OUTMODE_NORMAL_gc /* Output Driver in Normal Mode */
	                 | 1 << OPAMP_RUNSTBY_bp;           /* Run is standby mode: enabled */

	OPAMP.OP1RESMUX = OPAMP_OP1RESMUX_MUXTOP_OUT_gc     /* OPn output */
 4b2:	89 ee       	ldi	r24, 0xE9	; 233
 4b4:	82 8f       	std	Z+26, r24	; 0x1a
	                  | OPAMP_OP1RESMUX_MUXBOT_INN_gc   /* Negative input pin for OPn */
	                  | OPAMP_OP1RESMUX_MUXWIP_WIP7_gc; /* R1 = 1R, R2 = 15R, R2/R1 = 15 */

	OPAMP.OP1INMUX = OPAMP_OP1INMUX_MUXPOS_VDDDIV2_gc /* VDD/2 */
 4b6:	84 e1       	ldi	r24, 0x14	; 20
 4b8:	83 8f       	std	Z+27, r24	; 0x1b
	                 | OPAMP_OP1INMUX_MUXNEG_WIP_gc;  /* Wiper from OPn's resistor ladder */

	return 0;
}
 4ba:	80 e0       	ldi	r24, 0x00	; 0
 4bc:	08 95       	ret

000004be <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
 4be:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
 4c0:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
 4c2:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
 4c4:	40 83       	st	Z, r20
	ret                             // Return to caller
 4c6:	08 95       	ret

000004c8 <RTC_0_init>:
 * \return Initialization status.
 */
int8_t RTC_0_init()
{

	while (RTC.STATUS > 0) { /* Wait for all register to be synchronized */
 4c8:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x7e0141>
 4cc:	81 11       	cpse	r24, r1
 4ce:	fc cf       	rjmp	.-8      	; 0x4c8 <RTC_0_init>

	// RTC.CMP = 0x0; /* Compare: 0x0 */

	// RTC.CNT = 0x0; /* Counter: 0x0 */

	RTC.CTRLA = RTC_PRESCALER_DIV32_gc  /* 32 */
 4d0:	e0 e4       	ldi	r30, 0x40	; 64
 4d2:	f1 e0       	ldi	r31, 0x01	; 1
 4d4:	88 ea       	ldi	r24, 0xA8	; 168
 4d6:	80 83       	st	Z, r24
	            | 0 << RTC_RTCEN_bp     /* Enable: disabled */
	            | 1 << RTC_RUNSTDBY_bp; /* Run In Standby: enabled */

	RTC.PER = 0x1ff; /* Period: 0x1ff */
 4d8:	8f ef       	ldi	r24, 0xFF	; 255
 4da:	91 e0       	ldi	r25, 0x01	; 1
 4dc:	82 87       	std	Z+10, r24	; 0x0a
 4de:	93 87       	std	Z+11, r25	; 0x0b

	RTC.CLKSEL = RTC_CLKSEL_OSC32K_gc; /* Internal 32.768 kHz oscillator */
 4e0:	17 82       	std	Z+7, r1	; 0x07

	// RTC.DBGCTRL = 0 << RTC_DBGRUN_bp; /* Run in debug: disabled */

	RTC.INTCTRL = 0 << RTC_CMP_bp    /* Compare Match Interrupt enable: disabled */
 4e2:	81 e0       	ldi	r24, 0x01	; 1
 4e4:	82 83       	std	Z+2, r24	; 0x02
	// RTC.PITDBGCTRL = 0 << RTC_DBGRUN_bp; /* Run in debug: disabled */

	// RTC.PITINTCTRL = 0 << RTC_PI_bp; /* Periodic Interrupt: disabled */

	return 0;
}
 4e6:	80 e0       	ldi	r24, 0x00	; 0
 4e8:	08 95       	ret

000004ea <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
 4ea:	80 e0       	ldi	r24, 0x00	; 0
 4ec:	08 95       	ret

000004ee <SPI_ADF_init>:
                 after the previous one (i.e. data transfer phase
                 after control/command phase).
*/
void SPI_LMX_register_callback(spi_transfer_done_cb_t f)
{
	SPI_LMX_desc.cb = f;
 4ee:	e0 e4       	ldi	r30, 0x40	; 64
 4f0:	f9 e0       	ldi	r31, 0x09	; 9
 4f2:	81 e2       	ldi	r24, 0x21	; 33
 4f4:	80 83       	st	Z, r24
 4f6:	81 e0       	ldi	r24, 0x01	; 1
 4f8:	82 83       	std	Z+2, r24	; 0x02
 4fa:	10 92 1f 40 	sts	0x401F, r1	; 0x80401f <SPI_ADF_desc>
 4fe:	08 95       	ret

00000500 <SPI_LMX_init>:
 500:	e0 e6       	ldi	r30, 0x60	; 96
 502:	f9 e0       	ldi	r31, 0x09	; 9
 504:	81 e2       	ldi	r24, 0x21	; 33
 506:	80 83       	st	Z, r24
 508:	81 e0       	ldi	r24, 0x01	; 1
 50a:	82 83       	std	Z+2, r24	; 0x02
 50c:	e8 e1       	ldi	r30, 0x18	; 24
 50e:	f0 e4       	ldi	r31, 0x40	; 64
 510:	10 82       	st	Z, r1
 512:	15 82       	std	Z+5, r1	; 0x05
 514:	16 82       	std	Z+6, r1	; 0x06
 516:	08 95       	ret

00000518 <__vector_37>:
}

ISR(SPI1_INT_vect)
{
 518:	1f 92       	push	r1
 51a:	0f 92       	push	r0
 51c:	0f b6       	in	r0, 0x3f	; 63
 51e:	0f 92       	push	r0
 520:	11 24       	eor	r1, r1
 522:	0b b6       	in	r0, 0x3b	; 59
 524:	0f 92       	push	r0
 526:	2f 93       	push	r18
 528:	3f 93       	push	r19
 52a:	4f 93       	push	r20
 52c:	5f 93       	push	r21
 52e:	6f 93       	push	r22
 530:	7f 93       	push	r23
 532:	8f 93       	push	r24
 534:	9f 93       	push	r25
 536:	af 93       	push	r26
 538:	bf 93       	push	r27
 53a:	ef 93       	push	r30
 53c:	ff 93       	push	r31
	/* SPI_LMX_desc.data points to array element
	   to write the received data to. The data to be transmitted
	   is in the next array element.
	*/
	uint8_t rdata = SPI1.DATA;
 53e:	e0 e6       	ldi	r30, 0x60	; 96
 540:	f9 e0       	ldi	r31, 0x09	; 9
 542:	94 81       	ldd	r25, Z+4	; 0x04
	uint8_t wdata = 0;

	SPI1.INTFLAGS = SPI_RXCIF_bm;
 544:	80 e8       	ldi	r24, 0x80	; 128
 546:	83 83       	std	Z+3, r24	; 0x03

	if (SPI_LMX_desc.type != SPI_WRITE) {
 548:	80 91 1c 40 	lds	r24, 0x401C	; 0x80401c <__data_end+0x4>
 54c:	82 30       	cpi	r24, 0x02	; 2
 54e:	29 f0       	breq	.+10     	; 0x55a <__vector_37+0x42>
		*SPI_LMX_desc.data = rdata;
 550:	e0 91 19 40 	lds	r30, 0x4019	; 0x804019 <__data_end+0x1>
 554:	f0 91 1a 40 	lds	r31, 0x401A	; 0x80401a <__data_end+0x2>
 558:	90 83       	st	Z, r25
	}

	SPI_LMX_desc.data++;
 55a:	e8 e1       	ldi	r30, 0x18	; 24
 55c:	f0 e4       	ldi	r31, 0x40	; 64
 55e:	a1 81       	ldd	r26, Z+1	; 0x01
 560:	b2 81       	ldd	r27, Z+2	; 0x02
 562:	9d 01       	movw	r18, r26
 564:	2f 5f       	subi	r18, 0xFF	; 255
 566:	3f 4f       	sbci	r19, 0xFF	; 255
 568:	21 83       	std	Z+1, r18	; 0x01
 56a:	32 83       	std	Z+2, r19	; 0x02

	if (SPI_LMX_desc.type != SPI_READ)
 56c:	81 30       	cpi	r24, 0x01	; 1
 56e:	19 f0       	breq	.+6      	; 0x576 <__vector_37+0x5e>
		wdata = *SPI_LMX_desc.data;
 570:	11 96       	adiw	r26, 0x01	; 1
 572:	9c 91       	ld	r25, X
 574:	01 c0       	rjmp	.+2      	; 0x578 <__vector_37+0x60>
	/* SPI_LMX_desc.data points to array element
	   to write the received data to. The data to be transmitted
	   is in the next array element.
	*/
	uint8_t rdata = SPI1.DATA;
	uint8_t wdata = 0;
 576:	90 e0       	ldi	r25, 0x00	; 0
	SPI_LMX_desc.data++;

	if (SPI_LMX_desc.type != SPI_READ)
		wdata = *SPI_LMX_desc.data;

	SPI_LMX_desc.size--;
 578:	e8 e1       	ldi	r30, 0x18	; 24
 57a:	f0 e4       	ldi	r31, 0x40	; 64
 57c:	83 81       	ldd	r24, Z+3	; 0x03
 57e:	81 50       	subi	r24, 0x01	; 1
 580:	83 83       	std	Z+3, r24	; 0x03
	// if more bytes to be transferred
	if (SPI_LMX_desc.size != 0) {
 582:	88 23       	and	r24, r24
 584:	19 f0       	breq	.+6      	; 0x58c <__vector_37+0x74>
		// more data to send, send a byte
		SPI1.DATA = wdata;
 586:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
 58a:	0a c0       	rjmp	.+20     	; 0x5a0 <__vector_37+0x88>
	}

	// if last byte has been transferred, update status
	// and optionally call callback
	else {
		SPI_LMX_desc.status = SPI_DONE;
 58c:	e8 e1       	ldi	r30, 0x18	; 24
 58e:	f0 e4       	ldi	r31, 0x40	; 64
 590:	83 e0       	ldi	r24, 0x03	; 3
 592:	80 83       	st	Z, r24
		if (SPI_LMX_desc.cb != NULL) {
 594:	05 80       	ldd	r0, Z+5	; 0x05
 596:	f6 81       	ldd	r31, Z+6	; 0x06
 598:	e0 2d       	mov	r30, r0
 59a:	30 97       	sbiw	r30, 0x00	; 0
 59c:	09 f0       	breq	.+2      	; 0x5a0 <__vector_37+0x88>
			SPI_LMX_desc.cb();
 59e:	09 95       	icall
		}
	}
}
 5a0:	ff 91       	pop	r31
 5a2:	ef 91       	pop	r30
 5a4:	bf 91       	pop	r27
 5a6:	af 91       	pop	r26
 5a8:	9f 91       	pop	r25
 5aa:	8f 91       	pop	r24
 5ac:	7f 91       	pop	r23
 5ae:	6f 91       	pop	r22
 5b0:	5f 91       	pop	r21
 5b2:	4f 91       	pop	r20
 5b4:	3f 91       	pop	r19
 5b6:	2f 91       	pop	r18
 5b8:	0f 90       	pop	r0
 5ba:	0b be       	out	0x3b, r0	; 59
 5bc:	0f 90       	pop	r0
 5be:	0f be       	out	0x3f, r0	; 63
 5c0:	0f 90       	pop	r0
 5c2:	1f 90       	pop	r1
 5c4:	18 95       	reti

000005c6 <TIMER_RISING_init>:
 * \return Initialization status.
 */
int8_t TIMER_RISING_init()
{

	TCB0.CCMP = 0xffff; /* Compare or Capture: 0xffff */
 5c6:	e0 e0       	ldi	r30, 0x00	; 0
 5c8:	fb e0       	ldi	r31, 0x0B	; 11
 5ca:	8f ef       	ldi	r24, 0xFF	; 255
 5cc:	9f ef       	ldi	r25, 0xFF	; 255
 5ce:	84 87       	std	Z+12, r24	; 0x0c
 5d0:	95 87       	std	Z+13, r25	; 0x0d

	TCB0.CNT = 0xffff; /* Count: 0xffff */
 5d2:	82 87       	std	Z+10, r24	; 0x0a
 5d4:	93 87       	std	Z+11, r25	; 0x0b

	TCB0.CTRLB = 1 << TCB_ASYNC_bp      /* Asynchronous Enable: enabled */
 5d6:	83 e4       	ldi	r24, 0x43	; 67
 5d8:	81 83       	std	Z+1, r24	; 0x01
	             | 0 << TCB_CCMPEN_bp   /* Pin Output Enable: disabled */
	             | 0 << TCB_CCMPINIT_bp /* Pin Initial State: disabled */
	             | TCB_CNTMODE_FRQ_gc;  /* Input Capture Frequency measurement */

	TCB0.DBGCTRL = 1 << TCB_DBGRUN_bp; /* Debug Run: enabled */
 5da:	81 e0       	ldi	r24, 0x01	; 1
 5dc:	80 87       	std	Z+8, r24	; 0x08

	TCB0.EVCTRL = 1 << TCB_CAPTEI_bp    /* Event Input Enable: enabled */
 5de:	84 83       	std	Z+4, r24	; 0x04
	              | 0 << TCB_EDGE_bp    /* Event Edge: disabled */
	              | 0 << TCB_FILTER_bp; /* Input Capture Noise Cancellation Filter: disabled */

	TCB0.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
 5e0:	85 83       	std	Z+5, r24	; 0x05
	               | 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

	TCB0.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
 5e2:	81 e4       	ldi	r24, 0x41	; 65
 5e4:	80 83       	st	Z, r24
	             | 1 << TCB_RUNSTDBY_bp /* Run Standby: enabled */
	             | 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
	             | 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

	return 0;
}
 5e6:	80 e0       	ldi	r24, 0x00	; 0
 5e8:	08 95       	ret

000005ea <TIMER_Falling_init>:

	// TCB2.CCMP = 0x0; /* Compare or Capture: 0x0 */

	// TCB2.CNT = 0x0; /* Count: 0x0 */

	TCB2.CTRLB = 1 << TCB_ASYNC_bp      /* Asynchronous Enable: enabled */
 5ea:	e0 e2       	ldi	r30, 0x20	; 32
 5ec:	fb e0       	ldi	r31, 0x0B	; 11
 5ee:	83 e4       	ldi	r24, 0x43	; 67
 5f0:	81 83       	std	Z+1, r24	; 0x01
	             | 0 << TCB_CCMPEN_bp   /* Pin Output Enable: disabled */
	             | 0 << TCB_CCMPINIT_bp /* Pin Initial State: disabled */
	             | TCB_CNTMODE_FRQ_gc;  /* Input Capture Frequency measurement */

	TCB2.DBGCTRL = 1 << TCB_DBGRUN_bp; /* Debug Run: enabled */
 5f2:	81 e0       	ldi	r24, 0x01	; 1
 5f4:	80 87       	std	Z+8, r24	; 0x08

	TCB2.EVCTRL = 1 << TCB_CAPTEI_bp    /* Event Input Enable: enabled */
 5f6:	84 83       	std	Z+4, r24	; 0x04
	              | 0 << TCB_EDGE_bp    /* Event Edge: disabled */
	              | 0 << TCB_FILTER_bp; /* Input Capture Noise Cancellation Filter: disabled */

	TCB2.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
 5f8:	85 83       	std	Z+5, r24	; 0x05
	               | 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

	TCB2.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
 5fa:	81 e4       	ldi	r24, 0x41	; 65
 5fc:	80 83       	st	Z, r24
	             | 1 << TCB_RUNSTDBY_bp /* Run Standby: enabled */
	             | 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
	             | 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

	return 0;
}
 5fe:	80 e0       	ldi	r24, 0x00	; 0
 600:	08 95       	ret

00000602 <TIMER_C_init>:
int8_t TIMER_C_init()
{

	// Enable Protected register, peripheral must be disabled (ENABLE=0, in TCD.CTRLA).

	TCD0.CMPASET = 4095; /* Compare A Set: 4095 */
 602:	e0 e8       	ldi	r30, 0x80	; 128
 604:	fb e0       	ldi	r31, 0x0B	; 11
 606:	8f ef       	ldi	r24, 0xFF	; 255
 608:	9f e0       	ldi	r25, 0x0F	; 15
 60a:	80 a7       	std	Z+40, r24	; 0x28
 60c:	91 a7       	std	Z+41, r25	; 0x29

	// TCD0.CMPACLR = 0; /* Compare A Clear: 0 */

	TCD0.CMPBSET = 4095; /* Compare B Set: 4095 */
 60e:	84 a7       	std	Z+44, r24	; 0x2c
 610:	95 a7       	std	Z+45, r25	; 0x2d
	//		 | TCD_DLYTRIG_CMPASET_gc; /* Compare A set */

	// TCD0.DLYVAL = 0 << TCD_DLYVAL_gp; /* Delay value: 0 */

	TCD0.EVCTRLA
	    = TCD_CFG_NEITHER_gc      /* Neither Filter nor Asynchronous Event is enabled */
 612:	85 e1       	ldi	r24, 0x15	; 21
 614:	80 87       	std	Z+8, r24	; 0x08
	      | TCD_ACTION_CAPTURE_gc /* Event trigger a fault and capture */
	      | TCD_EDGE_RISE_HIGH_gc /* The rising edge or high level of event generates retrigger or fault action */
	      | 1 << TCD_TRIGEI_bp;   /* Trigger event enable: enabled */

	TCD0.EVCTRLB
	    = TCD_CFG_NEITHER_gc      /* Neither Filter nor Asynchronous Event is enabled */
 616:	81 87       	std	Z+9, r24	; 0x09

	// TCD0.INPUTCTRLA = TCD_INPUTMODE_NONE_gc; /* Input has no actions */

	// TCD0.INPUTCTRLB = TCD_INPUTMODE_NONE_gc; /* Input has no actions */

	TCD0.INTCTRL = 0 << TCD_OVF_bp      /* Overflow interrupt enable: disabled */
 618:	8c e0       	ldi	r24, 0x0C	; 12
 61a:	84 87       	std	Z+12, r24	; 0x0c
	               | 1 << TCD_TRIGA_bp  /* Trigger A interrupt enable: enabled */
	               | 1 << TCD_TRIGB_bp; /* Trigger B interrupt enable: enabled */

	while ((TCD0.STATUS & TCD_ENRDY_bm) == 0)
 61c:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7e0b8e>
 620:	80 ff       	sbrs	r24, 0
 622:	fc cf       	rjmp	.-8      	; 0x61c <TIMER_C_init+0x1a>
		; // Wait for Enable Ready to be high.

	TCD0.CTRLA = 1 << TCD_ENABLE_bp      /* Enable: enabled */
 624:	81 e2       	ldi	r24, 0x21	; 33
 626:	80 93 80 0b 	sts	0x0B80, r24	; 0x800b80 <__TEXT_REGION_LENGTH__+0x7e0b80>
	             | TCD_CLKSEL_PLL_gc     /*  */
	             | TCD_CNTPRES_DIV1_gc   /* Sync clock divided by 1 */
	             | TCD_SYNCPRES_DIV1_gc; /*  */

	return 0;
}
 62a:	80 e0       	ldi	r24, 0x00	; 0
 62c:	08 95       	ret

0000062e <USART_0_init>:
uint8_t USART_0_read()
{
	while (!(USART3.STATUS & USART_RXCIF_bm))
		;
	return USART3.RXDATAL;
}
 62e:	e0 e6       	ldi	r30, 0x60	; 96
 630:	f8 e0       	ldi	r31, 0x08	; 8
 632:	81 e4       	ldi	r24, 0x41	; 65
 634:	93 e0       	ldi	r25, 0x03	; 3
 636:	80 87       	std	Z+8, r24	; 0x08
 638:	91 87       	std	Z+9, r25	; 0x09
 63a:	80 ec       	ldi	r24, 0xC0	; 192
 63c:	86 83       	std	Z+6, r24	; 0x06
 63e:	80 e0       	ldi	r24, 0x00	; 0
 640:	90 e4       	ldi	r25, 0x40	; 64
 642:	80 93 22 40 	sts	0x4022, r24	; 0x804022 <__iob+0x2>
 646:	90 93 23 40 	sts	0x4023, r25	; 0x804023 <__iob+0x3>
 64a:	80 e0       	ldi	r24, 0x00	; 0
 64c:	08 95       	ret

0000064e <USART_0_write>:
 *
 * \return Nothing
 */
void USART_0_write(const uint8_t data)
{
	while (!(USART3.STATUS & USART_DREIF_bm))
 64e:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
 652:	95 ff       	sbrs	r25, 5
 654:	fc cf       	rjmp	.-8      	; 0x64e <USART_0_write>
		;
	USART3.TXDATAL = data;
 656:	80 93 62 08 	sts	0x0862, r24	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
 65a:	08 95       	ret

0000065c <USART_0_printCHAR>:

#if defined(__GNUC__)

int USART_0_printCHAR(char character, FILE *stream)
{
	USART_0_write(character);
 65c:	0e 94 27 03 	call	0x64e	; 0x64e <USART_0_write>
	return 0;
}
 660:	80 e0       	ldi	r24, 0x00	; 0
 662:	90 e0       	ldi	r25, 0x00	; 0
 664:	08 95       	ret

00000666 <ZCD_Rising_init>:
 * \return Initialization status.
 */
int8_t ZCD_Rising_init()
{

	ZCD0.CTRLA = 1 << ZCD_ENABLE_bp     /* Setting: enabled */
 666:	e0 ec       	ldi	r30, 0xC0	; 192
 668:	f6 e0       	ldi	r31, 0x06	; 6
 66a:	81 e8       	ldi	r24, 0x81	; 129
 66c:	80 83       	st	Z, r24
	             | 0 << ZCD_OUTEN_bp    /* Setting: disabled */
	             | 1 << ZCD_RUNSTDBY_bp /* Setting: enabled */
	             | 0 << ZCD_INVERT_bp;  /* Setting: disabled */

	ZCD0.INTCTRL = ZCD_INTMODE_RISING_gc; /* Interrupt on rising input signal */
 66e:	81 e0       	ldi	r24, 0x01	; 1
 670:	82 83       	std	Z+2, r24	; 0x02

	return 0;
}
 672:	80 e0       	ldi	r24, 0x00	; 0
 674:	08 95       	ret

00000676 <ZCD_Falling_init>:
 * \return Initialization status.
 */
int8_t ZCD_Falling_init()
{

	ZCD1.CTRLA = 1 << ZCD_ENABLE_bp     /* Setting: enabled */
 676:	e8 ec       	ldi	r30, 0xC8	; 200
 678:	f6 e0       	ldi	r31, 0x06	; 6
 67a:	81 e8       	ldi	r24, 0x81	; 129
 67c:	80 83       	st	Z, r24
	             | 0 << ZCD_OUTEN_bp    /* Setting: disabled */
	             | 1 << ZCD_RUNSTDBY_bp /* Setting: enabled */
	             | 0 << ZCD_INVERT_bp;  /* Setting: disabled */

	ZCD1.INTCTRL = ZCD_INTMODE_FALLING_gc; /* Interrupt on falling input signal */
 67e:	82 e0       	ldi	r24, 0x02	; 2
 680:	82 83       	std	Z+2, r24	; 0x02

	return 0;
}
 682:	80 e0       	ldi	r24, 0x00	; 0
 684:	08 95       	ret

00000686 <printf>:
 686:	cf 93       	push	r28
 688:	df 93       	push	r29
 68a:	cd b7       	in	r28, 0x3d	; 61
 68c:	de b7       	in	r29, 0x3e	; 62
 68e:	ae 01       	movw	r20, r28
 690:	4b 5f       	subi	r20, 0xFB	; 251
 692:	5f 4f       	sbci	r21, 0xFF	; 255
 694:	fa 01       	movw	r30, r20
 696:	61 91       	ld	r22, Z+
 698:	71 91       	ld	r23, Z+
 69a:	af 01       	movw	r20, r30
 69c:	80 91 22 40 	lds	r24, 0x4022	; 0x804022 <__iob+0x2>
 6a0:	90 91 23 40 	lds	r25, 0x4023	; 0x804023 <__iob+0x3>
 6a4:	0e 94 57 03 	call	0x6ae	; 0x6ae <vfprintf>
 6a8:	df 91       	pop	r29
 6aa:	cf 91       	pop	r28
 6ac:	08 95       	ret

000006ae <vfprintf>:
 6ae:	2f 92       	push	r2
 6b0:	3f 92       	push	r3
 6b2:	4f 92       	push	r4
 6b4:	5f 92       	push	r5
 6b6:	6f 92       	push	r6
 6b8:	7f 92       	push	r7
 6ba:	8f 92       	push	r8
 6bc:	9f 92       	push	r9
 6be:	af 92       	push	r10
 6c0:	bf 92       	push	r11
 6c2:	cf 92       	push	r12
 6c4:	df 92       	push	r13
 6c6:	ef 92       	push	r14
 6c8:	ff 92       	push	r15
 6ca:	0f 93       	push	r16
 6cc:	1f 93       	push	r17
 6ce:	cf 93       	push	r28
 6d0:	df 93       	push	r29
 6d2:	cd b7       	in	r28, 0x3d	; 61
 6d4:	de b7       	in	r29, 0x3e	; 62
 6d6:	2b 97       	sbiw	r28, 0x0b	; 11
 6d8:	cd bf       	out	0x3d, r28	; 61
 6da:	de bf       	out	0x3e, r29	; 62
 6dc:	6c 01       	movw	r12, r24
 6de:	7b 01       	movw	r14, r22
 6e0:	8a 01       	movw	r16, r20
 6e2:	fc 01       	movw	r30, r24
 6e4:	16 82       	std	Z+6, r1	; 0x06
 6e6:	17 82       	std	Z+7, r1	; 0x07
 6e8:	83 81       	ldd	r24, Z+3	; 0x03
 6ea:	81 ff       	sbrs	r24, 1
 6ec:	cc c1       	rjmp	.+920    	; 0xa86 <vfprintf+0x3d8>
 6ee:	ce 01       	movw	r24, r28
 6f0:	01 96       	adiw	r24, 0x01	; 1
 6f2:	3c 01       	movw	r6, r24
 6f4:	f6 01       	movw	r30, r12
 6f6:	93 81       	ldd	r25, Z+3	; 0x03
 6f8:	f7 01       	movw	r30, r14
 6fa:	93 fd       	sbrc	r25, 3
 6fc:	85 91       	lpm	r24, Z+
 6fe:	93 ff       	sbrs	r25, 3
 700:	81 91       	ld	r24, Z+
 702:	7f 01       	movw	r14, r30
 704:	88 23       	and	r24, r24
 706:	09 f4       	brne	.+2      	; 0x70a <vfprintf+0x5c>
 708:	ba c1       	rjmp	.+884    	; 0xa7e <vfprintf+0x3d0>
 70a:	85 32       	cpi	r24, 0x25	; 37
 70c:	39 f4       	brne	.+14     	; 0x71c <vfprintf+0x6e>
 70e:	93 fd       	sbrc	r25, 3
 710:	85 91       	lpm	r24, Z+
 712:	93 ff       	sbrs	r25, 3
 714:	81 91       	ld	r24, Z+
 716:	7f 01       	movw	r14, r30
 718:	85 32       	cpi	r24, 0x25	; 37
 71a:	29 f4       	brne	.+10     	; 0x726 <vfprintf+0x78>
 71c:	b6 01       	movw	r22, r12
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 724:	e7 cf       	rjmp	.-50     	; 0x6f4 <vfprintf+0x46>
 726:	91 2c       	mov	r9, r1
 728:	21 2c       	mov	r2, r1
 72a:	31 2c       	mov	r3, r1
 72c:	ff e1       	ldi	r31, 0x1F	; 31
 72e:	f3 15       	cp	r31, r3
 730:	d8 f0       	brcs	.+54     	; 0x768 <vfprintf+0xba>
 732:	8b 32       	cpi	r24, 0x2B	; 43
 734:	79 f0       	breq	.+30     	; 0x754 <vfprintf+0xa6>
 736:	38 f4       	brcc	.+14     	; 0x746 <vfprintf+0x98>
 738:	80 32       	cpi	r24, 0x20	; 32
 73a:	79 f0       	breq	.+30     	; 0x75a <vfprintf+0xac>
 73c:	83 32       	cpi	r24, 0x23	; 35
 73e:	a1 f4       	brne	.+40     	; 0x768 <vfprintf+0xba>
 740:	23 2d       	mov	r18, r3
 742:	20 61       	ori	r18, 0x10	; 16
 744:	1d c0       	rjmp	.+58     	; 0x780 <vfprintf+0xd2>
 746:	8d 32       	cpi	r24, 0x2D	; 45
 748:	61 f0       	breq	.+24     	; 0x762 <vfprintf+0xb4>
 74a:	80 33       	cpi	r24, 0x30	; 48
 74c:	69 f4       	brne	.+26     	; 0x768 <vfprintf+0xba>
 74e:	23 2d       	mov	r18, r3
 750:	21 60       	ori	r18, 0x01	; 1
 752:	16 c0       	rjmp	.+44     	; 0x780 <vfprintf+0xd2>
 754:	83 2d       	mov	r24, r3
 756:	82 60       	ori	r24, 0x02	; 2
 758:	38 2e       	mov	r3, r24
 75a:	e3 2d       	mov	r30, r3
 75c:	e4 60       	ori	r30, 0x04	; 4
 75e:	3e 2e       	mov	r3, r30
 760:	2a c0       	rjmp	.+84     	; 0x7b6 <vfprintf+0x108>
 762:	f3 2d       	mov	r31, r3
 764:	f8 60       	ori	r31, 0x08	; 8
 766:	1d c0       	rjmp	.+58     	; 0x7a2 <vfprintf+0xf4>
 768:	37 fc       	sbrc	r3, 7
 76a:	2d c0       	rjmp	.+90     	; 0x7c6 <vfprintf+0x118>
 76c:	20 ed       	ldi	r18, 0xD0	; 208
 76e:	28 0f       	add	r18, r24
 770:	2a 30       	cpi	r18, 0x0A	; 10
 772:	40 f0       	brcs	.+16     	; 0x784 <vfprintf+0xd6>
 774:	8e 32       	cpi	r24, 0x2E	; 46
 776:	b9 f4       	brne	.+46     	; 0x7a6 <vfprintf+0xf8>
 778:	36 fc       	sbrc	r3, 6
 77a:	81 c1       	rjmp	.+770    	; 0xa7e <vfprintf+0x3d0>
 77c:	23 2d       	mov	r18, r3
 77e:	20 64       	ori	r18, 0x40	; 64
 780:	32 2e       	mov	r3, r18
 782:	19 c0       	rjmp	.+50     	; 0x7b6 <vfprintf+0x108>
 784:	36 fe       	sbrs	r3, 6
 786:	06 c0       	rjmp	.+12     	; 0x794 <vfprintf+0xe6>
 788:	8a e0       	ldi	r24, 0x0A	; 10
 78a:	98 9e       	mul	r9, r24
 78c:	20 0d       	add	r18, r0
 78e:	11 24       	eor	r1, r1
 790:	92 2e       	mov	r9, r18
 792:	11 c0       	rjmp	.+34     	; 0x7b6 <vfprintf+0x108>
 794:	ea e0       	ldi	r30, 0x0A	; 10
 796:	2e 9e       	mul	r2, r30
 798:	20 0d       	add	r18, r0
 79a:	11 24       	eor	r1, r1
 79c:	22 2e       	mov	r2, r18
 79e:	f3 2d       	mov	r31, r3
 7a0:	f0 62       	ori	r31, 0x20	; 32
 7a2:	3f 2e       	mov	r3, r31
 7a4:	08 c0       	rjmp	.+16     	; 0x7b6 <vfprintf+0x108>
 7a6:	8c 36       	cpi	r24, 0x6C	; 108
 7a8:	21 f4       	brne	.+8      	; 0x7b2 <vfprintf+0x104>
 7aa:	83 2d       	mov	r24, r3
 7ac:	80 68       	ori	r24, 0x80	; 128
 7ae:	38 2e       	mov	r3, r24
 7b0:	02 c0       	rjmp	.+4      	; 0x7b6 <vfprintf+0x108>
 7b2:	88 36       	cpi	r24, 0x68	; 104
 7b4:	41 f4       	brne	.+16     	; 0x7c6 <vfprintf+0x118>
 7b6:	f7 01       	movw	r30, r14
 7b8:	93 fd       	sbrc	r25, 3
 7ba:	85 91       	lpm	r24, Z+
 7bc:	93 ff       	sbrs	r25, 3
 7be:	81 91       	ld	r24, Z+
 7c0:	7f 01       	movw	r14, r30
 7c2:	81 11       	cpse	r24, r1
 7c4:	b3 cf       	rjmp	.-154    	; 0x72c <vfprintf+0x7e>
 7c6:	98 2f       	mov	r25, r24
 7c8:	9f 7d       	andi	r25, 0xDF	; 223
 7ca:	95 54       	subi	r25, 0x45	; 69
 7cc:	93 30       	cpi	r25, 0x03	; 3
 7ce:	28 f4       	brcc	.+10     	; 0x7da <vfprintf+0x12c>
 7d0:	0c 5f       	subi	r16, 0xFC	; 252
 7d2:	1f 4f       	sbci	r17, 0xFF	; 255
 7d4:	9f e3       	ldi	r25, 0x3F	; 63
 7d6:	99 83       	std	Y+1, r25	; 0x01
 7d8:	0d c0       	rjmp	.+26     	; 0x7f4 <vfprintf+0x146>
 7da:	83 36       	cpi	r24, 0x63	; 99
 7dc:	31 f0       	breq	.+12     	; 0x7ea <vfprintf+0x13c>
 7de:	83 37       	cpi	r24, 0x73	; 115
 7e0:	71 f0       	breq	.+28     	; 0x7fe <vfprintf+0x150>
 7e2:	83 35       	cpi	r24, 0x53	; 83
 7e4:	09 f0       	breq	.+2      	; 0x7e8 <vfprintf+0x13a>
 7e6:	59 c0       	rjmp	.+178    	; 0x89a <vfprintf+0x1ec>
 7e8:	21 c0       	rjmp	.+66     	; 0x82c <vfprintf+0x17e>
 7ea:	f8 01       	movw	r30, r16
 7ec:	80 81       	ld	r24, Z
 7ee:	89 83       	std	Y+1, r24	; 0x01
 7f0:	0e 5f       	subi	r16, 0xFE	; 254
 7f2:	1f 4f       	sbci	r17, 0xFF	; 255
 7f4:	88 24       	eor	r8, r8
 7f6:	83 94       	inc	r8
 7f8:	91 2c       	mov	r9, r1
 7fa:	53 01       	movw	r10, r6
 7fc:	13 c0       	rjmp	.+38     	; 0x824 <vfprintf+0x176>
 7fe:	28 01       	movw	r4, r16
 800:	f2 e0       	ldi	r31, 0x02	; 2
 802:	4f 0e       	add	r4, r31
 804:	51 1c       	adc	r5, r1
 806:	f8 01       	movw	r30, r16
 808:	a0 80       	ld	r10, Z
 80a:	b1 80       	ldd	r11, Z+1	; 0x01
 80c:	36 fe       	sbrs	r3, 6
 80e:	03 c0       	rjmp	.+6      	; 0x816 <vfprintf+0x168>
 810:	69 2d       	mov	r22, r9
 812:	70 e0       	ldi	r23, 0x00	; 0
 814:	02 c0       	rjmp	.+4      	; 0x81a <vfprintf+0x16c>
 816:	6f ef       	ldi	r22, 0xFF	; 255
 818:	7f ef       	ldi	r23, 0xFF	; 255
 81a:	c5 01       	movw	r24, r10
 81c:	0e 94 66 05 	call	0xacc	; 0xacc <strnlen>
 820:	4c 01       	movw	r8, r24
 822:	82 01       	movw	r16, r4
 824:	f3 2d       	mov	r31, r3
 826:	ff 77       	andi	r31, 0x7F	; 127
 828:	3f 2e       	mov	r3, r31
 82a:	16 c0       	rjmp	.+44     	; 0x858 <vfprintf+0x1aa>
 82c:	28 01       	movw	r4, r16
 82e:	22 e0       	ldi	r18, 0x02	; 2
 830:	42 0e       	add	r4, r18
 832:	51 1c       	adc	r5, r1
 834:	f8 01       	movw	r30, r16
 836:	a0 80       	ld	r10, Z
 838:	b1 80       	ldd	r11, Z+1	; 0x01
 83a:	36 fe       	sbrs	r3, 6
 83c:	03 c0       	rjmp	.+6      	; 0x844 <vfprintf+0x196>
 83e:	69 2d       	mov	r22, r9
 840:	70 e0       	ldi	r23, 0x00	; 0
 842:	02 c0       	rjmp	.+4      	; 0x848 <vfprintf+0x19a>
 844:	6f ef       	ldi	r22, 0xFF	; 255
 846:	7f ef       	ldi	r23, 0xFF	; 255
 848:	c5 01       	movw	r24, r10
 84a:	0e 94 5b 05 	call	0xab6	; 0xab6 <strnlen_P>
 84e:	4c 01       	movw	r8, r24
 850:	f3 2d       	mov	r31, r3
 852:	f0 68       	ori	r31, 0x80	; 128
 854:	3f 2e       	mov	r3, r31
 856:	82 01       	movw	r16, r4
 858:	33 fc       	sbrc	r3, 3
 85a:	1b c0       	rjmp	.+54     	; 0x892 <vfprintf+0x1e4>
 85c:	82 2d       	mov	r24, r2
 85e:	90 e0       	ldi	r25, 0x00	; 0
 860:	88 16       	cp	r8, r24
 862:	99 06       	cpc	r9, r25
 864:	b0 f4       	brcc	.+44     	; 0x892 <vfprintf+0x1e4>
 866:	b6 01       	movw	r22, r12
 868:	80 e2       	ldi	r24, 0x20	; 32
 86a:	90 e0       	ldi	r25, 0x00	; 0
 86c:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 870:	2a 94       	dec	r2
 872:	f4 cf       	rjmp	.-24     	; 0x85c <vfprintf+0x1ae>
 874:	f5 01       	movw	r30, r10
 876:	37 fc       	sbrc	r3, 7
 878:	85 91       	lpm	r24, Z+
 87a:	37 fe       	sbrs	r3, 7
 87c:	81 91       	ld	r24, Z+
 87e:	5f 01       	movw	r10, r30
 880:	b6 01       	movw	r22, r12
 882:	90 e0       	ldi	r25, 0x00	; 0
 884:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 888:	21 10       	cpse	r2, r1
 88a:	2a 94       	dec	r2
 88c:	21 e0       	ldi	r18, 0x01	; 1
 88e:	82 1a       	sub	r8, r18
 890:	91 08       	sbc	r9, r1
 892:	81 14       	cp	r8, r1
 894:	91 04       	cpc	r9, r1
 896:	71 f7       	brne	.-36     	; 0x874 <vfprintf+0x1c6>
 898:	e8 c0       	rjmp	.+464    	; 0xa6a <vfprintf+0x3bc>
 89a:	84 36       	cpi	r24, 0x64	; 100
 89c:	11 f0       	breq	.+4      	; 0x8a2 <vfprintf+0x1f4>
 89e:	89 36       	cpi	r24, 0x69	; 105
 8a0:	41 f5       	brne	.+80     	; 0x8f2 <vfprintf+0x244>
 8a2:	f8 01       	movw	r30, r16
 8a4:	37 fe       	sbrs	r3, 7
 8a6:	07 c0       	rjmp	.+14     	; 0x8b6 <vfprintf+0x208>
 8a8:	60 81       	ld	r22, Z
 8aa:	71 81       	ldd	r23, Z+1	; 0x01
 8ac:	82 81       	ldd	r24, Z+2	; 0x02
 8ae:	93 81       	ldd	r25, Z+3	; 0x03
 8b0:	0c 5f       	subi	r16, 0xFC	; 252
 8b2:	1f 4f       	sbci	r17, 0xFF	; 255
 8b4:	08 c0       	rjmp	.+16     	; 0x8c6 <vfprintf+0x218>
 8b6:	60 81       	ld	r22, Z
 8b8:	71 81       	ldd	r23, Z+1	; 0x01
 8ba:	07 2e       	mov	r0, r23
 8bc:	00 0c       	add	r0, r0
 8be:	88 0b       	sbc	r24, r24
 8c0:	99 0b       	sbc	r25, r25
 8c2:	0e 5f       	subi	r16, 0xFE	; 254
 8c4:	1f 4f       	sbci	r17, 0xFF	; 255
 8c6:	f3 2d       	mov	r31, r3
 8c8:	ff 76       	andi	r31, 0x6F	; 111
 8ca:	3f 2e       	mov	r3, r31
 8cc:	97 ff       	sbrs	r25, 7
 8ce:	09 c0       	rjmp	.+18     	; 0x8e2 <vfprintf+0x234>
 8d0:	90 95       	com	r25
 8d2:	80 95       	com	r24
 8d4:	70 95       	com	r23
 8d6:	61 95       	neg	r22
 8d8:	7f 4f       	sbci	r23, 0xFF	; 255
 8da:	8f 4f       	sbci	r24, 0xFF	; 255
 8dc:	9f 4f       	sbci	r25, 0xFF	; 255
 8de:	f0 68       	ori	r31, 0x80	; 128
 8e0:	3f 2e       	mov	r3, r31
 8e2:	2a e0       	ldi	r18, 0x0A	; 10
 8e4:	30 e0       	ldi	r19, 0x00	; 0
 8e6:	a3 01       	movw	r20, r6
 8e8:	0e 94 ad 05 	call	0xb5a	; 0xb5a <__ultoa_invert>
 8ec:	88 2e       	mov	r8, r24
 8ee:	86 18       	sub	r8, r6
 8f0:	45 c0       	rjmp	.+138    	; 0x97c <vfprintf+0x2ce>
 8f2:	85 37       	cpi	r24, 0x75	; 117
 8f4:	31 f4       	brne	.+12     	; 0x902 <vfprintf+0x254>
 8f6:	23 2d       	mov	r18, r3
 8f8:	2f 7e       	andi	r18, 0xEF	; 239
 8fa:	b2 2e       	mov	r11, r18
 8fc:	2a e0       	ldi	r18, 0x0A	; 10
 8fe:	30 e0       	ldi	r19, 0x00	; 0
 900:	25 c0       	rjmp	.+74     	; 0x94c <vfprintf+0x29e>
 902:	93 2d       	mov	r25, r3
 904:	99 7f       	andi	r25, 0xF9	; 249
 906:	b9 2e       	mov	r11, r25
 908:	8f 36       	cpi	r24, 0x6F	; 111
 90a:	c1 f0       	breq	.+48     	; 0x93c <vfprintf+0x28e>
 90c:	18 f4       	brcc	.+6      	; 0x914 <vfprintf+0x266>
 90e:	88 35       	cpi	r24, 0x58	; 88
 910:	79 f0       	breq	.+30     	; 0x930 <vfprintf+0x282>
 912:	b5 c0       	rjmp	.+362    	; 0xa7e <vfprintf+0x3d0>
 914:	80 37       	cpi	r24, 0x70	; 112
 916:	19 f0       	breq	.+6      	; 0x91e <vfprintf+0x270>
 918:	88 37       	cpi	r24, 0x78	; 120
 91a:	21 f0       	breq	.+8      	; 0x924 <vfprintf+0x276>
 91c:	b0 c0       	rjmp	.+352    	; 0xa7e <vfprintf+0x3d0>
 91e:	e9 2f       	mov	r30, r25
 920:	e0 61       	ori	r30, 0x10	; 16
 922:	be 2e       	mov	r11, r30
 924:	b4 fe       	sbrs	r11, 4
 926:	0d c0       	rjmp	.+26     	; 0x942 <vfprintf+0x294>
 928:	fb 2d       	mov	r31, r11
 92a:	f4 60       	ori	r31, 0x04	; 4
 92c:	bf 2e       	mov	r11, r31
 92e:	09 c0       	rjmp	.+18     	; 0x942 <vfprintf+0x294>
 930:	34 fe       	sbrs	r3, 4
 932:	0a c0       	rjmp	.+20     	; 0x948 <vfprintf+0x29a>
 934:	29 2f       	mov	r18, r25
 936:	26 60       	ori	r18, 0x06	; 6
 938:	b2 2e       	mov	r11, r18
 93a:	06 c0       	rjmp	.+12     	; 0x948 <vfprintf+0x29a>
 93c:	28 e0       	ldi	r18, 0x08	; 8
 93e:	30 e0       	ldi	r19, 0x00	; 0
 940:	05 c0       	rjmp	.+10     	; 0x94c <vfprintf+0x29e>
 942:	20 e1       	ldi	r18, 0x10	; 16
 944:	30 e0       	ldi	r19, 0x00	; 0
 946:	02 c0       	rjmp	.+4      	; 0x94c <vfprintf+0x29e>
 948:	20 e1       	ldi	r18, 0x10	; 16
 94a:	32 e0       	ldi	r19, 0x02	; 2
 94c:	f8 01       	movw	r30, r16
 94e:	b7 fe       	sbrs	r11, 7
 950:	07 c0       	rjmp	.+14     	; 0x960 <vfprintf+0x2b2>
 952:	60 81       	ld	r22, Z
 954:	71 81       	ldd	r23, Z+1	; 0x01
 956:	82 81       	ldd	r24, Z+2	; 0x02
 958:	93 81       	ldd	r25, Z+3	; 0x03
 95a:	0c 5f       	subi	r16, 0xFC	; 252
 95c:	1f 4f       	sbci	r17, 0xFF	; 255
 95e:	06 c0       	rjmp	.+12     	; 0x96c <vfprintf+0x2be>
 960:	60 81       	ld	r22, Z
 962:	71 81       	ldd	r23, Z+1	; 0x01
 964:	80 e0       	ldi	r24, 0x00	; 0
 966:	90 e0       	ldi	r25, 0x00	; 0
 968:	0e 5f       	subi	r16, 0xFE	; 254
 96a:	1f 4f       	sbci	r17, 0xFF	; 255
 96c:	a3 01       	movw	r20, r6
 96e:	0e 94 ad 05 	call	0xb5a	; 0xb5a <__ultoa_invert>
 972:	88 2e       	mov	r8, r24
 974:	86 18       	sub	r8, r6
 976:	fb 2d       	mov	r31, r11
 978:	ff 77       	andi	r31, 0x7F	; 127
 97a:	3f 2e       	mov	r3, r31
 97c:	36 fe       	sbrs	r3, 6
 97e:	0d c0       	rjmp	.+26     	; 0x99a <vfprintf+0x2ec>
 980:	23 2d       	mov	r18, r3
 982:	2e 7f       	andi	r18, 0xFE	; 254
 984:	a2 2e       	mov	r10, r18
 986:	89 14       	cp	r8, r9
 988:	58 f4       	brcc	.+22     	; 0x9a0 <vfprintf+0x2f2>
 98a:	34 fe       	sbrs	r3, 4
 98c:	0b c0       	rjmp	.+22     	; 0x9a4 <vfprintf+0x2f6>
 98e:	32 fc       	sbrc	r3, 2
 990:	09 c0       	rjmp	.+18     	; 0x9a4 <vfprintf+0x2f6>
 992:	83 2d       	mov	r24, r3
 994:	8e 7e       	andi	r24, 0xEE	; 238
 996:	a8 2e       	mov	r10, r24
 998:	05 c0       	rjmp	.+10     	; 0x9a4 <vfprintf+0x2f6>
 99a:	b8 2c       	mov	r11, r8
 99c:	a3 2c       	mov	r10, r3
 99e:	03 c0       	rjmp	.+6      	; 0x9a6 <vfprintf+0x2f8>
 9a0:	b8 2c       	mov	r11, r8
 9a2:	01 c0       	rjmp	.+2      	; 0x9a6 <vfprintf+0x2f8>
 9a4:	b9 2c       	mov	r11, r9
 9a6:	a4 fe       	sbrs	r10, 4
 9a8:	0f c0       	rjmp	.+30     	; 0x9c8 <vfprintf+0x31a>
 9aa:	fe 01       	movw	r30, r28
 9ac:	e8 0d       	add	r30, r8
 9ae:	f1 1d       	adc	r31, r1
 9b0:	80 81       	ld	r24, Z
 9b2:	80 33       	cpi	r24, 0x30	; 48
 9b4:	21 f4       	brne	.+8      	; 0x9be <vfprintf+0x310>
 9b6:	9a 2d       	mov	r25, r10
 9b8:	99 7e       	andi	r25, 0xE9	; 233
 9ba:	a9 2e       	mov	r10, r25
 9bc:	09 c0       	rjmp	.+18     	; 0x9d0 <vfprintf+0x322>
 9be:	a2 fe       	sbrs	r10, 2
 9c0:	06 c0       	rjmp	.+12     	; 0x9ce <vfprintf+0x320>
 9c2:	b3 94       	inc	r11
 9c4:	b3 94       	inc	r11
 9c6:	04 c0       	rjmp	.+8      	; 0x9d0 <vfprintf+0x322>
 9c8:	8a 2d       	mov	r24, r10
 9ca:	86 78       	andi	r24, 0x86	; 134
 9cc:	09 f0       	breq	.+2      	; 0x9d0 <vfprintf+0x322>
 9ce:	b3 94       	inc	r11
 9d0:	a3 fc       	sbrc	r10, 3
 9d2:	11 c0       	rjmp	.+34     	; 0x9f6 <vfprintf+0x348>
 9d4:	a0 fe       	sbrs	r10, 0
 9d6:	06 c0       	rjmp	.+12     	; 0x9e4 <vfprintf+0x336>
 9d8:	b2 14       	cp	r11, r2
 9da:	88 f4       	brcc	.+34     	; 0x9fe <vfprintf+0x350>
 9dc:	28 0c       	add	r2, r8
 9de:	92 2c       	mov	r9, r2
 9e0:	9b 18       	sub	r9, r11
 9e2:	0e c0       	rjmp	.+28     	; 0xa00 <vfprintf+0x352>
 9e4:	b2 14       	cp	r11, r2
 9e6:	60 f4       	brcc	.+24     	; 0xa00 <vfprintf+0x352>
 9e8:	b6 01       	movw	r22, r12
 9ea:	80 e2       	ldi	r24, 0x20	; 32
 9ec:	90 e0       	ldi	r25, 0x00	; 0
 9ee:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 9f2:	b3 94       	inc	r11
 9f4:	f7 cf       	rjmp	.-18     	; 0x9e4 <vfprintf+0x336>
 9f6:	b2 14       	cp	r11, r2
 9f8:	18 f4       	brcc	.+6      	; 0xa00 <vfprintf+0x352>
 9fa:	2b 18       	sub	r2, r11
 9fc:	02 c0       	rjmp	.+4      	; 0xa02 <vfprintf+0x354>
 9fe:	98 2c       	mov	r9, r8
 a00:	21 2c       	mov	r2, r1
 a02:	a4 fe       	sbrs	r10, 4
 a04:	10 c0       	rjmp	.+32     	; 0xa26 <vfprintf+0x378>
 a06:	b6 01       	movw	r22, r12
 a08:	80 e3       	ldi	r24, 0x30	; 48
 a0a:	90 e0       	ldi	r25, 0x00	; 0
 a0c:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 a10:	a2 fe       	sbrs	r10, 2
 a12:	17 c0       	rjmp	.+46     	; 0xa42 <vfprintf+0x394>
 a14:	a1 fc       	sbrc	r10, 1
 a16:	03 c0       	rjmp	.+6      	; 0xa1e <vfprintf+0x370>
 a18:	88 e7       	ldi	r24, 0x78	; 120
 a1a:	90 e0       	ldi	r25, 0x00	; 0
 a1c:	02 c0       	rjmp	.+4      	; 0xa22 <vfprintf+0x374>
 a1e:	88 e5       	ldi	r24, 0x58	; 88
 a20:	90 e0       	ldi	r25, 0x00	; 0
 a22:	b6 01       	movw	r22, r12
 a24:	0c c0       	rjmp	.+24     	; 0xa3e <vfprintf+0x390>
 a26:	8a 2d       	mov	r24, r10
 a28:	86 78       	andi	r24, 0x86	; 134
 a2a:	59 f0       	breq	.+22     	; 0xa42 <vfprintf+0x394>
 a2c:	a1 fe       	sbrs	r10, 1
 a2e:	02 c0       	rjmp	.+4      	; 0xa34 <vfprintf+0x386>
 a30:	8b e2       	ldi	r24, 0x2B	; 43
 a32:	01 c0       	rjmp	.+2      	; 0xa36 <vfprintf+0x388>
 a34:	80 e2       	ldi	r24, 0x20	; 32
 a36:	a7 fc       	sbrc	r10, 7
 a38:	8d e2       	ldi	r24, 0x2D	; 45
 a3a:	b6 01       	movw	r22, r12
 a3c:	90 e0       	ldi	r25, 0x00	; 0
 a3e:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 a42:	89 14       	cp	r8, r9
 a44:	38 f4       	brcc	.+14     	; 0xa54 <vfprintf+0x3a6>
 a46:	b6 01       	movw	r22, r12
 a48:	80 e3       	ldi	r24, 0x30	; 48
 a4a:	90 e0       	ldi	r25, 0x00	; 0
 a4c:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 a50:	9a 94       	dec	r9
 a52:	f7 cf       	rjmp	.-18     	; 0xa42 <vfprintf+0x394>
 a54:	8a 94       	dec	r8
 a56:	f3 01       	movw	r30, r6
 a58:	e8 0d       	add	r30, r8
 a5a:	f1 1d       	adc	r31, r1
 a5c:	80 81       	ld	r24, Z
 a5e:	b6 01       	movw	r22, r12
 a60:	90 e0       	ldi	r25, 0x00	; 0
 a62:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 a66:	81 10       	cpse	r8, r1
 a68:	f5 cf       	rjmp	.-22     	; 0xa54 <vfprintf+0x3a6>
 a6a:	22 20       	and	r2, r2
 a6c:	09 f4       	brne	.+2      	; 0xa70 <vfprintf+0x3c2>
 a6e:	42 ce       	rjmp	.-892    	; 0x6f4 <vfprintf+0x46>
 a70:	b6 01       	movw	r22, r12
 a72:	80 e2       	ldi	r24, 0x20	; 32
 a74:	90 e0       	ldi	r25, 0x00	; 0
 a76:	0e 94 71 05 	call	0xae2	; 0xae2 <fputc>
 a7a:	2a 94       	dec	r2
 a7c:	f6 cf       	rjmp	.-20     	; 0xa6a <vfprintf+0x3bc>
 a7e:	f6 01       	movw	r30, r12
 a80:	86 81       	ldd	r24, Z+6	; 0x06
 a82:	97 81       	ldd	r25, Z+7	; 0x07
 a84:	02 c0       	rjmp	.+4      	; 0xa8a <vfprintf+0x3dc>
 a86:	8f ef       	ldi	r24, 0xFF	; 255
 a88:	9f ef       	ldi	r25, 0xFF	; 255
 a8a:	2b 96       	adiw	r28, 0x0b	; 11
 a8c:	cd bf       	out	0x3d, r28	; 61
 a8e:	de bf       	out	0x3e, r29	; 62
 a90:	df 91       	pop	r29
 a92:	cf 91       	pop	r28
 a94:	1f 91       	pop	r17
 a96:	0f 91       	pop	r16
 a98:	ff 90       	pop	r15
 a9a:	ef 90       	pop	r14
 a9c:	df 90       	pop	r13
 a9e:	cf 90       	pop	r12
 aa0:	bf 90       	pop	r11
 aa2:	af 90       	pop	r10
 aa4:	9f 90       	pop	r9
 aa6:	8f 90       	pop	r8
 aa8:	7f 90       	pop	r7
 aaa:	6f 90       	pop	r6
 aac:	5f 90       	pop	r5
 aae:	4f 90       	pop	r4
 ab0:	3f 90       	pop	r3
 ab2:	2f 90       	pop	r2
 ab4:	08 95       	ret

00000ab6 <strnlen_P>:
 ab6:	fc 01       	movw	r30, r24
 ab8:	05 90       	lpm	r0, Z+
 aba:	61 50       	subi	r22, 0x01	; 1
 abc:	70 40       	sbci	r23, 0x00	; 0
 abe:	01 10       	cpse	r0, r1
 ac0:	d8 f7       	brcc	.-10     	; 0xab8 <strnlen_P+0x2>
 ac2:	80 95       	com	r24
 ac4:	90 95       	com	r25
 ac6:	8e 0f       	add	r24, r30
 ac8:	9f 1f       	adc	r25, r31
 aca:	08 95       	ret

00000acc <strnlen>:
 acc:	fc 01       	movw	r30, r24
 ace:	61 50       	subi	r22, 0x01	; 1
 ad0:	70 40       	sbci	r23, 0x00	; 0
 ad2:	01 90       	ld	r0, Z+
 ad4:	01 10       	cpse	r0, r1
 ad6:	d8 f7       	brcc	.-10     	; 0xace <strnlen+0x2>
 ad8:	80 95       	com	r24
 ada:	90 95       	com	r25
 adc:	8e 0f       	add	r24, r30
 ade:	9f 1f       	adc	r25, r31
 ae0:	08 95       	ret

00000ae2 <fputc>:
 ae2:	0f 93       	push	r16
 ae4:	1f 93       	push	r17
 ae6:	cf 93       	push	r28
 ae8:	df 93       	push	r29
 aea:	fb 01       	movw	r30, r22
 aec:	23 81       	ldd	r18, Z+3	; 0x03
 aee:	21 fd       	sbrc	r18, 1
 af0:	03 c0       	rjmp	.+6      	; 0xaf8 <fputc+0x16>
 af2:	8f ef       	ldi	r24, 0xFF	; 255
 af4:	9f ef       	ldi	r25, 0xFF	; 255
 af6:	2c c0       	rjmp	.+88     	; 0xb50 <fputc+0x6e>
 af8:	22 ff       	sbrs	r18, 2
 afa:	16 c0       	rjmp	.+44     	; 0xb28 <fputc+0x46>
 afc:	46 81       	ldd	r20, Z+6	; 0x06
 afe:	57 81       	ldd	r21, Z+7	; 0x07
 b00:	24 81       	ldd	r18, Z+4	; 0x04
 b02:	35 81       	ldd	r19, Z+5	; 0x05
 b04:	42 17       	cp	r20, r18
 b06:	53 07       	cpc	r21, r19
 b08:	44 f4       	brge	.+16     	; 0xb1a <fputc+0x38>
 b0a:	a0 81       	ld	r26, Z
 b0c:	b1 81       	ldd	r27, Z+1	; 0x01
 b0e:	9d 01       	movw	r18, r26
 b10:	2f 5f       	subi	r18, 0xFF	; 255
 b12:	3f 4f       	sbci	r19, 0xFF	; 255
 b14:	20 83       	st	Z, r18
 b16:	31 83       	std	Z+1, r19	; 0x01
 b18:	8c 93       	st	X, r24
 b1a:	26 81       	ldd	r18, Z+6	; 0x06
 b1c:	37 81       	ldd	r19, Z+7	; 0x07
 b1e:	2f 5f       	subi	r18, 0xFF	; 255
 b20:	3f 4f       	sbci	r19, 0xFF	; 255
 b22:	26 83       	std	Z+6, r18	; 0x06
 b24:	37 83       	std	Z+7, r19	; 0x07
 b26:	14 c0       	rjmp	.+40     	; 0xb50 <fputc+0x6e>
 b28:	8b 01       	movw	r16, r22
 b2a:	ec 01       	movw	r28, r24
 b2c:	fb 01       	movw	r30, r22
 b2e:	00 84       	ldd	r0, Z+8	; 0x08
 b30:	f1 85       	ldd	r31, Z+9	; 0x09
 b32:	e0 2d       	mov	r30, r0
 b34:	09 95       	icall
 b36:	89 2b       	or	r24, r25
 b38:	e1 f6       	brne	.-72     	; 0xaf2 <fputc+0x10>
 b3a:	d8 01       	movw	r26, r16
 b3c:	16 96       	adiw	r26, 0x06	; 6
 b3e:	8d 91       	ld	r24, X+
 b40:	9c 91       	ld	r25, X
 b42:	17 97       	sbiw	r26, 0x07	; 7
 b44:	01 96       	adiw	r24, 0x01	; 1
 b46:	16 96       	adiw	r26, 0x06	; 6
 b48:	8d 93       	st	X+, r24
 b4a:	9c 93       	st	X, r25
 b4c:	17 97       	sbiw	r26, 0x07	; 7
 b4e:	ce 01       	movw	r24, r28
 b50:	df 91       	pop	r29
 b52:	cf 91       	pop	r28
 b54:	1f 91       	pop	r17
 b56:	0f 91       	pop	r16
 b58:	08 95       	ret

00000b5a <__ultoa_invert>:
 b5a:	fa 01       	movw	r30, r20
 b5c:	aa 27       	eor	r26, r26
 b5e:	28 30       	cpi	r18, 0x08	; 8
 b60:	51 f1       	breq	.+84     	; 0xbb6 <__ultoa_invert+0x5c>
 b62:	20 31       	cpi	r18, 0x10	; 16
 b64:	81 f1       	breq	.+96     	; 0xbc6 <__ultoa_invert+0x6c>
 b66:	e8 94       	clt
 b68:	6f 93       	push	r22
 b6a:	6e 7f       	andi	r22, 0xFE	; 254
 b6c:	6e 5f       	subi	r22, 0xFE	; 254
 b6e:	7f 4f       	sbci	r23, 0xFF	; 255
 b70:	8f 4f       	sbci	r24, 0xFF	; 255
 b72:	9f 4f       	sbci	r25, 0xFF	; 255
 b74:	af 4f       	sbci	r26, 0xFF	; 255
 b76:	b1 e0       	ldi	r27, 0x01	; 1
 b78:	3e d0       	rcall	.+124    	; 0xbf6 <__ultoa_invert+0x9c>
 b7a:	b4 e0       	ldi	r27, 0x04	; 4
 b7c:	3c d0       	rcall	.+120    	; 0xbf6 <__ultoa_invert+0x9c>
 b7e:	67 0f       	add	r22, r23
 b80:	78 1f       	adc	r23, r24
 b82:	89 1f       	adc	r24, r25
 b84:	9a 1f       	adc	r25, r26
 b86:	a1 1d       	adc	r26, r1
 b88:	68 0f       	add	r22, r24
 b8a:	79 1f       	adc	r23, r25
 b8c:	8a 1f       	adc	r24, r26
 b8e:	91 1d       	adc	r25, r1
 b90:	a1 1d       	adc	r26, r1
 b92:	6a 0f       	add	r22, r26
 b94:	71 1d       	adc	r23, r1
 b96:	81 1d       	adc	r24, r1
 b98:	91 1d       	adc	r25, r1
 b9a:	a1 1d       	adc	r26, r1
 b9c:	20 d0       	rcall	.+64     	; 0xbde <__ultoa_invert+0x84>
 b9e:	09 f4       	brne	.+2      	; 0xba2 <__ultoa_invert+0x48>
 ba0:	68 94       	set
 ba2:	3f 91       	pop	r19
 ba4:	2a e0       	ldi	r18, 0x0A	; 10
 ba6:	26 9f       	mul	r18, r22
 ba8:	11 24       	eor	r1, r1
 baa:	30 19       	sub	r19, r0
 bac:	30 5d       	subi	r19, 0xD0	; 208
 bae:	31 93       	st	Z+, r19
 bb0:	de f6       	brtc	.-74     	; 0xb68 <__ultoa_invert+0xe>
 bb2:	cf 01       	movw	r24, r30
 bb4:	08 95       	ret
 bb6:	46 2f       	mov	r20, r22
 bb8:	47 70       	andi	r20, 0x07	; 7
 bba:	40 5d       	subi	r20, 0xD0	; 208
 bbc:	41 93       	st	Z+, r20
 bbe:	b3 e0       	ldi	r27, 0x03	; 3
 bc0:	0f d0       	rcall	.+30     	; 0xbe0 <__ultoa_invert+0x86>
 bc2:	c9 f7       	brne	.-14     	; 0xbb6 <__ultoa_invert+0x5c>
 bc4:	f6 cf       	rjmp	.-20     	; 0xbb2 <__ultoa_invert+0x58>
 bc6:	46 2f       	mov	r20, r22
 bc8:	4f 70       	andi	r20, 0x0F	; 15
 bca:	40 5d       	subi	r20, 0xD0	; 208
 bcc:	4a 33       	cpi	r20, 0x3A	; 58
 bce:	18 f0       	brcs	.+6      	; 0xbd6 <__ultoa_invert+0x7c>
 bd0:	49 5d       	subi	r20, 0xD9	; 217
 bd2:	31 fd       	sbrc	r19, 1
 bd4:	40 52       	subi	r20, 0x20	; 32
 bd6:	41 93       	st	Z+, r20
 bd8:	02 d0       	rcall	.+4      	; 0xbde <__ultoa_invert+0x84>
 bda:	a9 f7       	brne	.-22     	; 0xbc6 <__ultoa_invert+0x6c>
 bdc:	ea cf       	rjmp	.-44     	; 0xbb2 <__ultoa_invert+0x58>
 bde:	b4 e0       	ldi	r27, 0x04	; 4
 be0:	a6 95       	lsr	r26
 be2:	97 95       	ror	r25
 be4:	87 95       	ror	r24
 be6:	77 95       	ror	r23
 be8:	67 95       	ror	r22
 bea:	ba 95       	dec	r27
 bec:	c9 f7       	brne	.-14     	; 0xbe0 <__ultoa_invert+0x86>
 bee:	00 97       	sbiw	r24, 0x00	; 0
 bf0:	61 05       	cpc	r22, r1
 bf2:	71 05       	cpc	r23, r1
 bf4:	08 95       	ret
 bf6:	9b 01       	movw	r18, r22
 bf8:	ac 01       	movw	r20, r24
 bfa:	0a 2e       	mov	r0, r26
 bfc:	06 94       	lsr	r0
 bfe:	57 95       	ror	r21
 c00:	47 95       	ror	r20
 c02:	37 95       	ror	r19
 c04:	27 95       	ror	r18
 c06:	ba 95       	dec	r27
 c08:	c9 f7       	brne	.-14     	; 0xbfc <__ultoa_invert+0xa2>
 c0a:	62 0f       	add	r22, r18
 c0c:	73 1f       	adc	r23, r19
 c0e:	84 1f       	adc	r24, r20
 c10:	95 1f       	adc	r25, r21
 c12:	a0 1d       	adc	r26, r0
 c14:	08 95       	ret

00000c16 <_exit>:
 c16:	f8 94       	cli

00000c18 <__stop_program>:
 c18:	ff cf       	rjmp	.-2      	; 0xc18 <__stop_program>
