module shiftRegister(input logic [3:0]in1,in2,in3,in4,in5,in6,in7,in8,input logic Clock,output logic [3:0]out1,out2,out3,out4,out5,out6,out7,out8);
    always_ff @(posedge Clock) begin
        out2 <= in1;
        out3 <= in2;
        out4 <= in3;
        out5 <= in5;
        out6 <= in5;
        out7 <= in6;
        out8 <= in7;
        out1 <= in8;
    end
endmodule