Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Jan 30 23:52:30 2020
| Host         : XPS15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  3054 |
|    Minimum number of control sets                        |  3054 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  8308 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  3054 |
| >= 0 to < 4        |   240 |
| >= 4 to < 6        |   677 |
| >= 6 to < 8        |   168 |
| >= 8 to < 10       |   447 |
| >= 10 to < 12      |   202 |
| >= 12 to < 14      |   144 |
| >= 14 to < 16      |    73 |
| >= 16              |  1103 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11410 |         1922 |
| No           | No                    | Yes                    |             277 |           74 |
| No           | Yes                   | No                     |            8930 |         2304 |
| Yes          | No                    | No                     |           18803 |         3685 |
| Yes          | No                    | Yes                    |             235 |           64 |
| Yes          | Yes                   | No                     |           20381 |         4654 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                     |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                               |                1 |              1 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                   | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                                                       |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                   | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                     |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |
| ~base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                   | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                               |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                  |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                               |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                            |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                    |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                    |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                 |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                               | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                              | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                 |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                 |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                 |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                    |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                  |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                   |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                      |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                   |                1 |              1 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                   |                1 |              1 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                           |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                    |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                              | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                             |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                             |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_8[0]                                                                                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                             |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                      |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                             |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                                             | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                  |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                     |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                     |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                    |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                           |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                            |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                                      |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0                                                                                                                                                                                           |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                               |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                   |                1 |              1 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                           |                1 |              2 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                       |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                         |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                         |                2 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                           |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                                         |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                          |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                              |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/gen_master_slots[9].reg_slice_mi/reset                                                                                                                                                  |                1 |              2 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                    |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                 |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                    |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                    |                1 |              3 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                      |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                     |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                2 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                   |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                2 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                   |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                      |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/MDM_Core_I1/p_8_out                                                                                                                                                                                                                                             | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | base_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                         | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                           | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                1 |              4 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                             | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[3]_i_1_n_0                                                                                                                                                               | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                        | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                               | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                        | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                        | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                   | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                        | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                       | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                         | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                           | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                         | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                      | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                            |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                            | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                                                   |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                               |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                      | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                               | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                               | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                              | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                         | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                              | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                       | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                   | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                4 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                                                         | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                          | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                          | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                                                | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                              | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_1[0]                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                              | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                             | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                         | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                             | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[1][0]                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                               |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[1][0]                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[9][0]                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[3].w_issuing_cnt_reg[25][0]                                                                                      | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[17][0]                                                                                      | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                             | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                           | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                     | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                         | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                        | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                             | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                        | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                               | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                             | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                     | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[1][0]                                                                                         | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0][0]                                                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0]_0[0]                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0]_3[0]                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                      | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                     |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                             | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0]_5[0]                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0]_4[0]                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0]_1[0]                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/s_axi_bready[0]_2[0]                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                              | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                      | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                                                             |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/proc_sys_reset_pixelclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                 |                1 |              4 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                               | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                            | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                  | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                    |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                               | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                         | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                           | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                           | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                   | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                               | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                      | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                           | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                           | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                             |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                           | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                              |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                  | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                  | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                              |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                        | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_strb_V_0_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_keep_V_0_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_strb_V_0_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_keep_V_0_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_keep_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_keep_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_strb_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_strb_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                       | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                          | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                          | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                    |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                   |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                            |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                               |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                             |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0          |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                   |                1 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                              |                3 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                2 |              4 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                    | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                      | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                   |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_0                                                                                                                                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                        | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                                                                                                                                       | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                                                                                                              |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                        |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                     | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                                                                                                | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                                                                                                               |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                       | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                 | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                        |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[4][0]                                                                                                  |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                     | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                             | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                      | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                   |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                       | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                        | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                               |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                        |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                       | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk3/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                          |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                1 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                           | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                  |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                    | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                    | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                     | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                              | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                              | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                         |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                              | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/waddr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                  |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                    |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                           | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                                        |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                    |                3 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                     |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                  |                2 |              5 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                         |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                          |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/rst_ps7_0_fclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                                             | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                          |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                                     | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                          |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                         |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                      |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                       |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                         |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                3 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                    | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                  |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[3]_i_1_n_0                                                                                                                                                               | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                      |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                         |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                              | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                           |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/ap_block_pp0_stage0_11001                                                                                                                                                                                                               | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/rst_ps7_0_fclk3/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk3/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                              | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                        |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/waddr                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                         | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                       |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                3 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                          |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                         |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                3 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                  |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                              | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/ap_block_pp0_stage0_11001                                                                                                                                                                                                              | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                               |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                          |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                           | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                     |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                   |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                             |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_11_out                                                                                                                           | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                              |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                              |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                              |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                       |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                  |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                      |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                 |                2 |              7 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                 |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                 |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                               | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                    |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              7 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                               | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                   | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/reset                                                                                                                                                                                                                                   |                1 |              7 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                     | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_11_out                                                                                                                                                                   | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                         |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                4 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                           | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                   | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                   | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                               | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                              | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_alpha_V0                                                                                                                                                                                                   | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_CS_fsm_state2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_enable_reg_pp0_iter11                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                           | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                     | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                    | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]          |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                           | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                           | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                              | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                           | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/reg_1870                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                         | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                               | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]          |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                               | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                         | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                             | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                              | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                   | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                              | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                 | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                       | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                             | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_keep_V_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_strb_V_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_keep_V_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_strb_V_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_strb_V_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_strb_V_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_keep_V_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_keep_V_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                       | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                         | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[3]_i_1_n_0                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/m_payload_i[10]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                       | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                               | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                       | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                               | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                   | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                        | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                             | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                             |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                                        | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/E[0]                                                                                                                                                                                                                 | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/ar.ar_pipe/m_payload_i[10]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                    |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                      | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                          |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                         | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                 | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                        |                2 |              8 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                        |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                          |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                       | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              8 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                          |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                            |                                                                                                                                                                                                                                                                                            |                7 |              8 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | base_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                2 |              8 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                     |                2 |              8 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                       | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                       | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                         | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                           | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                       | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                   | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                       | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                              | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                1 |              8 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                               |                2 |              8 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                    | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                               |                2 |              8 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                         | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                       |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                           | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                       | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                    |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                              | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                               |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                   | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                               | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                               |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                       |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                               | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                1 |              8 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                        | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                              | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                5 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                  | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                              | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                                          |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                   |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                              | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                        | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                      | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                               | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                        |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                               | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                               | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                4 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                       | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                      | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                              |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                            |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                   | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |              9 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c3_V[9]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c1_V[9]_i_2_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c1_V[9]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c3_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c2_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c1_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c2_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c3_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                                    |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                      | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                            |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                          |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                          |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                             | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                  | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                        |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                        | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                        | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                         | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_2_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                                   |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                 |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                 |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c3_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c3_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                          |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                             | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_2_n_0                                                                                                                                                                                         | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                                    |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c3_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c1_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                        | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                          |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c1_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                4 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c2_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c3_c2_V[9]_i_1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                        | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c1_V[9]_i_2_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c2_V[9]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                               | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                          |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c3_V[9]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c1_V[9]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                         | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                            | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c2_c1_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_bias_c2_V[9]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/int_c1_c3_V[9]_i_1_n_0                                                                                                                                                                                  | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                               |                2 |             10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |             10 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                                                  |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_6                                                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                                                |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                         | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                         | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                4 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                4 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                           |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                 |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                     |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                3 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                           | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                      |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                           | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                      |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             11 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                              | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                      |                2 |             11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                           | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                   | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                              |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                         | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                     |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                      |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                         |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                       |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__8_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]_0[0]                                                                                                                                                             | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                       | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                3 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                          |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                            |                2 |             12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                               |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                         | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                2 |             12 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                               |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                  |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                4 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                3 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                     |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |             13 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                    |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                               | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                            |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                2 |             13 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                4 |             13 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                4 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_8[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                3 |             13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                             |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                   | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                                            |                4 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__7_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                4 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                4 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                                |                4 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                              | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                                                                           |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                       |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                          |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                               |                4 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                           | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                       |                5 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                     | base_i/trace_analyzer_pi/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                       |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                              | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                              | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                        | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                           |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                  | base_i/trace_analyzer_pmodb/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                           |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_data_V_0_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_32_data_V_0_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_data_V_1_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/capture_32_data_V_1_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                          |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                          |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |                5 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                6 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                7 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                         |                6 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                     |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                   | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                     |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                     |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                               | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                   |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                   |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_enable_reg_pp1_iter11                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/reg_1830                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/reg_1950                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/p_63_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                4 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                5 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                  |                5 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/stream_in_24_data_V_0_sel13                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                           | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                           | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |                3 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                5 |             17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                     | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                     |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                     |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                     | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                3 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                              | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                4 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                6 |             18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                             | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg[0]                                                                     |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/iop_rpi/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                4 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                         |                4 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                   |                3 |             19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                                                           | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                            |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                             | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                            | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                            |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                        | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                5 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                4 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                4 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                4 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                3 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                3 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                3 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                |                3 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                6 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                4 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                4 |             21 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                4 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                6 |             21 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                           |                6 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                3 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                5 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                4 |             21 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                            |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             22 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             22 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                5 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                    |                3 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             22 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                        |                5 |             23 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                         | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                |                6 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                6 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                 | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                7 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                3 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                            |                3 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                6 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_288[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_5                                                                                                                                                                                  | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                3 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset6_out                                                                                                                                                                                                                                          |                5 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                                    | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                3 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                3 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                6 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/color_convert_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                       |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                 |                6 |             23 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_287[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             23 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/stream_in_24_data_V_0_load_A                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             24 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/stream_out_24_data_1_payload_B[23]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                7 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                             | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/stream_out_24_data_1_payload_A[23]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                          |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/stream_in_24_data_V_0_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                            | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                      |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                7 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/stream_out_24_data_1_payload_B[23]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                             | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/stream_in_24_data_0_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                                                                                                                                     | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                                           |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                                                                                             | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                                         |                5 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                                                                                             | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                                         |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                                                                                                                                                 | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                                           |                7 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/stream_in_24_data_0_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                5 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                             | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                7 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/trunc_ln647_reg_4440                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                   | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/stream_in_24_data_0_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/stream_in_24_data_0_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/stream_out_24_data_1_payload_A[23]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                           | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                8 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                5 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/stream_out_24_data_V_1_load_A                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/stream_out_24_data_V_1_load_B                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                8 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                 |                7 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                        |                6 |             25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                7 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                              | base_i/bypass_0/inst/bypass_AXILiteS_s_axi_U/rdata[30]_i_1_n_0                                                                                                                                                                                                                             |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[25]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                6 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                |                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                   | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                5 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                       | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                7 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             26 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                6 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                |                5 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                       |                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[25]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                5 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |             26 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_temp_data_V_reg_2800                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             27 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                6 |             27 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                    |                6 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                     | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                    |                5 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                           | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                6 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                8 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                7 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                              |                5 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                               | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                                   |                7 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                6 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                      | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                7 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                    |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                    |                4 |             28 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                    |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                        |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                6 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                7 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                6 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                4 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                                     | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                   | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                7 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                    |                7 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                5 |             30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                                   |                8 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                           |                7 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                8 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                7 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                        | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                     |                4 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                        |                6 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                               | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                7 |             31 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             31 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               12 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                     | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               11 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                         | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                   |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                       | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                              | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                     |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                       | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               10 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                 |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                       | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                           | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                     | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                      | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                       | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                           | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                     | base_i/iop_rpi/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                        | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                       | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | base_i/iop_rpi/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                     | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               11 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                       | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                       | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                           | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/rs_wreq/p_1_in                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                                                                                                                                        | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_AXILiteS_s_axi_U/int_basePhysAddr_V[31]_i_1_n_0                                                                                                                                                                                                     | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                       | base_i/iop_pmoda/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                       |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                          |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                              | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                                      | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                            | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |               10 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                        | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                          |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                        |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                   | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/int_trigger_V[31]_i_1_n_3                                                                                                                                                                  | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/int_length_r[31]_i_1_n_3                                                                                                                                                                   | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ar_hs                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               11 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/samples_1_fu_740                                                                                                                                                                                                              | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/samples_1_fu_74                                                                                                                                                                                       |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/p_134_in                                                                                                                                                                                                                      | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                                 |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               14 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/int_length_r[31]_i_1_n_3                                                                                                                                                                      | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ar_hs                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/int_trigger_V[63]_i_1_n_3                                                                                                                                                                     | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/int_trigger_V[31]_i_1_n_3                                                                                                                                                                     | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/p_134_in                                                                                                                                                                                                                         | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                                    |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/samples_1_fu_760                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/samples_1_fu_76                                                                                                                                                                                          |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                   | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                       | base_i/iop_pmodb/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                        |               10 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |               10 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                       |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                   |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                         | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                               | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |               16 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                              | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                            | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                                      | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                        | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |               32 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/stream_in_32_data_V_0_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/stream_in_32_data_V_0_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                    |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                     | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                    |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                 | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                 |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                   | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/stream_out_32_data_V_1_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/stream_out_32_data_V_1_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                         | base_i/iop_rpi/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                |               13 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/delayed_last_1_reg_1990                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                              |                8 |             32 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                  |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1712                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1135                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata                                                                                                                                                                                                          | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                         |                9 |             32 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                      | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                                                      |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                     |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                           | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                       |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                            | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                              |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr0                                        |                9 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                   | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                          |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                7 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                      | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                         |                6 |             32 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                                  | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |                6 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                9 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/inst/or_ln46_1_reg_465[0]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                      |                8 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               10 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1720                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257[31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                        | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                5 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                    |                8 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                      | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                8 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0                                                                                                                                                                                         | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_1[0]                                                                                                                                                                                      | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                9 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                8 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                      | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                9 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                8 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                  |                6 |             33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                      | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                  |                7 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                  |               10 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                7 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                           |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                      |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                5 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                           |                6 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                |                9 |             34 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                8 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                               |                6 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                               |                8 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                7 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                9 |             35 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                   |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             36 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                9 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                8 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                               |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                8 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                            | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                      |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                   |                5 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                9 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                       |               11 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               12 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             37 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                7 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                |                8 |             38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                               |               14 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |               10 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                           |               10 |             40 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |                8 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |               12 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                9 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                8 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                6 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                8 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/physMemPtr_V_WVALID                                                                                                                                                                                       | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |                6 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |               10 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                  |               12 |             41 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                8 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                8 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                     |                8 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |               10 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |               10 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/iic_subsystem/iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                             |               10 |             42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                    |                8 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                           | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                7 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                     |                8 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                  |                6 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                              |                9 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                7 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                6 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                7 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                7 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                           | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                6 |             44 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_4[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_3[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                     |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_6[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_7[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                7 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                8 |             45 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                   | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                7 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                7 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                |               10 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                        | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr0                           |                7 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                 | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                7 |             46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               10 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_5[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                              | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                         |               10 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               14 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               10 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                9 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               10 |             48 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             48 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               10 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               11 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |               10 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             49 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                           |                7 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                             | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                           |                7 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                          | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |               11 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                            | base_i/iop_rpi/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                   |               12 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |               10 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                        | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                               |               14 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                9 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                          | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |               13 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               11 |             52 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |               12 |             53 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |               11 |             53 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               12 |             54 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_data_V_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/capture_64_data_V_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_data_V_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                       |               15 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               11 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                       | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |               10 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_64_data_V_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                             |               14 |             57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                              | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                9 |             57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1[0]                                                                                                     | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |               11 |             57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                    |               18 |             58 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_AXILiteS_s_axi_U/ap_NS_fsm10_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               10 |             59 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |               11 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                               |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               15 |             63 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                        |               13 |             63 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |               12 |             63 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                             | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                        |                                                                                                                                                                                                                                                                                            |               16 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               18 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               10 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                9 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               16 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                            |                                                                                                                                                                                                                                                                                            |               13 |             64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               10 |             65 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                   | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |               10 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                   | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |               10 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               17 |             66 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                            |               10 |             67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                   | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |               11 |             67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               10 |             67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                      | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               18 |             67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/p_Result_10_reg_12300                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               10 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                9 |             68 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/arduino_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                            |               18 |             72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                       | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                          |               21 |             73 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                 | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               17 |             73 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               12 |             73 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               10 |             75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               10 |             75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             75 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_temp_data_V_reg_2900                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |               12 |             77 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                             |               10 |             77 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               11 |             77 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               11 |             77 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               15 |             77 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                             | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               15 |             78 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                         | base_i/trace_analyzer_pi/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               21 |             78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                               |               14 |             78 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                                  |               11 |             81 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/rpi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                    |               21 |             88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               18 |             93 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                      | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |               20 |             93 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               19 |             93 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               17 |             93 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pmodb/trace_cntrl_32_0/inst/trace_cntrl_32_trace_cntrl_s_axi_U/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               15 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          | base_i/trace_analyzer_pi/trace_cntrl_64_0/inst/trace_cntrl_64_trace_cntrl_s_axi_U/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               13 |             96 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/inst/ap_block_pp0_stage0_11001                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               15 |             97 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/inst/ap_block_pp0_stage0_11001                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               16 |             97 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1195                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               15 |            102 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531[95]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               15 |            102 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_condition_1724                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               26 |            102 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489[95]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               15 |            102 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/inst/delayed_last_0_reg_3990                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               17 |            102 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/bypass_0/inst/bypass_physMemPtr_V_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                                           |               19 |            102 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               25 |            103 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               23 |            103 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               25 |            109 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |               17 |            114 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               16 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               16 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               16 |            128 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               16 |            128 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                              |               33 |            136 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                           |               60 |            140 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                               |               20 |            145 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |               52 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               53 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               51 |            154 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               53 |            154 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                           | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               23 |            173 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |               30 |            173 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |               33 |            173 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               32 |            188 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                        | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               48 |            221 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                          | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               48 |            221 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                          | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               50 |            221 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                            | base_i/iop_rpi/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                          |               46 |            221 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               48 |            248 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                         |               62 |            365 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                          |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               98 |            499 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              159 |            994 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              212 |           1170 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              194 |           1170 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |             1200 |           7674 |
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


