
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Mon Apr 17 16:24:54 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/4_6/LFADs/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/YL_HUANG/4_6/LFADs/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/4_6/LFADs/src/myproject.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/YL_HUANG/4_6/LFADs/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/4_6/LFADs/src/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:106
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:151
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:184
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:213
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:244
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:286
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/myproject.cpp:53:316
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file /home/YL_HUANG/4_6/LFADs/src/myproject.cpp
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:88:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:88:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:90:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:90:27
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:68:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:76:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:95:5
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file /home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 36419 ; free virtual = 112421
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 36419 ; free virtual = 112421
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:451).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:451).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1310.047 ; gain = 790.008 ; free physical = 35604 ; free virtual = 111940
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1315.270 ; gain = 795.230 ; free physical = 35601 ; free virtual = 111939
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:30:1) on argument 'input_1.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:30:93) on argument 'layer2_out.V.V' (/home/YL_HUANG/4_6/LFADs/src/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_in.V.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_out.V.V' . This interface directive will be discarded. Please apply it on an argument of top module.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:95) in function 'alveo_hls4ml' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:119) in function 'nnet::bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:435:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:95) in function 'alveo_hls4ml' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:121) in function 'nnet::bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:134) in function 'nnet::bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:723) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:739) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:723) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:739) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:440) in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:444) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:454) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:482) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:444) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:454) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:466) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:472) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:482) in function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [XFORM 203-131] Reshaping array 'forward_gru_gru_cell_2_recurrent_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'backward_gru_1_gru_cell_1_recurrent_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'backward_gru_1_gru_cell_1_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'forward_gru_gru_cell_2_weight2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_buf' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_buf' .
INFO: [XFORM 203-101] Partitioning array 'backward_gru_recurrent_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'forward_gru_recurrent_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'forward_gru_gru_cell_2_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'backward_gru_1_gru_cell_1_bias2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_normal.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:109) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_reverse.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:111) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'forwardgru_out'  in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'backwardgru_out'  in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'in_buf' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:80:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'in_buf' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'out_buf' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:98:23), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'out_buf' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'h_state.V'  accessed through non-constant indices on dimension 1 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'temp_reverse.V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:111) accessed through non-constant indices on dimension 2 (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:100->/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:68) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:76) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:96) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 1 process function(s): 
	 'nnet::bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'alveo_hls4ml', detected/extracted 4 process function(s): 
	 'Loop_1_proc'
	 'Loop_2_proc192'
	 'myproject'
	 'Loop_3_proc193'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:420:18) to (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:448:1) in function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:125:21) to (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:152:1) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>'... converting 257 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:02 ; elapsed = 00:05:06 . Memory (MB): peak = 1534.051 ; gain = 1014.012 ; free physical = 31186 ; free virtual = 107670
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:76:19) in function 'Loop_2_proc192'.
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' to 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:420)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' to 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config2_recr>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_activation.h:140:22)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:414)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:414)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_f>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:730:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_b>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:730:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' to 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:268)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' to 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:270)
WARNING: [XFORM 203-631] Renaming function 'nnet::bidirectional<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'bidirectional<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:96)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 128 on port 'out.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:99:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5110 on port 'in.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:70:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'res[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:742:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_recurrent.h:742:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_normal[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:124:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_reverse[0].V' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_bidirectional.h:125:13)
INFO: [HLS 200-472] Inferring partial write operation for 'in_bigbuf.V' (/home/YL_HUANG/4_6/LFADs/src/alveo_hls4ml.cpp:70:2)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/4_6/LFADs/src/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:46 ; elapsed = 00:06:51 . Memory (MB): peak = 1662.051 ; gain = 1142.012 ; free physical = 29704 ; free virtual = 106583
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_1>' to 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_2>' to 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config2_recr>' to 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config2>' to 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_f>' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_f>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2_b>' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<16,8,5,3,0>,config2_b>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'bidirectional<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 411.52 seconds; current allocated memory: 763.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 763.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 764.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 766.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 772.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.77 seconds; current allocated memory: 780.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.05 seconds; current allocated memory: 786.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 795.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed<16,8,5,3,0>,sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 805.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 819.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, tanh_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.75 seconds; current allocated memory: 826.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 833.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 840.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.84 seconds; current allocated memory: 851.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.53 seconds; current allocated memory: 855.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 857.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.77 seconds; current allocated memory: 866.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.7 seconds; current allocated memory: 877.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.21 seconds; current allocated memory: 881.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 883.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.22 seconds; current allocated memory: 889.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.98 seconds; current allocated memory: 898.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.29 seconds; current allocated memory: 904.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 907.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.5 seconds; current allocated memory: 916.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 928.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 929.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.95 seconds; current allocated memory: 940.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc137'.
INFO: [HLS 200-111]  Elapsed time: 9.16 seconds; current allocated memory: 946.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_7ns_8ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc192'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 949.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_s' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_14646_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 192 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_707_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_1_s'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_14271_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 192 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 8.36 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 7.41 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 11.42 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'h_state_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_gru_cell_2_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_gru_cell_2_recurrent_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_16s_16s_24s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_17s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 11.58 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 11.05 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'h_state_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1_gru_cell_1_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1_gru_cell_1_recurrent_weight2_V' to 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1eOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_16s_16s_24s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_17s_16s_24_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 11.84 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_16_8_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 11.4 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_10_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_11_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_12_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_13_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_14_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_15_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_16_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_17_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_18_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_19_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_20_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_21_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_22_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_23_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_24_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_25_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_26_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_27_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_28_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_29_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_2yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_30_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_31_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_32_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_33_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_34_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_35_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_36_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_37_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_38_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_39_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_3IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_40_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_41_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_42_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_43_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_44_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_45_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_46_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_47_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_48_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_49_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_4Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_50_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_51_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_52_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_53_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_54_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_55_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_56_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_5Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_57_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_50iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_58_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_51iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_59_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_52iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_60_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_63i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_61_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_64jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_62_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_65jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_63_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_66jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_64_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_67jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_65_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_68jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_66_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_69j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_67_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_6bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_68_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_6bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_69_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_6bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_0_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_1_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_2_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_3_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_4_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_5_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_6_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_7_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_8_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_9_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_10_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_11_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_12_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_13_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_14_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_15_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_16_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_17_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_18_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_19_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_20_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_21_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_22_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_23_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_24_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_25_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_26_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_27_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_28_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_29_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_30_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_31_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_32_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_33_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_34_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_35_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_36_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_37_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_38_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_39_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_40_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_41_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_42_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_43_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_44_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_45_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_46_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_47_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_48_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_49_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_50_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_51_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_52_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_53_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_54_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_55_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_56_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_57_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_58_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_59_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_60_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_61_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_62_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_63_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_64_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_65_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_66_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_67_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_68_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_69_V' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_reverse_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_0' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_1' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_2' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_3' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_4' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_5' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_6' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_7' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_8' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_9' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_10' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_11' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_12' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_13' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_14' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_15' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_16' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_17' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_18' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_19' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_20' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_21' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_22' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_23' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_24' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_25' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_26' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_27' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_28' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_29' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_30' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_31' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_32' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_33' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_34' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_35' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_36' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_37' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_38' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_39' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_40' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oucZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_41' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_42' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_43' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_44' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_45' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_46' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_47' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_48' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_49' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_50' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_51' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_52' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_53' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_54' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_ouddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_55' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_56' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_57' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_58' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_59' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_60' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_61' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_62' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_out_63' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_forwardgru_oudmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_0' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_1' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_2' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_3' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_4' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_5' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_6' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_7' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_8' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_9' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_10' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_11' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_12' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_13' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_14' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_15' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_16' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_17' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_18' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_19' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_20' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_21' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_22' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_23' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_24' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_25' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_26' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_27' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_28' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_29' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_30' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_31' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_32' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_33' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_34' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_35' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_36' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_37' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_38' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_odZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_39' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_40' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_41' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_42' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_43' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_44' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_45' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_46' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_47' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_48' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_od9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_49' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_50' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_51' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_52' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_53' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_54' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_55' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_56' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_57' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oeiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_58' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_59' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_60' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oelP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_61' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oemP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_62' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oenQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_out_63' to 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_backwardgru_oeoQ' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 14.09 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 15.1 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc193'.
INFO: [HLS 200-111]  Elapsed time: 11.09 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V' and 'out_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.90 MHz
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_sigmoid_ap_fixed_ap_fixed_16_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table2_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_tanh_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_tanh_config2_s_tanh_table1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grbkb_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grcud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_f_s_forward_gru_grcud_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1dEe' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1dEe_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1eOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_b_s_backward_gru_1eOg_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_bidirectional_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s_temp_normal_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_alveo_hls4ml_in_bigbuf_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_V_c_U(alveo_hls4ml_fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_0_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_1_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_2_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_3_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_4_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_5_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_6_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_7_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_8_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_9_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_10_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_11_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_12_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_13_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_14_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_15_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_16_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_17_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_18_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_19_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_20_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_21_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_22_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_23_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_24_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_25_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_26_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_27_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_28_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_29_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_30_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_31_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_32_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_33_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_34_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_35_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_36_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_37_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_38_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_39_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_40_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_41_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_42_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_43_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_44_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_45_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_46_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_47_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_48_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_49_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_50_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_51_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_52_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_53_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_54_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_55_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_56_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_57_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_58_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_59_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_60_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_61_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_62_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_63_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_64_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_65_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_66_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_67_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_68_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_69_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_3_proc193_U0_U(alveo_hls4ml_start_for_Loop_3_proc193_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(alveo_hls4ml_start_for_myproject_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:58 ; elapsed = 00:12:18 . Memory (MB): peak = 2826.625 ; gain = 2306.586 ; free physical = 30481 ; free virtual = 109276
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_bigbuf_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO alveo_hls4ml_alveo_hls4ml_in_bigbuf_V_memcore using a single memory for all blocks

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 16:37:27 2023...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 753.46 seconds; peak allocated memory: 1.742 GB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 17 16:37:27 2023...
