Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 12 14:59:00 2020
| Host         : DESKTOP-TECA72M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_XADC_control_sets_placed.rpt
| Design       : top_XADC
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |              24 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|         Clock Signal        |               Enable Signal               |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|  refreshclock_generator/CLK |                                           |                                      |                1 |              2 |
|  clock_IBUF_BUFG            | Convert_Binary_to_BCD/i1                  |                                      |                3 |             12 |
|  clock_IBUF_BUFG            | Convert_Binary_to_BCD/hundreds[3]_i_1_n_0 |                                      |                6 |             12 |
|  clock_IBUF_BUFG            |                                           | refreshclock_generator/divided_clock |                8 |             31 |
|  clock_IBUF_BUFG            |                                           | XADC_clock_generator/divided_clock   |                8 |             31 |
|  clock_IBUF_BUFG            |                                           |                                      |               14 |             32 |
+-----------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+


