<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL')">CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod340.html#Cond" > 62.67</a></td>
<td class="s8 cl rt"><a href="mod340.html#Toggle" > 87.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod340.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_2v5/src/memory_registers/generated/test_registers_reg_map.vhd')">/home/oille/Downloads/ctucanfd_2v5/src/memory_registers/generated/test_registers_reg_map.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod340.html#inst_tag_2310"  onclick="showContent('inst_tag_2310')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP</a></td>
<td class="s2 cl rt"> 27.96</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod340.html#inst_tag_2310_Cond" > 13.33</a></td>
<td class="s2 cl rt"><a href="mod340.html#inst_tag_2310_Toggle" > 20.55</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod340.html#inst_tag_2310_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod340.html#inst_tag_2309"  onclick="showContent('inst_tag_2309')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod340.html#inst_tag_2309_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod340.html#inst_tag_2309_Toggle" > 98.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod340.html#inst_tag_2309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_2310'>
<hr>
<a name="inst_tag_2310"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_2310" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.96</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod340.html#inst_tag_2310_Cond" > 13.33</a></td>
<td class="s2 cl rt"><a href="mod340.html#inst_tag_2310_Toggle" > 20.55</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod340.html#inst_tag_2310_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.66</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s1 cl rt"> 15.08</td>
<td class="s2 cl rt"> 21.11</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.94</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod317.html#inst_tag_2059" >TEST_REGISTERS_GEN_TRUE</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod144.html#inst_tag_870" id="tag_urg_inst_870">ADDRESS_DECODER_TEST_REGISTERS_COMP</a></td>
<td class="s4 cl rt"> 42.56</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 52.38</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_2537" id="tag_urg_inst_2537">DATA_MUX_TEST_REGISTERS_COMP</a></td>
<td class="s4 cl rt"> 44.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 55.56</td>
<td class="s1 cl rt"> 13.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod385.html#inst_tag_2599" id="tag_urg_inst_2599">INLINED_PSL</a></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_113" id="tag_urg_inst_113">TST_CONTROL_TMAENA_REG_COMP</a></td>
<td class="s3 cl rt"> 30.56</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod85.html#inst_tag_370" id="tag_urg_inst_370">TST_CONTROL_TWRSTB_REG_COMP</a></td>
<td class="s2 cl rt"> 29.63</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_114" id="tag_urg_inst_114">TST_DEST_TST_ADDR_SLICE_1_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_115" id="tag_urg_inst_115">TST_DEST_TST_ADDR_SLICE_2_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_116" id="tag_urg_inst_116">TST_DEST_TST_MTGT_REG_COMP</a></td>
<td class="s3 cl rt"> 31.94</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_117" id="tag_urg_inst_117">TST_WDATA_TST_WDATA_SLICE_1_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_3.html#inst_tag_118" id="tag_urg_inst_118">TST_WDATA_TST_WDATA_SLICE_2_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_3.html#inst_tag_119" id="tag_urg_inst_119">TST_WDATA_TST_WDATA_SLICE_3_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_3.html#inst_tag_120" id="tag_urg_inst_120">TST_WDATA_TST_WDATA_SLICE_4_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2309'>
<hr>
<a name="inst_tag_2309"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2309" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod340.html#inst_tag_2309_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod340.html#inst_tag_2309_Toggle" > 98.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod340.html#inst_tag_2309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.84</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod317.html#inst_tag_2058" >TEST_REGISTERS_GEN_TRUE</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod144.html#inst_tag_868" id="tag_urg_inst_868">ADDRESS_DECODER_TEST_REGISTERS_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_2535" id="tag_urg_inst_2535">DATA_MUX_TEST_REGISTERS_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.90</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.61</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod385.html#inst_tag_2600" id="tag_urg_inst_2600">INLINED_PSL</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_83" id="tag_urg_inst_83">TST_CONTROL_TMAENA_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod85.html#inst_tag_365" id="tag_urg_inst_365">TST_CONTROL_TWRSTB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_84" id="tag_urg_inst_84">TST_DEST_TST_ADDR_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_85" id="tag_urg_inst_85">TST_DEST_TST_ADDR_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_86" id="tag_urg_inst_86">TST_DEST_TST_MTGT_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_87" id="tag_urg_inst_87">TST_WDATA_TST_WDATA_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_88" id="tag_urg_inst_88">TST_WDATA_TST_WDATA_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_89" id="tag_urg_inst_89">TST_WDATA_TST_WDATA_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_90" id="tag_urg_inst_90">TST_WDATA_TST_WDATA_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod340.html" >CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>75</td><td>47</td><td>62.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>75</td><td>47</td><td>62.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116
 EXPRESSION ((WRITE = '1') AND (CS = '1'))
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116
 SUB-EXPRESSION ((WRITE = '1') AND (CS = '1'))
                 ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       407
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       407
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       410
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       410
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       413
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       413
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       419
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       419
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       422
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       422
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(3) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod340.html" >CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">26</td>
<td class="rt">24</td>
<td class="rt">92.31 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">798</td>
<td class="rt">702</td>
<td class="rt">87.97 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">399</td>
<td class="rt">351</td>
<td class="rt">87.97 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">399</td>
<td class="rt">351</td>
<td class="rt">87.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">16</td>
<td class="rt">94.12 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">354</td>
<td class="rt">342</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">177</td>
<td class="rt">171</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">177</td>
<td class="rt">171</td>
<td class="rt">96.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">360</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">180</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">180</td>
<td class="rt">81.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>W_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_SEL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MUX_IN[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MUX_IN[31:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>READ_DATA_MUX_IN[51:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MUX_IN[63:52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>READ_DATA_MUX_IN[127:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MASK_N[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_EN[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod340.html" >CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116            write_en <= be when (write = '1' and cs = '1') else (others => '0');
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2310'>
<a name="inst_tag_2310_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod340.html#inst_tag_2310" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>75</td><td>10</td><td>13.33</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>75</td><td>10</td><td>13.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116
 EXPRESSION ((WRITE = '1') AND (CS = '1'))
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116
 SUB-EXPRESSION ((WRITE = '1') AND (CS = '1'))
                 ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       407
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       407
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       410
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       410
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       413
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       413
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       419
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       419
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       422
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       422
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(3) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_2310_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod340.html#inst_tag_2310" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">26</td>
<td class="rt">7</td>
<td class="rt">26.92 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">798</td>
<td class="rt">164</td>
<td class="rt">20.55 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">399</td>
<td class="rt">82</td>
<td class="rt">20.55 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">399</td>
<td class="rt">82</td>
<td class="rt">20.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">354</td>
<td class="rt">100</td>
<td class="rt">28.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">177</td>
<td class="rt">50</td>
<td class="rt">28.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">177</td>
<td class="rt">50</td>
<td class="rt">28.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">64</td>
<td class="rt">14.41 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">32</td>
<td class="rt">14.41 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">32</td>
<td class="rt">14.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>W_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_CONTROL_TMAENA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_CONTROL_TWRSTB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_SEL[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>READ_DATA_MUX_IN[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>READ_DATA_MASK_N[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WRITE_EN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2310_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod340.html#inst_tag_2310" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116            write_en <= be when (write = '1' and cs = '1') else (others => '0');
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2309'>
<a name="inst_tag_2309_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod340.html#inst_tag_2309" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116
 EXPRESSION ((WRITE = '1') AND (CS = '1'))
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       116
 SUB-EXPRESSION ((WRITE = '1') AND (CS = '1'))
                 ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       407
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       407
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       407
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       410
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       410
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(0) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       410
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       413
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       413
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       413
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       416
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(1) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       416
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       419
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2------     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       419
 EXPRESSION ((CS = '1') AND (WRITE = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       419
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       422
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       422
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(2) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       422
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(3) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
             -----1----     ------2-----     ---------3--------     ---------------------------------4--------------------------------
 Exclude Annotation:  PSLs are excluded 
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       425
 EXPRESSION ((CS = '1') AND (READ = '1') AND (REG_SEL(3) = '1') AND ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1')))
 Exclude Annotation:  PSLs are excluded 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((BE(0) = '1') OR (BE(1) = '1') OR (BE(2) = '1') OR (BE(3) = '1'))
                 ------1------    ------2------    ------3------    ------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_2309_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod340.html#inst_tag_2309" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">26</td>
<td class="rt">25</td>
<td class="rt">96.15 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">714</td>
<td class="rt">702</td>
<td class="rt">98.32 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">357</td>
<td class="rt">351</td>
<td class="rt">98.32 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">357</td>
<td class="rt">351</td>
<td class="rt">98.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">16</td>
<td class="rt">94.12 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">354</td>
<td class="rt">342</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">177</td>
<td class="rt">171</td>
<td class="rt">96.61 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">177</td>
<td class="rt">171</td>
<td class="rt">96.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">360</td>
<td class="rt">360</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">180</td>
<td class="rt">180</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">180</td>
<td class="rt">180</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>W_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TEST_REGISTERS_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_SEL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MUX_IN[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MUX_IN[31:2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>READ_DATA_MUX_IN[51:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MUX_IN[63:52]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>READ_DATA_MUX_IN[127:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA_MASK_N[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_EN[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2309_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod340.html#inst_tag_2309" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
116            write_en <= be when (write = '1' and cs = '1') else (others => '0');
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2309">
    <li>
      <a href="#inst_tag_2309_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_2309_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2309_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_2310">
    <li>
      <a href="#inst_tag_2310_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_2310_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2310_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.TEST_REGISTERS_REG_MAP RTL">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
