#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 16 14:06:41 2021
# Process ID: 16433
# Current directory: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog
# Command line: vivado project.xpr
# Log file: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 7577.453 ; gain = 83.242 ; free physical = 74707 ; free virtual = 186147
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_ip_run [get_files -of_objects [get_fileset sources_1] /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: bd_0_wrapper
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7715.203 ; gain = 18.703 ; free physical = 73846 ; free virtual = 185269
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/.Xil/Vivado-16433-ece-rschsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/.Xil/Vivado-16433-ece-rschsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7759.148 ; gain = 62.648 ; free physical = 73888 ; free virtual = 185283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7774.984 ; gain = 78.484 ; free physical = 73854 ; free virtual = 185249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7774.984 ; gain = 78.484 ; free physical = 73854 ; free virtual = 185249
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7793.836 ; gain = 0.000 ; free physical = 73780 ; free virtual = 185174
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/top_dfg.xdc]
Finished Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/top_dfg.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7933.684 ; gain = 0.000 ; free physical = 73576 ; free virtual = 184971
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 8132.613 ; gain = 436.113 ; free physical = 73214 ; free virtual = 184612
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 8132.613 ; gain = 436.113 ; free physical = 73214 ; free virtual = 184612
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8147.992 ; gain = 0.000 ; free physical = 128627 ; free virtual = 237555
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/top_dfg.xdc]
Finished Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/top_dfg.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8147.992 ; gain = 0.000 ; free physical = 128527 ; free virtual = 237457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8160.660 ; gain = 12.668 ; free physical = 128458 ; free virtual = 237393
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8578.648 ; gain = 0.000 ; free physical = 128348 ; free virtual = 237289
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8704.402 ; gain = 0.000 ; free physical = 128242 ; free virtual = 237137
Restored from archive | CPU: 0.100000 secs | Memory: 0.566338 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8704.402 ; gain = 0.000 ; free physical = 128242 ; free virtual = 237137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8704.402 ; gain = 0.000 ; free physical = 128239 ; free virtual = 237134
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 8847.449 ; gain = 268.805 ; free physical = 127602 ; free virtual = 236497
current_design synth_1
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8847.449 ; gain = 0.000 ; free physical = 144069 ; free virtual = 236649
Restored from archive | CPU: 0.120000 secs | Memory: 0.566353 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8847.449 ; gain = 0.000 ; free physical = 144069 ; free virtual = 236649
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8896.301 ; gain = 48.852 ; free physical = 144468 ; free virtual = 237006
create_ip_run [get_files -of_objects [get_fileset sources_1] /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8896.301 ; gain = 0.000 ; free physical = 144441 ; free virtual = 236980
Restored from archive | CPU: 0.090000 secs | Memory: 0.566353 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8896.301 ; gain = 0.000 ; free physical = 144441 ; free virtual = 236980
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8897.297 ; gain = 0.996 ; free physical = 143485 ; free virtual = 236024
open_run impl_1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8897.297 ; gain = 0.000 ; free physical = 144130 ; free virtual = 236690
Restored from archive | CPU: 0.090000 secs | Memory: 0.569801 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8897.297 ; gain = 0.000 ; free physical = 144130 ; free virtual = 236690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8905.309 ; gain = 0.000 ; free physical = 144030 ; free virtual = 236609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8905.309 ; gain = 8.012 ; free physical = 144029 ; free virtual = 236607
impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 16 14:27:47 2021...
