   /*
   * Copyright Â© 2021 Advanced Micro Devices, Inc.
   * All Rights Reserved.
   *
   * SPDX-License-Identifier: MIT
   */
      /* Make the test not meaningless when asserts are disabled. */
   #undef NDEBUG
      #include <assert.h>
   #include <inttypes.h>
   #include <stdio.h>
   #include <stdlib.h>
      #include <amdgpu.h>
   #include "drm-uapi/amdgpu_drm.h"
   #include "drm-uapi/drm_fourcc.h"
      #include "ac_surface.h"
   #include "util/macros.h"
   #include "util/u_atomic.h"
   #include "util/u_math.h"
   #include "util/u_vector.h"
   #include "util/mesa-sha1.h"
   #include "addrlib/inc/addrinterface.h"
      #include "ac_surface_test_common.h"
      /*
   * The main goal of this test is to validate that our dcc/htile addressing
   * functions match addrlib behavior.
   */
      /* DCC address computation without mipmapping.
   * CMASK address computation without mipmapping and without multisampling.
   */
   static unsigned gfx9_meta_addr_from_coord(const struct radeon_info *info,
                                             /* Shader key inputs: */
   /* equation varies with resource_type, swizzle_mode,
   * bpp, number of fragments, pipe_aligned, rb_aligned */
   const struct gfx9_addr_meta_equation *eq,
   unsigned meta_block_width, unsigned meta_block_height,
   {
      /* The compiled shader shouldn't be complicated considering there are a lot of constants here. */
   unsigned meta_block_width_log2 = util_logbase2(meta_block_width);
   unsigned meta_block_height_log2 = util_logbase2(meta_block_height);
            unsigned m_pipeInterleaveLog2 = 8 + G_0098F8_PIPE_INTERLEAVE_SIZE_GFX9(info->gb_addr_config);
   unsigned numPipeBits = eq->numPipeBits;
   unsigned pitchInBlock = meta_pitch >> meta_block_width_log2;
            unsigned xb = x >> meta_block_width_log2;
   unsigned yb = y >> meta_block_height_log2;
            unsigned blockIndex = zb * sliceSizeInBlock + yb * pitchInBlock + xb;
            unsigned address = 0;
   unsigned num_bits = eq->num_bits;
            /* Compute the address up until the last bit that doesn't use the block index. */
   for (unsigned b = 0; b < num_bits - 1; b++) {
      unsigned xor = 0;
   for (unsigned c = 0; c < 5; c++) {
                     assert(eq->bit[b].coord[c].ord < 32);
                     }
               /* Fill the remaining bits with the block index. */
   unsigned last = num_bits - 1;
            if (bit_position)
            unsigned pipeXor = pipe_xor & ((1 << numPipeBits) - 1);
      }
      /* DCC/CMASK/HTILE address computation for GFX10. */
   static unsigned gfx10_meta_addr_from_coord(const struct radeon_info *info,
                                             /* Shader key inputs: */
   const uint16_t *equation,
   unsigned meta_block_width, unsigned meta_block_height,
   {
      /* The compiled shader shouldn't be complicated considering there are a lot of constants here. */
   unsigned meta_block_width_log2 = util_logbase2(meta_block_width);
            unsigned coord[] = {x, y, z, 0};
            for (unsigned i = 0; i < blkSizeLog2 + 1; i++) {
               for (unsigned c = 0; c < 4; c++) {
      if (equation[i*4+c] != 0) {
                     while (mask)
                              unsigned blkMask = (1 << blkSizeLog2) - 1;
   unsigned pipeMask = (1 << G_0098F8_NUM_PIPES(info->gb_addr_config)) - 1;
   unsigned m_pipeInterleaveLog2 = 8 + G_0098F8_PIPE_INTERLEAVE_SIZE_GFX9(info->gb_addr_config);
   unsigned xb = x >> meta_block_width_log2;
   unsigned yb = y >> meta_block_height_log2;
   unsigned pb = meta_pitch >> meta_block_width_log2;
   unsigned blkIndex = (yb * pb) + xb;
            if (bit_position)
            return (meta_slice_size * z) +
            }
      /* DCC address computation without mipmapping and MSAA. */
   static unsigned gfx10_dcc_addr_from_coord(const struct radeon_info *info,
                                             /* Shader key inputs: */
   {
      unsigned bpp_log2 = util_logbase2(bpp >> 3);
   unsigned meta_block_width_log2 = util_logbase2(meta_block_width);
   unsigned meta_block_height_log2 = util_logbase2(meta_block_height);
            return gfx10_meta_addr_from_coord(info, equation,
                        }
      static bool one_dcc_address_test(const char *name, const char *test, ADDR_HANDLE addrlib,
                                       {
      ADDR2_COMPUTE_PIPEBANKXOR_INPUT xin = {sizeof(ADDR2_COMPUTE_PIPEBANKXOR_INPUT)};
   ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT xout = {sizeof(ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT)};
   ADDR2_COMPUTE_DCCINFO_INPUT din = {sizeof(din)};
   ADDR2_COMPUTE_DCCINFO_OUTPUT dout = {sizeof(dout)};
   ADDR2_COMPUTE_DCC_ADDRFROMCOORD_INPUT in = {sizeof(in)};
   ADDR2_COMPUTE_DCC_ADDRFROMCOORD_OUTPUT out = {sizeof(out)};
                     /* Compute DCC info. */
   in.dccKeyFlags.pipeAligned = din.dccKeyFlags.pipeAligned = pipe_aligned;
   in.dccKeyFlags.rbAligned = din.dccKeyFlags.rbAligned = rb_aligned;
   xin.resourceType = in.resourceType = din.resourceType = ADDR_RSRC_TEX_2D;
   xin.swizzleMode = in.swizzleMode = din.swizzleMode = swizzle_mode;
   in.bpp = din.bpp = bpp;
   xin.numFrags = xin.numSamples = in.numFrags = din.numFrags = samples;
   in.numMipLevels = din.numMipLevels = 1; /* addrlib can't do DccAddrFromCoord with mipmapping */
   din.unalignedWidth = width;
   din.unalignedHeight = height;
   din.numSlices = depth;
            int ret = Addr2ComputeDccInfo(addrlib, &din, &dout);
            /* Compute xor. */
   static AddrFormat format[] = {
      ADDR_FMT_8,
   ADDR_FMT_16,
   ADDR_FMT_32,
   ADDR_FMT_32_32,
      };
   xin.flags.color = 1;
   xin.flags.texture = 1;
   xin.flags.opt4space = 1;
   xin.flags.metaRbUnaligned = !rb_aligned;
   xin.flags.metaPipeUnaligned = !pipe_aligned;
   xin.format = format[util_logbase2(bpp / 8)];
            ret = Addr2ComputePipeBankXor(addrlib, &xin, &xout);
            /* Compute addresses */
   in.compressBlkWidth = dout.compressBlkWidth;
   in.compressBlkHeight = dout.compressBlkHeight;
   in.compressBlkDepth = dout.compressBlkDepth;
   in.metaBlkWidth = dout.metaBlkWidth;
   in.metaBlkHeight = dout.metaBlkHeight;
   in.metaBlkDepth = dout.metaBlkDepth;
            in.mipId = 0;
   in.pitch = dout.pitch;
   in.height = dout.height;
            /* Validate that the packed gfx9_meta_equation structure can fit all fields. */
   const struct gfx9_meta_equation eq;
   if (info->gfx_level == GFX9) {
      /* The bit array is smaller in gfx9_meta_equation than in addrlib. */
      } else {
      /* gfx9_meta_equation doesn't store the first 4 and the last 8 elements. They must be 0. */
   for (unsigned i = 0; i < 4; i++)
            for (unsigned i = ARRAY_SIZE(eq.u.gfx10_bits) + 4; i < 68; i++)
               for (in.x = start_x; in.x < in.pitch; in.x += dout.compressBlkWidth) {
      for (in.y = start_y; in.y < in.height; in.y += dout.compressBlkHeight) {
      for (in.slice = start_z; in.slice < depth; in.slice += dout.compressBlkDepth) {
      for (in.sample = start_sample; in.sample < samples; in.sample++) {
      int r = Addr2ComputeDccAddrFromCoord(addrlib, &in, &out);
   if (r != ADDR_OK) {
                        unsigned addr;
   if (info->gfx_level == GFX9) {
      addr = gfx9_meta_addr_from_coord(info, &dout.equation.gfx9, dout.metaBlkWidth, dout.metaBlkHeight,
               if (in.sample == 1) {
      /* Sample 0 should be one byte before sample 1. The DCC MSAA clear relies on it. */
   assert(addr - 1 ==
         gfx9_meta_addr_from_coord(info, &dout.equation.gfx9, dout.metaBlkWidth, dout.metaBlkHeight,
         } else {
      addr = gfx10_dcc_addr_from_coord(info, dout.equation.gfx10_bits,
                           if (out.addr != addr) {
      printf("%s fail (%s) at %ux%ux%u@%u: expected = %llu, got = %u\n",
                        }
      }
      static void run_dcc_address_test(const char *name, const struct radeon_info *info, bool full)
   {
      unsigned total = 0;
   unsigned fails = 0;
   unsigned last_size, max_samples, min_bpp, max_bpp;
            switch (info->gfx_level) {
   case GFX9:
      swizzle_modes[num_swizzle_modes++] = ADDR_SW_64KB_S_X;
      case GFX10:
   case GFX10_3:
      swizzle_modes[num_swizzle_modes++] = ADDR_SW_64KB_R_X;
      case GFX11:
      swizzle_modes[num_swizzle_modes++] = ADDR_SW_64KB_R_X;
   swizzle_modes[num_swizzle_modes++] = ADDR_SW_256KB_R_X;
      default:
                  if (full) {
      last_size = 6*6 - 1;
   max_samples = 8;
   min_bpp = 8;
      } else {
      /* The test coverage is reduced for Gitlab CI because it timeouts. */
   last_size = 0;
   max_samples = 2;
   min_bpp = 32;
            #ifdef HAVE_OPENMP
   #pragma omp parallel for
   #endif
      for (unsigned size = 0; size <= last_size; size++) {
      unsigned width = 8 + 379 * (size % 6);
            struct ac_addrlib *ac_addrlib = ac_addrlib_create(info, NULL);
            unsigned local_fails = 0;
            for (unsigned swizzle_mode = 0; swizzle_mode < num_swizzle_modes; swizzle_mode++) {
      for (unsigned bpp = min_bpp; bpp <= max_bpp; bpp *= 2) {
      /* addrlib can do DccAddrFromCoord with MSAA images only on gfx9 */
   for (unsigned samples = 1; samples <= (info->gfx_level == GFX9 ? max_samples : 1); samples *= 2) {
      for (int rb_aligned = true; rb_aligned >= (samples > 1 ? true : false); rb_aligned--) {
      for (int pipe_aligned = true; pipe_aligned >= (samples > 1 ? true : false); pipe_aligned--) {
                                             if (one_dcc_address_test(name, test, addrlib, info, width, height, depth, samples,
               } else {
         }
                              ac_addrlib_destroy(ac_addrlib);
   p_atomic_add(&fails, local_fails);
      }
      }
      /* HTILE address computation without mipmapping. */
   static unsigned gfx10_htile_addr_from_coord(const struct radeon_info *info,
                                       {
      unsigned meta_block_width_log2 = util_logbase2(meta_block_width);
   unsigned meta_block_height_log2 = util_logbase2(meta_block_height);
            return gfx10_meta_addr_from_coord(info, equation,
                        }
      static bool one_htile_address_test(const char *name, const char *test, ADDR_HANDLE addrlib,
                           {
      ADDR2_COMPUTE_PIPEBANKXOR_INPUT xin = {0};
   ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT xout = {0};
   ADDR2_COMPUTE_HTILE_INFO_INPUT hin = {0};
   ADDR2_COMPUTE_HTILE_INFO_OUTPUT hout = {0};
   ADDR2_COMPUTE_HTILE_ADDRFROMCOORD_INPUT in = {0};
   ADDR2_COMPUTE_HTILE_ADDRFROMCOORD_OUTPUT out = {0};
                     /* Compute HTILE info. */
   hin.hTileFlags.pipeAligned = 1;
   hin.hTileFlags.rbAligned = 1;
   hin.depthFlags.depth = 1;
   hin.depthFlags.texture = 1;
   hin.depthFlags.opt4space = 1;
   hin.swizzleMode = in.swizzleMode = xin.swizzleMode = swizzle_mode;
   hin.unalignedWidth = in.unalignedWidth = width;
   hin.unalignedHeight = in.unalignedHeight = height;
   hin.numSlices = in.numSlices = depth;
   hin.numMipLevels = in.numMipLevels = 1; /* addrlib can't do HtileAddrFromCoord with mipmapping. */
            int ret = Addr2ComputeHtileInfo(addrlib, &hin, &hout);
            /* Compute xor. */
   static AddrFormat format[] = {
      ADDR_FMT_8, /* unused */
   ADDR_FMT_16,
      };
   xin.flags = hin.depthFlags;
   xin.resourceType = ADDR_RSRC_TEX_2D;
   xin.format = format[util_logbase2(bpp / 8)];
            ret = Addr2ComputePipeBankXor(addrlib, &xin, &xout);
            in.hTileFlags = hin.hTileFlags;
   in.depthflags = xin.flags;
   in.bpp = bpp;
            for (in.x = start_x; in.x < width; in.x++) {
      for (in.y = start_y; in.y < height; in.y++) {
      for (in.slice = start_z; in.slice < depth; in.slice++) {
      int r = Addr2ComputeHtileAddrFromCoord(addrlib, &in, &out);
   if (r != ADDR_OK) {
                        unsigned addr =
      gfx10_htile_addr_from_coord(info, hout.equation.gfx10_bits,
                  if (out.addr != addr) {
      printf("%s fail (%s) at %ux%ux%u: expected = %llu, got = %u\n",
                                 }
      static void run_htile_address_test(const char *name, const struct radeon_info *info, bool full)
   {
      unsigned total = 0;
   unsigned fails = 0;
   unsigned first_size = 0, last_size = 6*6 - 1;
            switch (info->gfx_level) {
   case GFX9:
   case GFX10:
   case GFX10_3:
      swizzle_modes[num_swizzle_modes++] = ADDR_SW_64KB_Z_X;
      case GFX11:
      swizzle_modes[num_swizzle_modes++] = ADDR_SW_64KB_Z_X;
   swizzle_modes[num_swizzle_modes++] = ADDR_SW_256KB_Z_X;
      default:
                  /* The test coverage is reduced for Gitlab CI because it timeouts. */
   if (!full) {
               #ifdef HAVE_OPENMP
   #pragma omp parallel for
   #endif
      for (unsigned size = first_size; size <= last_size; size++) {
      unsigned width = 8 + 379 * (size % 6);
            struct ac_addrlib *ac_addrlib = ac_addrlib_create(info, NULL);
            for (unsigned swizzle_mode = 0; swizzle_mode < num_swizzle_modes; swizzle_mode++) {
      for (unsigned depth = 1; depth <= 2; depth *= 2) {
      for (unsigned bpp = 16; bpp <= 32; bpp *= 2) {
      if (one_htile_address_test(name, name, addrlib, info, width, height, depth,
         } else {
         }
                        }
      }
      /* CMASK address computation without mipmapping and MSAA. */
   static unsigned gfx10_cmask_addr_from_coord(const struct radeon_info *info,
                                             /* Shader key inputs: */
   /* equation varies with bpp and pipe_aligned */
   const uint16_t *equation, unsigned bpp,
      {
      unsigned meta_block_width_log2 = util_logbase2(meta_block_width);
   unsigned meta_block_height_log2 = util_logbase2(meta_block_height);
            return gfx10_meta_addr_from_coord(info, equation,
                        }
      static bool one_cmask_address_test(const char *name, const char *test, ADDR_HANDLE addrlib,
                                 {
      ADDR2_COMPUTE_PIPEBANKXOR_INPUT xin = {sizeof(xin)};
   ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT xout = {sizeof(xout)};
   ADDR2_COMPUTE_CMASK_INFO_INPUT cin = {sizeof(cin)};
   ADDR2_COMPUTE_CMASK_INFO_OUTPUT cout = {sizeof(cout)};
   ADDR2_COMPUTE_CMASK_ADDRFROMCOORD_INPUT in = {sizeof(in)};
            /* Compute CMASK info. */
   cin.resourceType = xin.resourceType = in.resourceType = ADDR_RSRC_TEX_2D;
   cin.swizzleMode = xin.swizzleMode = in.swizzleMode = swizzle_mode;
   cin.unalignedWidth = in.unalignedWidth = width;
   cin.unalignedHeight = in.unalignedHeight = height;
   cin.numSlices = in.numSlices = depth;
   cin.numMipLevels = 1;
   cin.firstMipIdInTail = 1;
   cin.cMaskFlags.pipeAligned = pipe_aligned;
   cin.cMaskFlags.rbAligned = rb_aligned;
   cin.cMaskFlags.linear = false;
   cin.colorFlags.color = 1;
   cin.colorFlags.texture = 1;
   cin.colorFlags.opt4space = 1;
   cin.colorFlags.metaRbUnaligned = !rb_aligned;
            int ret = Addr2ComputeCmaskInfo(addrlib, &cin, &cout);
            /* Compute xor. */
   static AddrFormat format[] = {
      ADDR_FMT_8,
   ADDR_FMT_16,
   ADDR_FMT_32,
   ADDR_FMT_32_32,
      };
   xin.flags = cin.colorFlags;
   xin.format = format[util_logbase2(bpp / 8)];
   xin.surfIndex = mrt_index;
            ret = Addr2ComputePipeBankXor(addrlib, &xin, &xout);
            in.cMaskFlags = cin.cMaskFlags;
   in.colorFlags = cin.colorFlags;
            for (in.x = start_x; in.x < width; in.x++) {
      for (in.y = start_y; in.y < height; in.y++) {
      for (in.slice = start_z; in.slice < depth; in.slice++) {
      int r = Addr2ComputeCmaskAddrFromCoord(addrlib, &in, &out);
   if (r != ADDR_OK) {
                                 if (info->gfx_level == GFX9) {
      addr = gfx9_meta_addr_from_coord(info, &cout.equation.gfx9,
                        } else {
      addr = gfx10_cmask_addr_from_coord(info, cout.equation.gfx10_bits,
                                             if (out.addr != addr || out.bitPosition != bit_position) {
      printf("%s fail (%s) at %ux%ux%u: expected (addr) = %llu, got = %u, "
         "expected (bit_position) = %u, got = %u\n",
   name, test, in.x, in.y, in.slice, out.addr, addr,
                           }
      static void run_cmask_address_test(const char *name, const struct radeon_info *info, bool full)
   {
      unsigned total = 0;
   unsigned fails = 0;
   unsigned swizzle_mode = info->gfx_level == GFX9 ? ADDR_SW_64KB_S_X : ADDR_SW_64KB_Z_X;
            /* GFX11 doesn't have CMASK. */
   if (info->gfx_level >= GFX11)
            /* The test coverage is reduced for Gitlab CI because it timeouts. */
   if (!full) {
               #ifdef HAVE_OPENMP
   #pragma omp parallel for
   #endif
      for (unsigned size = first_size; size <= last_size; size++) {
      unsigned width = 8 + 379 * (size % 6);
            struct ac_addrlib *ac_addrlib = ac_addrlib_create(info, NULL);
            for (unsigned depth = 1; depth <= 2; depth *= 2) {
      for (unsigned bpp = 16; bpp <= max_bpp; bpp *= 2) {
      for (int rb_aligned = true; rb_aligned >= true; rb_aligned--) {
      for (int pipe_aligned = true; pipe_aligned >= true; pipe_aligned--) {
      if (one_cmask_address_test(name, name, addrlib, info,
                           } else {
         }
                           }
      }
      int main(int argc, char **argv)
   {
               if (argc == 2 && !strcmp(argv[1], "--full"))
         else
            puts("DCC:");
   for (unsigned i = 0; i < ARRAY_SIZE(testcases); ++i) {
                           puts("HTILE:");
   for (unsigned i = 0; i < ARRAY_SIZE(testcases); ++i) {
               /* Only GFX10+ is currently supported. */
   if (info.gfx_level < GFX10)
                        puts("CMASK:");
   for (unsigned i = 0; i < ARRAY_SIZE(testcases); ++i) {
               if (info.gfx_level >= GFX11)
                           }
