$date
	Thu Dec 14 14:05:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module s2_tb $end
$var wire 1 ! out $end
$var reg 1 " A0 $end
$var reg 1 # A1 $end
$var reg 1 $ B0 $end
$var reg 1 % B1 $end
$var reg 1 & clk $end
$var reg 1 ' clr $end
$var reg 4 ( d [3:0] $end
$scope module s2_instance $end
$var wire 1 " A0 $end
$var wire 1 # A1 $end
$var wire 1 $ B0 $end
$var wire 1 % B1 $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 4 ) d [3:0] $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 2 , sel [1:0] $end
$var wire 1 ! out $end
$var reg 1 - r $end
$scope module dff0 $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 1 - d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
bx ,
x+
x*
bx )
bx (
x'
1&
x%
x$
x#
x"
x!
$end
#10
0-
1*
b11 ,
1+
1'
1$
1"
1%
1#
b110 (
b110 )
0&
#20
0!
1&
#30
0&
#40
0'
b1111 (
b1111 )
1&
#50
0&
#60
1&
#70
0&
#80
1&
#90
1-
b10 ,
0*
0$
b110 (
b110 )
0&
#100
1!
1&
#110
0&
#120
1&
#130
0&
#140
1*
b1 ,
0+
1$
0%
0#
1&
#150
0&
#160
1&
#170
0&
#180
1&
