{
  "design": {
    "design_info": {
      "boundary_crc": "0xCA41C40ED36992",
      "device": "xc7a100tcsg324-1",
      "name": "FIFO_Block",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "FIFO_Block_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "locked": {
        "direction": "O"
      },
      "data_count_0": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "rd_en": {
        "direction": "I"
      },
      "wr_en": {
        "direction": "I"
      },
      "full": {
        "direction": "O"
      },
      "empty": {
        "direction": "O"
      },
      "data_out": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "clk_16MHz": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "16000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "data_in": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "FIFO_Block_fifo_generator_0_0",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "false"
          },
          "Almost_Full_Flag": {
            "value": "false"
          },
          "Data_Count": {
            "value": "true"
          },
          "Data_Count_Width": {
            "value": "9"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "8"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "FIFO_Block_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "382.856"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "307.118"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "16.00000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "No_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "44"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "55"
          },
          "MMCM_CLKOUT0_DUTY_CYCLE": {
            "value": "0.5"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "USE_MIN_POWER": {
            "value": "true"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "rst",
          "clk_wiz_0/reset",
          "fifo_generator_0/srst"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "fifo_generator_0/clk",
          "clk_16MHz"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked"
        ]
      },
      "fifo_generator_0_data_count": {
        "ports": [
          "fifo_generator_0/data_count",
          "data_count_0"
        ]
      },
      "data_in1_1": {
        "ports": [
          "rd_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "wr_en_1": {
        "ports": [
          "wr_en",
          "fifo_generator_0/wr_en"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "full"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "empty"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "data_out"
        ]
      },
      "data_in_1": {
        "ports": [
          "data_in",
          "fifo_generator_0/din"
        ]
      }
    }
  }
}