;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -300, -600
	JMN 0, <103
	SPL -300, -600
	SPL -700, -600
	ADD 3, 8
	SUB -1, <-20
	MOV -7, <-20
	ADD 210, 0
	ADD 3, 8
	SPL 700, -110
	JMN 403, 2
	MOV -1, <-20
	ADD 3, 8
	SUB #0, -40
	SUB #0, -40
	JMP 0, <103
	JMP 0, <103
	JMN 403, 2
	JMN 403, 2
	SUB @1, @2
	ADD 3, 61
	JMZ 0, 900
	SUB -1, <-20
	SUB -1, <-20
	SUB 300, 90
	SUB -1, <-20
	ADD 3, 8
	ADD 3, 8
	MOV 0, 103
	SPL 0, <402
	CMP -277, <-126
	ADD 3, 8
	SUB #772, @260
	DJN 12, #10
	JMN 403, 2
	ADD 3, 8
	MOV -1, <-20
	ADD 270, 60
	SPL 0, <402
	ADD 3, 8
	SPL -300, -600
	SPL 0, <402
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	ADD 210, 0
	ADD 3, 8
	SPL 700, -110
	JMN 403, 2
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, 8
	SUB #0, @2
	ADD 30, 9
