// Seed: 952768088
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri1 id_7
    , id_9
);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd36,
    parameter id_2  = 32'd11
) (
    input uwire id_0,
    output supply0 id_1,
    input uwire _id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    input uwire id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 _id_14,
    input tri id_15
);
  wire [id_2 : -1] id_17;
  wire id_18;
  logic [id_14 : -1] id_19;
  ;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_13,
      id_15,
      id_8,
      id_11
  );
endmodule
