<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fft_flow_4_no_fifos.twx fft_flow_4_no_fifos.ncd -o
fft_flow_4_no_fifos.twr fft_flow_4_no_fifos.pcf -ucf fft_flow.ucf

</twCmdLine><twDesign>fft_flow_4_no_fifos.ncd</twDesign><twDesignPath>fft_flow_4_no_fifos.ncd</twDesignPath><twPCF>fft_flow_4_no_fifos.pcf</twPCF><twPcfPath>fft_flow_4_no_fifos.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin         * 0.2 HIGH 50%;</twConstName><twItemCnt>1601745928510891884544</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10201</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.804</twMinPer></twConstHead><twPathRptBanner iPaths="12063601608700780544" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_79_0 (SLICE_X20Y56.D5), 12063601608700780544 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.196</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_79_0</twDest><twTotPathDel>33.629</twTotPathDel><twClkSkew dest = "0.238" src = "0.291">0.053</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_79_0</twDest><twLogLvls>78</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_13&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4112_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4112&lt;17&gt;</twComp><twBEL>Maddsub_n4112_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>n4112&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_17&lt;3&gt;</twComp><twBEL>n4112&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>n4112&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4115_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_30&lt;0&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_28&lt;4&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_87&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_4_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>GND_4_o_INV_63_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>GND_4_o_INV_63_o13_rt</twBEL><twBEL>vga_ram_79_0</twBEL></twPathDel><twLogDel>14.520</twLogDel><twRouteDel>19.109</twRouteDel><twTotDel>33.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.213</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_79_0</twDest><twTotPathDel>33.612</twTotPathDel><twClkSkew dest = "0.238" src = "0.291">0.053</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_79_0</twDest><twLogLvls>72</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>vga_ram_13&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>n4112&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_lut&lt;12&gt;</twBEL><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_87&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_4_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>GND_4_o_INV_63_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>GND_4_o_INV_63_o13_rt</twBEL><twBEL>vga_ram_79_0</twBEL></twPathDel><twLogDel>14.064</twLogDel><twRouteDel>19.548</twRouteDel><twTotDel>33.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.267</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_79_0</twDest><twTotPathDel>33.558</twTotPathDel><twClkSkew dest = "0.238" src = "0.291">0.053</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_79_0</twDest><twLogLvls>72</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>n4112&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>vga_ram_28&lt;4&gt;</twComp><twBEL>Maddsub_n4115_lut&lt;8&gt;</twBEL><twBEL>Maddsub_n4115_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_87&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_4_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>GND_4_o_INV_63_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>GND_4_o_INV_63_o13_rt</twBEL><twBEL>vga_ram_79_0</twBEL></twPathDel><twLogDel>14.064</twLogDel><twRouteDel>19.494</twRouteDel><twTotDel>33.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12063601608700780544" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_74_0 (SLICE_X16Y54.AX), 12063601608700780544 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.228</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_74_0</twDest><twTotPathDel>33.591</twTotPathDel><twClkSkew dest = "0.327" src = "0.386">0.059</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_74_0</twDest><twLogLvls>77</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_13&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4112_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4112&lt;17&gt;</twComp><twBEL>Maddsub_n4112_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>n4112&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_17&lt;3&gt;</twComp><twBEL>n4112&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>n4112&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4115_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_30&lt;0&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_28&lt;4&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_78&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_3_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>GND_4_o_INV_63_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>vga_ram_74&lt;3&gt;</twComp><twBEL>vga_ram_74_0</twBEL></twPathDel><twLogDel>14.336</twLogDel><twRouteDel>19.255</twRouteDel><twTotDel>33.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.245</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_74_0</twDest><twTotPathDel>33.574</twTotPathDel><twClkSkew dest = "0.327" src = "0.386">0.059</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_74_0</twDest><twLogLvls>71</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>vga_ram_13&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>n4112&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_lut&lt;12&gt;</twBEL><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_78&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_3_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>GND_4_o_INV_63_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>vga_ram_74&lt;3&gt;</twComp><twBEL>vga_ram_74_0</twBEL></twPathDel><twLogDel>13.880</twLogDel><twRouteDel>19.694</twRouteDel><twTotDel>33.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.299</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_74_0</twDest><twTotPathDel>33.520</twTotPathDel><twClkSkew dest = "0.327" src = "0.386">0.059</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_74_0</twDest><twLogLvls>71</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>n4112&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>vga_ram_28&lt;4&gt;</twComp><twBEL>Maddsub_n4115_lut&lt;8&gt;</twBEL><twBEL>Maddsub_n4115_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_78&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_3_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>GND_4_o_INV_63_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>vga_ram_74&lt;3&gt;</twComp><twBEL>vga_ram_74_0</twBEL></twPathDel><twLogDel>13.880</twLogDel><twRouteDel>19.640</twRouteDel><twTotDel>33.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12063601608700780544" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_72_0 (SLICE_X17Y54.AX), 12063601608700780544 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.313</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_72_0</twDest><twTotPathDel>33.506</twTotPathDel><twClkSkew dest = "0.327" src = "0.386">0.059</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_72_0</twDest><twLogLvls>77</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_13&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4112_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4112&lt;17&gt;</twComp><twBEL>Maddsub_n4112_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>n4112&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_17&lt;3&gt;</twComp><twBEL>n4112&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>n4112&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4115_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_30&lt;0&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_28&lt;4&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_78&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_3_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>GND_4_o_INV_63_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>vga_ram_72&lt;3&gt;</twComp><twBEL>vga_ram_72_0</twBEL></twPathDel><twLogDel>14.263</twLogDel><twRouteDel>19.243</twRouteDel><twTotDel>33.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.330</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_72_0</twDest><twTotPathDel>33.489</twTotPathDel><twClkSkew dest = "0.327" src = "0.386">0.059</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_72_0</twDest><twLogLvls>71</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4112_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>vga_ram_13&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>n4112&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_lut&lt;12&gt;</twBEL><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_78&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_3_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>GND_4_o_INV_63_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>vga_ram_72&lt;3&gt;</twComp><twBEL>vga_ram_72_0</twBEL></twPathDel><twLogDel>13.807</twLogDel><twRouteDel>19.682</twRouteDel><twTotDel>33.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.384</twSlack><twSrc BELType="DSP">Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType="FF">vga_ram_72_0</twDest><twTotPathDel>33.435</twTotPathDel><twClkSkew dest = "0.327" src = "0.386">0.059</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twSrc><twDest BELType='FF'>vga_ram_72_0</twDest><twLogLvls>71</twLogLvls><twSrcSite>DSP48_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>DSP48_X1Y12.P29</twSite><twDelType>Tdspcko_P_PREG</twDelType><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twComp><twBEL>Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>a&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp><twBEL>Maddsub_n4079_cy&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>Maddsub_n4079_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_33&lt;9&gt;</twComp><twBEL>Maddsub_n4082_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4082_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>fft_out_ram_32&lt;9&gt;</twComp><twBEL>Maddsub_n4082_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>n4082&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;12&gt;</twComp><twBEL>n4082&lt;12&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4082&lt;12&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;9&gt;</twComp><twBEL>Maddsub_n4085_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4085_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y46.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>fft_out_ram_2&lt;9&gt;</twComp><twBEL>Maddsub_n4085_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>n4085&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n10581_inv</twComp><twBEL>n4085&lt;15&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4085&lt;15&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_35&lt;9&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_10&lt;13&gt;</twComp><twBEL>Maddsub_n4088_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4088_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4088&lt;17&gt;</twComp><twBEL>Maddsub_n4088_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>n4088&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp><twBEL>n4088&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>n4088&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_2&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_1&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;13&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_73&lt;4&gt;</twComp><twBEL>Maddsub_n4091_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4091_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_2&lt;4&gt;</twComp><twBEL>Maddsub_n4091_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>n4091&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_72&lt;8&gt;</twComp><twBEL>n4091&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>n4091&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_0&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_64&lt;4&gt;</twComp><twBEL>Maddsub_n4094_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4094_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4094&lt;17&gt;</twComp><twBEL>Maddsub_n4094_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>n4094&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp><twBEL>n4094&lt;17&gt;_inv2_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>n4094&lt;17&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_7&lt;13&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_14&lt;4&gt;</twComp><twBEL>Maddsub_n4097_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4097_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fft_out_ram_13&lt;4&gt;</twComp><twBEL>Maddsub_n4097_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>n4097&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_6&lt;8&gt;</twComp><twBEL>n4097&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4097&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_5&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4100_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>fft_out_ram_7&lt;4&gt;</twComp><twBEL>Maddsub_n4100_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4100_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>n4100&lt;17&gt;</twComp><twBEL>Maddsub_n4100_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>n4100&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp><twBEL>n4100&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>n4100&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4103_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_45&lt;4&gt;</twComp><twBEL>Maddsub_n4103_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4103_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>n4103&lt;17&gt;</twComp><twBEL>Maddsub_n4103_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>n4103&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_67&lt;3&gt;</twComp><twBEL>n4103&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>n4103&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_34&lt;4&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4106_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4106_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4106_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vga_ram_59&lt;0&gt;</twComp><twBEL>Maddsub_n4106_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>n4106&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>n4106&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n4106&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4109_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_12&lt;0&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4109_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4109_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_63&lt;0&gt;</twComp><twBEL>Maddsub_n4109_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>n4109&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp><twBEL>n4109&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>n4109&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Maddsub_n4112_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>vga_ram_79&lt;0&gt;</twComp><twBEL>Maddsub_n4112_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>n4112&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>vga_ram_28&lt;4&gt;</twComp><twBEL>Maddsub_n4115_lut&lt;8&gt;</twBEL><twBEL>Maddsub_n4115_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4115_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4115_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y63.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1445</twComp><twBEL>Maddsub_n4115_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>n4115&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_9&lt;3&gt;</twComp><twBEL>n4115&lt;17&gt;_inv2_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>n4115&lt;17&gt;_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_15&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vga_ram_11&lt;0&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp><twBEL>Maddsub_n4118_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Maddsub_n4118_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>vga_ram_19&lt;4&gt;</twComp><twBEL>Maddsub_n4118_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n4118&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_78&lt;3&gt;</twComp><twBEL>GND_4_o_INV_63_o1_3_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>GND_4_o_INV_63_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>vga_ram_72&lt;3&gt;</twComp><twBEL>vga_ram_72_0</twBEL></twPathDel><twLogDel>13.807</twLogDel><twRouteDel>19.628</twRouteDel><twTotDel>33.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin
        * 0.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_xn_re_6 (SLICE_X20Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">fft_instance/blk0000051d</twSrc><twDest BELType="FF">fft_xn_re_6</twDest><twTotPathDel>0.629</twTotPathDel><twClkSkew dest = "0.811" src = "0.597">-0.214</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk0000051d</twSrc><twDest BELType='FF'>fft_xn_re_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fft_xn_index&lt;7&gt;</twComp><twBEL>fft_instance/blk0000051d</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>fft_xn_index&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.067</twDelInfo><twComp>fft_xn_re&lt;6&gt;</twComp><twBEL>Mmux_fft_xn_index[7]_adc_ram[255][7]_wide_mux_526_OUT_2_f8_5</twBEL><twBEL>fft_xn_re_6</twBEL></twPathDel><twLogDel>0.267</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_out_ram_29_12 (SLICE_X26Y36.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="FF">fft_instance/blk000005e5</twSrc><twDest BELType="FF">fft_out_ram_29_12</twDest><twTotPathDel>0.682</twTotPathDel><twClkSkew dest = "0.821" src = "0.613">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk000005e5</twSrc><twDest BELType='FF'>fft_out_ram_29_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y35.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>fft_xk_index&lt;4&gt;</twComp><twBEL>fft_instance/blk000005e5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>fft_xk_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_out_ram_116&lt;8&gt;</twComp><twBEL>_n10009_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>_n10009_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>fft_out_ram_29&lt;12&gt;</twComp><twBEL>fft_out_ram_29_12</twBEL></twPathDel><twLogDel>0.300</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="FF">fft_instance/blk000005e0</twSrc><twDest BELType="FF">fft_out_ram_29_12</twDest><twTotPathDel>0.708</twTotPathDel><twClkSkew dest = "0.821" src = "0.613">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk000005e0</twSrc><twDest BELType='FF'>fft_out_ram_29_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fft_xk_index&lt;4&gt;</twComp><twBEL>fft_instance/blk000005e0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>fft_xk_index&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_out_ram_116&lt;8&gt;</twComp><twBEL>_n10009_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>_n10009_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>fft_out_ram_29&lt;12&gt;</twComp><twBEL>fft_out_ram_29_12</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">fft_instance/blk000005df</twSrc><twDest BELType="FF">fft_out_ram_29_12</twDest><twTotPathDel>0.768</twTotPathDel><twClkSkew dest = "0.821" src = "0.613">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk000005df</twSrc><twDest BELType='FF'>fft_out_ram_29_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fft_xk_index&lt;4&gt;</twComp><twBEL>fft_instance/blk000005df</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>fft_xk_index&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_out_ram_116&lt;8&gt;</twComp><twBEL>_n10009_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>_n10009_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>fft_out_ram_29&lt;12&gt;</twComp><twBEL>fft_out_ram_29_12</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_out_ram_29_11 (SLICE_X26Y36.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="FF">fft_instance/blk000005e5</twSrc><twDest BELType="FF">fft_out_ram_29_11</twDest><twTotPathDel>0.686</twTotPathDel><twClkSkew dest = "0.821" src = "0.613">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk000005e5</twSrc><twDest BELType='FF'>fft_out_ram_29_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y35.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>fft_xk_index&lt;4&gt;</twComp><twBEL>fft_instance/blk000005e5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>fft_xk_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_out_ram_116&lt;8&gt;</twComp><twBEL>_n10009_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>_n10009_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>fft_out_ram_29&lt;12&gt;</twComp><twBEL>fft_out_ram_29_11</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">fft_instance/blk000005e0</twSrc><twDest BELType="FF">fft_out_ram_29_11</twDest><twTotPathDel>0.712</twTotPathDel><twClkSkew dest = "0.821" src = "0.613">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk000005e0</twSrc><twDest BELType='FF'>fft_out_ram_29_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fft_xk_index&lt;4&gt;</twComp><twBEL>fft_instance/blk000005e0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>fft_xk_index&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_out_ram_116&lt;8&gt;</twComp><twBEL>_n10009_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>_n10009_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>fft_out_ram_29&lt;12&gt;</twComp><twBEL>fft_out_ram_29_11</twBEL></twPathDel><twLogDel>0.272</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">fft_instance/blk000005df</twSrc><twDest BELType="FF">fft_out_ram_29_11</twDest><twTotPathDel>0.772</twTotPathDel><twClkSkew dest = "0.821" src = "0.613">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk000005df</twSrc><twDest BELType='FF'>fft_out_ram_29_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>fft_xk_index&lt;4&gt;</twComp><twBEL>fft_instance/blk000005df</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>fft_xk_index&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_out_ram_116&lt;8&gt;</twComp><twBEL>_n10009_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>_n10009_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y36.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>fft_out_ram_29&lt;12&gt;</twComp><twBEL>fft_out_ram_29_11</twBEL></twPathDel><twLogDel>0.272</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin
        * 0.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tdspper_PREG" slack="47.473" period="50.000" constraintValue="50.000" deviceLimit="2.527" freqLimit="395.726" physResource="Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT/CLK" logResource="Maddsub_fft_ram_pos[6]_fft_ram_pos[6]_MuLt_1059_OUT/CLK" locationPin="DSP48_X1Y12.CLK" clockNet="original_clk"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tbcper_I" slack="48.270" period="50.000" constraintValue="50.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_instance/clkout2_buf/I0" logResource="dcm_instance/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_instance/clkout1"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tcp" slack="49.570" period="50.000" constraintValue="50.000" deviceLimit="0.430" freqLimit="2325.581" physResource="adc_ram_98&lt;7&gt;/CLK" logResource="adc_ram_98_4/CK" locationPin="SLICE_X0Y4.CLK" clockNet="original_clk"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin         * 0.25 HIGH 50%;</twConstName><twItemCnt>3905</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>235</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>34.508</twMinPer></twConstHead><twPathRptBanner iPaths="1284" iCriticalPaths="0" sType="EndPoint">Paths for end point blue_in_0 (SLICE_X14Y50.A5), 1284 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.373</twSlack><twSrc BELType="FF">vga_ram_118_3</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>8.253</twTotPathDel><twClkSkew dest = "1.403" src = "1.535">0.132</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_118_3</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_ram_118&lt;3&gt;</twComp><twBEL>vga_ram_118_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>vga_ram_118&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_117&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_112&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_811</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_33</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_7&lt;3&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>2.038</twLogDel><twRouteDel>6.215</twRouteDel><twTotDel>8.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.928</twSlack><twSrc BELType="FF">vga_ram_102_0</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>7.719</twTotPathDel><twClkSkew dest = "1.403" src = "1.514">0.111</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_102_0</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_102&lt;3&gt;</twComp><twBEL>vga_ram_102_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>vga_ram_102&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_101&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_133</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>vga_ram_103&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_81</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_82</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_3</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_7&lt;3&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_7&lt;3&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>2.224</twLogDel><twRouteDel>5.495</twRouteDel><twTotDel>7.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.930</twSlack><twSrc BELType="FF">vga_ram_119_3</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>7.696</twTotPathDel><twClkSkew dest = "1.403" src = "1.535">0.132</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_119_3</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_119&lt;3&gt;</twComp><twBEL>vga_ram_119_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>vga_ram_119&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_117&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1432</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_112&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_99</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_811</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_33</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_7&lt;3&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2428_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2428_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>5.675</twRouteDel><twTotDel>7.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="213" iCriticalPaths="0" sType="EndPoint">Paths for end point blue_in_0 (SLICE_X14Y50.A2), 213 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.466</twSlack><twSrc BELType="FF">vga_ram_57_7</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>6.138</twTotPathDel><twClkSkew dest = "1.403" src = "1.557">0.154</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_57_7</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_57&lt;7&gt;</twComp><twBEL>vga_ram_57_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>vga_ram_57&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_59&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_ram_50&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_823</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_47</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>4.656</twRouteDel><twTotDel>6.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.769</twSlack><twSrc BELType="FF">vga_ram_30_7</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.876</twTotPathDel><twClkSkew dest = "1.403" src = "1.516">0.113</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_30_7</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_30&lt;7&gt;</twComp><twBEL>vga_ram_30_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>vga_ram_30&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_29&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1536</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1536</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_18&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_922</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_922</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_823</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_47</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.536</twLogDel><twRouteDel>4.340</twRouteDel><twTotDel>5.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.853</twSlack><twSrc BELType="FF">vga_ram_59_7</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.753</twTotPathDel><twClkSkew dest = "1.403" src = "1.555">0.152</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_59_7</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_59&lt;7&gt;</twComp><twBEL>vga_ram_59_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>vga_ram_59&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_59&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1539</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_ram_50&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_823</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_47</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>4.271</twRouteDel><twTotDel>5.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="213" iCriticalPaths="0" sType="EndPoint">Paths for end point blue_in_0 (SLICE_X14Y50.A3), 213 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.656</twSlack><twSrc BELType="FF">vga_ram_53_6</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.958</twTotPathDel><twClkSkew dest = "1.403" src = "1.547">0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_53_6</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_53&lt;7&gt;</twComp><twBEL>vga_ram_53_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>vga_ram_53&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vga_ram_52&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1533</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1533</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_ram_48&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.810</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_106</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_820</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_46</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>4.531</twRouteDel><twTotDel>5.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.763</twSlack><twSrc BELType="FF">vga_ram_41_6</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.853</twTotPathDel><twClkSkew dest = "1.403" src = "1.545">0.142</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_41_6</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_41&lt;7&gt;</twComp><twBEL>vga_ram_41_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>vga_ram_41&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>vga_ram_54&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_820</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_46</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.480</twLogDel><twRouteDel>4.373</twRouteDel><twTotDel>5.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.785</twSlack><twSrc BELType="FF">vga_ram_40_6</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.823</twTotPathDel><twClkSkew dest = "1.403" src = "1.553">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_40_6</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_ram_40&lt;7&gt;</twComp><twBEL>vga_ram_40_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>vga_ram_40&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>vga_ram_54&lt;7&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_1468</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_out_ram_3&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_920</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_820</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_46</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2426_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_2429_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>4.326</twRouteDel><twTotDel>5.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">vga_clk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin
        * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_7 (SLICE_X13Y47.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">vga_instance/h_counter_6</twSrc><twDest BELType="FF">vga_instance/x_pos_7</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew dest = "0.045" src = "0.042">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_6</twSrc><twDest BELType='FF'>vga_instance/x_pos_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_instance/h_counter&lt;7&gt;</twComp><twBEL>vga_instance/h_counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.185</twDelInfo><twComp>vga_instance/h_counter&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>vga_instance/x_pos&lt;8&gt;</twComp><twBEL>vga_instance/Msub_GND_17_o_GND_17_o_sub_11_OUT&lt;10:0&gt;_xor&lt;7&gt;11</twBEL><twBEL>vga_instance/x_pos_7</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/hs (SLICE_X13Y46.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.544</twSlack><twSrc BELType="FF">vga_instance/h_counter_6</twSrc><twDest BELType="FF">vga_instance/hs</twDest><twTotPathDel>0.546</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_6</twSrc><twDest BELType='FF'>vga_instance/hs</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_instance/h_counter&lt;7&gt;</twComp><twBEL>vga_instance/h_counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>vga_instance/h_counter&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vga_instance/hs</twComp><twBEL>vga_instance/h_counter[9]_INV_72_o1</twBEL><twBEL>vga_instance/hs</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/h_counter_2 (SLICE_X12Y45.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.546</twSlack><twSrc BELType="FF">vga_instance/h_counter_2</twSrc><twDest BELType="FF">vga_instance/h_counter_2</twDest><twTotPathDel>0.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_2</twSrc><twDest BELType='FF'>vga_instance/h_counter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/h_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vga_instance/h_counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/Mcount_h_counter_lut&lt;2&gt;</twBEL><twBEL>vga_instance/Mcount_h_counter_cy&lt;3&gt;</twBEL><twBEL>vga_instance/h_counter_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.080</twRouteDel><twTotDel>0.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin
        * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_instance/clkout1_buf/I0" logResource="dcm_instance/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dcm_instance/clkout0"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vga_instance/h_counter&lt;3&gt;/CLK" logResource="vga_instance/h_counter_0/CK" locationPin="SLICE_X12Y45.CLK" clockNet="vga_clk"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Trpw" slack="39.570" period="40.000" constraintValue="20.000" deviceLimit="0.215" physResource="vga_instance/h_counter&lt;3&gt;/SR" logResource="vga_instance/h_counter_0/SR" locationPin="SLICE_X12Y45.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="76" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin         * 0.1 HIGH 50%;</twConstName><twItemCnt>5005</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4689</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.552</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>47.224</twSlack><twSrc BELType="FF">dds_data_2</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>2.424</twTotPathDel><twClkSkew dest = "1.428" src = "1.521">0.093</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_data_2</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_data&lt;3&gt;</twComp><twBEL>dds_data_2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>dds_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.513</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>47.499</twSlack><twSrc BELType="FF">dds_data_5</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>2.139</twTotPathDel><twClkSkew dest = "1.428" src = "1.531">0.103</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_data_5</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dds_data&lt;7&gt;</twComp><twBEL>dds_data_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>dds_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.643</twRouteDel><twTotDel>2.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_instance/blk000000c4 (SLICE_X6Y18.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>47.787</twSlack><twSrc BELType="FF">fft_xn_re_7</twSrc><twDest BELType="FF">fft_instance/blk000000c4</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "1.435" src = "1.525">0.090</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fft_xn_re_7</twSrc><twDest BELType='FF'>fft_instance/blk000000c4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fft_xn_re&lt;7&gt;</twComp><twBEL>fft_xn_re_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>fft_xn_re&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>fft_instance/sig00000231</twComp><twBEL>fft_instance/blk000000c4</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin
        * 0.1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C10), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">dds_data_10</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew dest = "0.834" src = "0.616">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_data_10</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dds_data&lt;11&gt;</twComp><twBEL>dds_data_10</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>dds_data&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y4.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.153</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C9), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">dds_data_9</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew dest = "0.834" src = "0.616">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_data_9</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dds_data&lt;11&gt;</twComp><twBEL>dds_data_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.C9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>dds_data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y4.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.153</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y4.C7), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">dds_data_7</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>0.522</twTotPathDel><twClkSkew dest = "0.834" src = "0.618">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_data_7</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dds_data&lt;7&gt;</twComp><twBEL>dds_data_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.C7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.369</twDelInfo><twComp>dds_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y4.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.153</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin
        * 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk00000456/blk00000468/CLKAWRCLK" logResource="fft_instance/blk00000456/blk00000468/CLKAWRCLK" locationPin="RAMB8_X0Y14.CLKAWRCLK" clockNet="dds_clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKB" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk00000456/blk00000468/CLKBRDCLK" logResource="fft_instance/blk00000456/blk00000468/CLKBRDCLK" locationPin="RAMB8_X0Y14.CLKBRDCLK" clockNet="dds_clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk00000469/blk0000047b/CLKAWRCLK" logResource="fft_instance/blk00000469/blk0000047b/CLKAWRCLK" locationPin="RAMB8_X0Y16.CLKAWRCLK" clockNet="dds_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="93"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="8.627" errors="0" errorRollup="0" items="0" itemsRollup="1601745928510891884544"/><twConstRollup name="TS_dcm_instance_clkout1" fullName="TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin         * 0.2 HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="33.804" actualRollup="N/A" errors="0" errorRollup="0" items="1601745928510891884544" itemsRollup="0"/><twConstRollup name="TS_dcm_instance_clkout0" fullName="TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin         * 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="34.508" actualRollup="N/A" errors="0" errorRollup="0" items="3905" itemsRollup="0"/><twConstRollup name="TS_dcm_instance_clkout2" fullName="TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin         * 0.1 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="5.552" actualRollup="N/A" errors="0" errorRollup="0" items="5005" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="94">0</twUnmetConstCnt><twDataSheet anchorID="95" twNameLen="15"><twClk2SUList anchorID="96" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>33.804</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="97"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1601745928510891884544</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25618</twConnCnt></twConstCov><twStats anchorID="98"><twMinPer>34.508</twMinPer><twFootnote number="1" /><twMaxFreq>28.979</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 12 18:24:51 2013 </twTimestamp></twFoot><twClientInfo anchorID="99"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 505 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
