// Seed: 1107935614
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  always @(posedge 1'b0) begin
    disable id_3;
  end
  module_2(
      id_2, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor  id_3 = 1 << 1;
  tri1 id_4 = 1;
  assign id_3 = id_4;
endmodule
