$date
	Tue Oct 13 00:36:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_two_comparator $end
$scope module tb $end
$var wire 1 ! E $end
$var wire 1 " G $end
$var wire 1 # L $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
1!
$end
#1000
0!
1"
b1 $
#2000
1!
0"
b1 %
#3000
0!
0"
1#
b10 %
#4000
1!
0#
b10 $
#5000
0!
1"
b11 $
#6000
1!
0"
b11 %
#7000
