/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  reg [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [14:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_12z[8] | celloutsig_0_11z);
  assign celloutsig_1_0z = ~(in_data[126] | in_data[97]);
  assign celloutsig_1_3z = celloutsig_1_2z[0] | celloutsig_1_2z[2];
  assign celloutsig_1_4z = celloutsig_1_3z | celloutsig_1_1z[0];
  assign celloutsig_1_19z = celloutsig_1_6z | celloutsig_1_1z[4];
  assign celloutsig_0_7z = celloutsig_0_5z | celloutsig_0_0z[4];
  assign celloutsig_0_21z = celloutsig_0_6z[2] | celloutsig_0_10z;
  assign celloutsig_0_0z = in_data[53:45] % { 1'h1, in_data[45:38] };
  assign celloutsig_1_2z = { celloutsig_1_1z[1:0], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_1_5z = { in_data[184:183], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, in_data[157:148], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_1z[4:1], celloutsig_1_6z } % { 1'h1, in_data[180:177] };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[16:15], celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_2z[3:1] % { 1'h1, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_9z = in_data[79:75] % { 1'h1, celloutsig_0_2z[12], celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_3z & celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_13z[0] & celloutsig_1_10z[0];
  assign celloutsig_0_3z = celloutsig_0_0z[6:1] ^ celloutsig_0_0z[8:3];
  assign celloutsig_0_6z = { in_data[73:72], celloutsig_0_5z } ^ { in_data[21:20], celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_9z[1:0], celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_21z } ^ { celloutsig_0_2z[12:9], celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[190:186] ^ { in_data[116:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_2z[4]) | celloutsig_0_2z[11]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[6] & celloutsig_0_0z[2]) | celloutsig_0_4z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z & celloutsig_0_9z[2]) | celloutsig_0_9z[4]);
  assign celloutsig_0_11z = ~((celloutsig_0_9z[3] & celloutsig_0_9z[3]) | celloutsig_0_1z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[6] & celloutsig_0_0z[1]) | in_data[71]);
  assign celloutsig_0_27z = ~((celloutsig_0_8z[1] & celloutsig_0_12z[11]) | celloutsig_0_9z[1]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[44:34], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_26z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_2z[14:13], celloutsig_0_10z, celloutsig_0_23z };
  assign { celloutsig_0_12z[7], celloutsig_0_12z[8], celloutsig_0_12z[11:9], celloutsig_0_12z[6:1], celloutsig_0_12z[13:12] } = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z[8:7] } ^ { in_data[58], in_data[59], in_data[62:60], in_data[57:52], in_data[64:63] };
  assign celloutsig_0_12z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
