
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056800                       # Number of seconds simulated (Second)
simTicks                                  56799780000                       # Number of ticks simulated (Tick)
finalTick                                 56799780000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    325.59                       # Real time elapsed on the host (Second)
hostTickRate                                174454501                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     53570803                       # Number of instructions simulated (Count)
simOps                                       61729898                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   164537                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     189597                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        113599561                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        62766045                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      408                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       79993078                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 100626                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1036554                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1850041                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 135                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           113462989                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.705015                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.629923                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  90703829     79.94%     79.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4174411      3.68%     83.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3591017      3.16%     86.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2137212      1.88%     88.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7193176      6.34%     95.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2918531      2.57%     97.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1407596      1.24%     98.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    283674      0.25%     99.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1053543      0.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             113462989                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   59878      1.95%      1.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1210      0.04%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%      1.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%      1.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                  2543      0.08%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2999500     97.45%     99.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14901      0.48%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3156316      3.95%      3.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29850028     37.32%     41.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7646      0.01%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2714      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     41.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      6308971      7.89%     49.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         2252      0.00%     49.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     49.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      6308939      7.89%     57.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      6308876      7.89%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     26250085     32.82%     97.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1797132      2.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       79993078                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.704167                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3078064                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.038479                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                186825201                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                34664411                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        33652860                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 89802634                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                29138749                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        28400136                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    37081323                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    42833503                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          79936102                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      26229569                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     56976                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1029                       # Number of nop insts executed (Count)
system.cpu.numRefs                           28025131                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3839246                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1795562                       # Number of stores executed (Count)
system.cpu.numRate                           0.703666                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1453                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          136572                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    53570803                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      61729898                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.120550                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.120550                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.471576                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.471576                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78419898                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  29210854                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   66266444                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    15618150                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   15617334                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  83089924                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8535296                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1809598                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9853                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13487                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4026929                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3892124                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             45245                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2027231                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                37242                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2024377                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998592                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17534                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6776                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1367                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5409                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          669                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1035556                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             45105                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    113304746                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.544819                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.769749                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        97502477     86.05%     86.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6675967      5.89%     91.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          788183      0.70%     92.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          900405      0.79%     93.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2105437      1.86%     95.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           20125      0.02%     95.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           21424      0.02%     95.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          199761      0.18%     95.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5090967      4.49%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    113304746                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             53571433                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               61730528                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10065596                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8299864                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3786555                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         28395711                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    42385155                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3155329      5.11%      5.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29572442     47.91%     53.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7070      0.01%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      6308427     10.22%     63.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         2199      0.00%     63.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     63.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      6308451     10.22%     73.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      6308352     10.22%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      8299864     13.45%     97.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1765732      2.86%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     61730528                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5090967                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3917136                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3917136                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3917136                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3917136                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6212469                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6212469                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6212469                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6212469                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 333207294486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 333207294486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 333207294486                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 333207294486                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10129605                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10129605                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10129605                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10129605                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.613298                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.613298                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.613298                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.613298                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53635.244616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 53635.244616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53635.244616                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 53635.244616                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    102502677                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          451                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      3096332                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      33.104550                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    56.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1580325                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1580325                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3007314                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3007314                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3007314                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3007314                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3205155                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3205155                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3205155                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3205155                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 219274293697                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 219274293697                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 219274293697                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 219274293697                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.316415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.316415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.316415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.316415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68413.007701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68413.007701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68413.007701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68413.007701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3204137                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2157218                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2157218                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      6206747                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6206747                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 332875939500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 332875939500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8363965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8363965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.742082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.742082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53631.304691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53631.304691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3003849                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3003849                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      3202898                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3202898                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 219141943000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 219141943000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.382940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.382940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 68419.894421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68419.894421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       329000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       329000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 54833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 54833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       323000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       323000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 53833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 53833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1759918                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1759918                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5591                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5591                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    327181078                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    327181078                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1765509                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1765509                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003167                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003167                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58519.241281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58519.241281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3465                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3465                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128307789                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128307789                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001204                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001204                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60351.735183                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60351.735183                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.343684                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7122397                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3205161                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.222165                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.343684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          928                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           43724005                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          43724005                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2205902                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             102870614                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4278416                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4062170                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  45887                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1976888                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   837                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               63241966                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2822                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5412702                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       55703982                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4026929                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2043278                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     107998194                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   93400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  708                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4644                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5359037                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 14012                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          113462989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.566307                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.887847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                101969944     89.87%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1421861      1.25%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   834957      0.74%     91.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   519043      0.46%     92.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1815077      1.60%     93.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   436789      0.38%     94.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   502366      0.44%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   556119      0.49%     95.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5406833      4.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            113462989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.035448                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.490354                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5356430                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5356430                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5356430                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5356430                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2607                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2607                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2607                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2607                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    174361999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    174361999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    174361999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    174361999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5359037                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5359037                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5359037                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5359037                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000486                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000486                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000486                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000486                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66882.239739                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66882.239739                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66882.239739                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66882.239739                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1328                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      94.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1774                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1774                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          576                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           576                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          576                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          576                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2031                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2031                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2031                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2031                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137689500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137689500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137689500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137689500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000379                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000379                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000379                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000379                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67793.943870                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67793.943870                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67793.943870                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67793.943870                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1774                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5356430                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5356430                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2607                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2607                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    174361999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    174361999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5359037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5359037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000486                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000486                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66882.239739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66882.239739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          576                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          576                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2031                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2031                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137689500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137689500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000379                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000379                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67793.943870                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67793.943870                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.932041                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5358460                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2030                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2639.635468                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.932041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           21438178                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          21438178                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     45887                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   74779006                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1803043                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               62767482                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 7077                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8535296                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1809598                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   402                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    746480                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25723                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            163                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8302                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        39290                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                47592                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 62066668                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                62052996                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  48114263                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  74208082                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.546243                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.648370                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24786                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  235432                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 163                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  43866                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9259                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                2881711                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8299864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            161.042645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           119.863552                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 642835      7.75%      7.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               114182      1.38%      9.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               669156      8.06%     17.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               271170      3.27%     20.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               163460      1.97%     22.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                77644      0.94%     23.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                90430      1.09%     24.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                85769      1.03%     25.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                74260      0.89%     26.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                83058      1.00%     27.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             112646      1.36%     28.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             145740      1.76%     30.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             167010      2.01%     32.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             612952      7.39%     39.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             994731     11.98%     51.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             561565      6.77%     58.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             467499      5.63%     64.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             271781      3.27%     67.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             192988      2.33%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             182703      2.20%     72.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             204122      2.46%     74.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             158168      1.91%     76.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             138577      1.67%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             107003      1.29%     79.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             156793      1.89%     81.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             135006      1.63%     82.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             182831      2.20%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             123185      1.48%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              97339      1.17%     87.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              98726      1.19%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           916535     11.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8299864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  45887                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3763013                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                92782566                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          39016                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6272821                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10559686                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               62979080                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                601182                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                8739356                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102209                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34100                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            74614449                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   169450348                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 58806151                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 41709038                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              73270282                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1344167                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     377                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  24675576                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        170971218                       # The number of ROB reads (Count)
system.cpu.rob.writes                       125691282                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 53570803                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   61729898                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    406                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 902582                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    902988                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   406                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                902582                       # number of overall hits (Count)
system.l2.overallHits::total                   902988                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1625                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2302435                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2304060                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1625                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2302435                       # number of overall misses (Count)
system.l2.overallMisses::total                2304060                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       130254500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    204230807500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       204361062000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      130254500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   204230807500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      204361062000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2031                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            3205017                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3207048                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2031                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3205017                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3207048                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.800098                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.718385                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.718436                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.800098                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.718385                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.718436                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80156.615385                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 88702.094739                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    88696.067811                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80156.615385                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 88702.094739                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   88696.067811                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1578420                       # number of writebacks (Count)
system.l2.writebacks::total                   1578420                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1625                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2302435                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2304060                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1625                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2302435                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2304060                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    114014500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 181206457500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   181320472000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    114014500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 181206457500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  181320472000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.800098                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.718385                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.718436                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.800098                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.718385                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.718436                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70162.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 78702.094739                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78696.072151                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70162.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 78702.094739                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78696.072151                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2300643                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          172                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            172                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2711000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2711000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18958.041958                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18958.041958                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             406                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                406                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    130254500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    130254500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2031                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2031                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.800098                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.800098                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80156.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80156.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1625                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1625                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    114014500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    114014500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.800098                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.800098                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70162.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70162.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1481                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1481                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    118024500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      118024500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698915                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698915                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79692.437542                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79692.437542                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1481                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1481                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103214500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103214500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698915                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698915                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69692.437542                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69692.437542                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         901944                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            901944                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      2300954                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2300954                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 204112783000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 204112783000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      3202898                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3202898                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.718398                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.718398                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88707.893769                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88707.893769                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      2300954                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2300954                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 181103243000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 181103243000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.718398                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.718398                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78707.893769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78707.893769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1773                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1773                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1773                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1773                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1580325                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1580325                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1580325                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1580325                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4089.007608                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      6412786                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2304740                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.782434                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.983235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.213788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4081.810585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.996536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  230                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1317                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2548                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   53609556                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  53609556                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1578420.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2302416.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000151602750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        98574                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        98575                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5622314                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1482800                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2304059                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1578420                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2304059                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1578420                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2304059                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1578420                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  847018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  806483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  463075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  187435                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  13545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  55371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  99100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 114771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 113523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 113193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 113558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 113607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 117253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 117215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 105514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 102909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 101739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  98931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  98702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  98679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        98575                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.373472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     22.262210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.524176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         98520     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           49      0.05%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         98575                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        98574                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.012204                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.011579                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.147629                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            97760     99.17%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              500      0.51%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              250      0.25%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               58      0.06%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         98574                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               147459776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            101018880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2596132872.34563208                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1778508297.03917861                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   56799673500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14629.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    147354624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    101017920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1829866.242439671420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2594281597.569568157196                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1778491395.565264463425                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1624                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2302435                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1578420                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     47172000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  85761429250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1444555213250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29046.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37248.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    915190.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    147355840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      147459776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    101018880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    101018880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2302435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2304059                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1578420                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1578420                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1829866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2594303006                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2596132872                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1829866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1829866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1778508297                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1778508297                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1778508297                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1829866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2594303006                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4374641169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2304040                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1578405                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       137978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       137762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       145156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       134653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       138078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       147947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       139918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       159947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       150279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       151141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       154278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       141060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       147344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       143168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       133020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       142311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       108489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        60426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       122762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        90621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        86767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       112167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        81213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       122950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       109040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        88629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       117626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        90053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        95859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       111889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        74362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       105552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             42607851250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           11520200000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        85808601250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18492.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37242.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2095687                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1312949                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       473797                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   524.432666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   373.387412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   359.466549                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        47769     10.08%     10.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        91858     19.39%     29.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        57003     12.03%     41.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        49303     10.41%     51.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        39424      8.32%     60.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        26535      5.60%     65.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        27162      5.73%     71.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        25355      5.35%     76.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       109388     23.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       473797                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             147458560                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          101017920                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2596.111464                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1778.491396                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   34.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               20.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.89                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1672644960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       889009110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     8149874460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    4099735800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4483184160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  25234387350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    561105120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   45089940960                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   793.840063                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1251959750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1896440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53651380250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1710344160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       909046710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     8300971140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4139512200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4483184160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  25212817980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    579268800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   45335145150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   798.157055                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1299975500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1896440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53603364500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2302578                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1578420                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            721603                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1481                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1481                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2302578                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            143                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6908284                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6908284                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    248478656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                248478656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2304202                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2304202    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2304202                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         11514986000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        12072966500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4604225                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2300023                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3204928                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3158745                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1774                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2346035                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2119                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2119                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2031                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3202898                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           144                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          144                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5835                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9614459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9620294                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       243456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    306261888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               306505344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2300643                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 101018880                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5507835                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000144                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011991                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 5507043     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     792      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5507835                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56799780000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4788650500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3046497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4807597500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6413103                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3205911                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             791                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          791                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
