[
	{ "name": "stm",
	  "type": "sysio",
	  "direction": "snoop"
	},
	{ "name": "bootsel",
	  "type": "sysio",
	  "direction": "snoop"
	},
	{ "name": "sysclk_p",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "ref_clk",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "rstn",
	  "type": "sysio",
	  "direction": "input"
	},
    { "name": "jtag_tck",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "jtag_tdi",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "jtag_tdo",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "jtag_tms",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "jtag_trst",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "eth_rstb",
	"type": "sysio",
	"direction": "output"
	},
	{ "name": "eth_tx_clk",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "eth_tx_ctrl",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "eth_tx_d0",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "eth_tx_d1",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "eth_tx_d2",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "eth_tx_d3",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "eth_rx_clk",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "eth_rx_ctrl",
	"type": "sysio",
	"direction": "input"
  	},
	{ "name": "eth_rx_d0",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "eth_rx_d1",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "eth_rx_d2",
	  "type": "sysio",
	  "direction": "input"
	},
	{ "name": "eth_rx_d3",
	  "type": "sysio",
	  "direction": "input"
	},	
	{ "name": "ld_ref_clk_blink",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "ld_eth_clk_blink",
	  "type": "sysio",
	  "direction": "output"
	},
	{ "name": "uart",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
		  "tx" : "output",
		  "rx" : "input"
	  },
	  "udma_tx": ["tx_uart" ],
	  "udma_rx": ["rx_uart" ]
	},
	{ "name": "qspim",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
		  "clk"	: "output",
		  "csn0"	: "output",
		  "csn1"	: "output",
		  "csn2"	: "output",
		  "csn3"	: "output",
		  "data0"	: "bidir",
		  "data1"	: "bidir",
		  "data2"	: "bidir",
		  "data3"	: "bidir"
	  },
	  "udma_tx": ["tx_qspim", "cmd_qspim"],
	  "udma_rx": ["rx_qspim" ]
	},
    { "name": "i2cm",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
		  "scl"	: "bidir",
		  "sda"	: "bidir"
	  },
	  "udma_tx": ["tx_i2cm" ],
	  "udma_rx": ["rx_i2cm" ]
	},
	{ "name": "i2sc",
	  "usable":	false,
	  "type":		"udma",
	  "ports": {
		  "sck"	: "bidir",
		  "ws"	: "bidir",
		  "sd0"	: "input",
		  "sd1"	: "input"
	  },
	  "udma_tx": ["tx_i2sc" ],
	  "udma_rx": ["rx_i2sc" ]
	},
	{ "name": "csi2",
	  "usable":	false,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_csi2" ],
	  "udma_rx": ["rx_csi2" ]
	},
	{ "name": "hyper",
	  "usable":	false,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_hyper" ],
	  "udma_rx": ["rx_hyper" ]
	},
	{ "name": "sdio",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
		  "clk"	: "output",
		  "cmd"	: "bidir",
		  "data0"	: "bidir",
		  "data1"	: "bidir",
		  "data2"	: "bidir",
		  "data3"	: "bidir"
	  },
	  "udma_tx": ["tx_hyper" ],
	  "udma_rx": ["rx_hyper" ]
	},
	{ "name": "cam",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
		  "clk"	: "input",
		  "vsync"	: "input",
		  "hsync"	: "input",
		  "data0"	: "input",
		  "data1"	: "input",
		  "data2"	: "input",
		  "data3"	: "input",
		  "data4"	: "input",
		  "data5"	: "input",
		  "data6"	: "input",
		  "data7"	: "input"
	  },
	  "udma_rx": ["cam" ]
	},
	{ "name": "jtag",
	  "usable":	false,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_jtag" ],
	  "udma_rx": ["rx_jtag" ]
	},
	{ "name": "mram",
	  "usable":	false,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_mram" ],
	  "udma_rx": ["rx_mram" ]
	},
	{ "name": "filter",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
	  },
	  "comment": "udma channels for filter handled externally"
	},
	{ "name": "fpga",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_fpga"],
	  "udma_rx": ["rx_fpga"]
	},
	{ "name": "eth",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_eth" ],
	  "udma_rx": ["rx_eth" ]
	},
	{ "name": "smi",
	"usable":	true,
	"type":		"udma",
	"ports": {
		"mdio"	: "bidir",
		"mdc"	: "output"
	}
    },
	{ "name": "ext_per",
	  "usable":	true,
	  "type":		"udma",
	  "ports": {
	  },
	  "udma_tx": ["tx_ext_per"],
	  "udma_rx": ["rx_ext_per"]
	}
]
