{"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"]]},"abstract":[{"type":"text","text":"The raw value is a string."}],"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"typealias","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RawValue","kind":"identifier"},{"text":" = ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"}]}],"kind":"declarations"}],"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vectorliteral\/rawvalue-swift.typealias"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/RawValue-swift.typealias"},"metadata":{"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"RawValue"}],"roleHeading":"Type Alias","externalID":"s:11VHDLParsing13VectorLiteralO8RawValuea","modules":[{"name":"VHDLParsing"}],"symbolKind":"typealias","fragments":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"RawValue"}],"title":"VectorLiteral.RawValue"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/RawValue-swift.typealias":{"title":"VectorLiteral.RawValue","navigatorTitle":[{"kind":"identifier","text":"RawValue"}],"role":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral\/rawvalue-swift.typealias","kind":"symbol","abstract":[{"type":"text","text":"The raw value is a string."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/RawValue-swift.typealias","type":"topic","fragments":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"RawValue"}]},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}