# UART Protocol in VHDL

This project implements a **Universal Asynchronous Receiver and Transmitter (UART)** communication protocol in **VHDL**. It was developed during a 20-day internship at **ASELSAN Elektronik Sanayi ve Ticaret A.Å.**, under the **Avionics Digital Electronics Design Department (AGS)**.  
The goal of this project is to establish a reliable UART communication link between an **FPGA board** and a **PC**, enabling bidirectional data transmission, arithmetic processing, and checksum verification.

---

## ğŸ”§ Project Overview

The system enables UART communication between an FPGA board and a PC.  
It receives a series of bytes from the PC â€” including **control bytes**, **operands**, and **opcode** â€” processes them in an **Arithmetic Logic Unit (ALU)** on the FPGA, and transmits the computed result back to the PC.

### Key Objectives
- Implement **synchronous transmitter (TX)** and **receiver (RX)** modules.
- Design modular VHDL entities for scalability and readability.
- Manage **clock synchronization**, **data framing**, and **error checking**.
- Verify communication using **ModelSim** simulation.
- Perform arithmetic operations through the **ALU** and send results back via UART.

## ğŸ§© System Architecture

The system is composed of modular VHDL entities:

| Module             | Description                                                                 |
|:------------------:|------------------------------------------------------------------------------|
| **TX_Block**       | Handles UART data transmission and converts 8-bit frames into serial data.  |
| **RX_Block**       | Receives serial data from the PC and reconstructs it into 8-bit frames.     |
| **RX_Controller**  | Validates message structure, verifies checksums, and prepares ALU operands. |
| **ALU_Block**      | Executes arithmetic and logic operations based on opcode values.             |
| **UART_Board_Top** | Top-level entity connecting all modules (RX, TX, ALU, Controller, PLL).     |
| **my_pll**         | Generates internal clock signals for FPGA synchronization.                   |

---

## ğŸ§® ALU Operations

The ALU supports the following operations based on the received **opcode**:

| Opcode | Operation        | Description                    |
|:------:|------------------|--------------------------------|
| `00`   | **Fzero**        | Reset output (`F = 0`)         |
| `01`   | **AplusB**       | Addition (`F = A + B`)         |
| `02`   | **AminusB**      | Subtraction (`F = A - B`)      |
| `03`   | **Adividedby2**  | Divide A by 2                  |
| `04`   | **Bdividedby2**  | Divide B by 2                  |
| `05`   | **BminusA**      | Subtraction (`F = B - A`)      |
| `06`   | **Amultiplyby2** | Multiply A by 2                |
| `07`   | **Bmultiplyby2** | Multiply B by 2                |
| `08`   | **OnlyA**        | Output A                       |
| `09`   | **OnlyB**        | Output B                       |

---

## ğŸ§  Implementation Details

- **Language:** VHDL (High-Speed Integrated Circuit Hardware Description Language)  
- **Simulation Tool:** ModelSim  
- **Clock Frequency:** 50 MHz  
- **Baudrate:** 115200 bps  
- **Stop Bit Configurations:** 1, 1.5, or 2 stop bits  
- **Parity Options:** Even, Odd, or None  
- **Data Width:** 8 bits  

The design was thoroughly tested in ModelSim using custom testbenches to verify UART timing, state transitions, and synchronization accuracy.

---

## ğŸ§° Tools and Technologies

| Tool                     | Purpose                                       |
|:-------------------------:|----------------------------------------------|
| **ModelSim**              | HDL simulation and waveform analysis         |
| **Notepad++ / Quartus**   | VHDL code editing and FPGA synthesis         |
| **FPGA Board**            | Target hardware for UART communication       |
| **PC (Serial Terminal)**  | Sends and receives UART data                |

---

## ğŸ“Š Simulation Results

The simulation verified:
- Correct transmission and reception of UART frames.
- Accurate state transitions for TX and RX.
- Proper checksum verification and ALU result handling.
- Reliable full-duplex operation under clock synchronization.

Example results include waveform snapshots showing TX-RX synchronization, ALU computation, and data validation sequences.

---

## ğŸ“ Repository Structure

```
UART-Protocol-in-VHDL/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ TX_Block.vhd
â”‚   â”œâ”€â”€ RX_Block.vhd
â”‚   â”œâ”€â”€ RX_Controller.vhd
â”‚   â”œâ”€â”€ ALU_Block.vhd
â”‚   â”œâ”€â”€ UART_Board_Top.vhd
â”‚   â””â”€â”€ my_pll.vhd
â”‚
â”œâ”€â”€ simulation/
â”‚   â”œâ”€â”€ testbench_tx.vhd
â”‚   â”œâ”€â”€ testbench_rx.vhd
â”‚   â””â”€â”€ uart_waveforms.do
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ report_summary.pdf
â”‚   â””â”€â”€ block_diagrams/
â”‚
â””â”€â”€ README.md
```

---

## ğŸ§‘â€ğŸ’» Author

**OÄŸuz Mert CoÅŸkun**  
Electrical & Electronics Engineer (Ã–zyeÄŸin University)  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/oguzmertcoskun) | [GitHub](https://github.com/Omert2004)  

---

## ğŸ“œ License

This project is provided for educational and non-commercial purposes only.  
All rights reserved Â© 2025 OÄŸuz Mert CoÅŸkun.
