12:45:56 INFO  : Registering command handlers for SDK TCF services
12:45:57 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
12:46:02 INFO  : XSCT server has started successfully.
12:46:02 INFO  : Successfully done setting XSCT server connection channel  
12:46:03 INFO  : Successfully done setting SDK workspace  
12:46:03 INFO  : Processing command line option -hwspec G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.hdf.
13:06:25 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
13:06:29 INFO  : XSCT server has started successfully.
13:06:29 INFO  : Successfully done setting XSCT server connection channel  
13:06:35 INFO  : Successfully done setting SDK workspace  
13:06:37 INFO  : Registering command handlers for SDK TCF services
13:06:38 INFO  : Processing command line option -hwspec G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/design_1_wrapper.hdf.
13:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:44:01 INFO  : 'jtag frequency' command is executed.
13:44:01 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:44:02 INFO  : Context for 'APU' is selected.
13:44:02 INFO  : System reset is completed.
13:44:05 INFO  : 'after 3000' command is executed.
13:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:44:07 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:44:08 INFO  : Context for 'APU' is selected.
13:44:08 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:09 INFO  : Context for 'APU' is selected.
13:44:10 INFO  : 'ps7_init' command is executed.
13:44:10 INFO  : 'ps7_post_config' command is executed.
13:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:11 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:11 INFO  : 'con' command is executed.
13:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:44:11 INFO  : Disconnected from the channel tcfchan#1.
13:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:47:39 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:48:14 INFO  : 'jtag frequency' command is executed.
13:48:14 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:48:14 INFO  : Context for 'APU' is selected.
13:48:14 INFO  : System reset is completed.
13:48:17 INFO  : 'after 3000' command is executed.
13:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:48:18 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:48:19 INFO  : Context for 'APU' is selected.
13:48:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:48:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:19 INFO  : Context for 'APU' is selected.
13:48:19 INFO  : 'ps7_init' command is executed.
13:48:19 INFO  : 'ps7_post_config' command is executed.
13:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:20 INFO  : 'con' command is executed.
13:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:48:20 INFO  : Disconnected from the channel tcfchan#2.
15:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:48:39 INFO  : 'jtag frequency' command is executed.
15:48:39 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:48:39 INFO  : Context for 'APU' is selected.
15:48:39 INFO  : System reset is completed.
15:48:42 INFO  : 'after 3000' command is executed.
15:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:48:43 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:48:43 INFO  : Context for 'APU' is selected.
15:48:47 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:47 INFO  : Context for 'APU' is selected.
15:48:48 INFO  : 'ps7_init' command is executed.
15:48:48 INFO  : 'ps7_post_config' command is executed.
15:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:48 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:48 INFO  : 'con' command is executed.
15:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:48:48 INFO  : Disconnected from the channel tcfchan#3.
15:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:51:15 INFO  : 'jtag frequency' command is executed.
15:51:15 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:51:15 INFO  : Context for 'APU' is selected.
15:51:15 INFO  : System reset is completed.
15:51:18 INFO  : 'after 3000' command is executed.
15:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:51:20 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:51:20 INFO  : Context for 'APU' is selected.
15:51:23 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:23 INFO  : Context for 'APU' is selected.
15:51:23 INFO  : 'ps7_init' command is executed.
15:51:23 INFO  : 'ps7_post_config' command is executed.
15:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:24 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:24 INFO  : 'con' command is executed.
15:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:51:24 INFO  : Disconnected from the channel tcfchan#4.
15:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:57:20 INFO  : 'jtag frequency' command is executed.
15:57:20 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:57:20 INFO  : Context for 'APU' is selected.
15:57:20 INFO  : System reset is completed.
15:57:23 INFO  : 'after 3000' command is executed.
15:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:57:25 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:57:25 INFO  : Context for 'APU' is selected.
15:57:25 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:25 INFO  : Context for 'APU' is selected.
15:57:25 INFO  : 'ps7_init' command is executed.
15:57:25 INFO  : 'ps7_post_config' command is executed.
15:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:26 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:26 INFO  : 'con' command is executed.
15:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:57:26 INFO  : Disconnected from the channel tcfchan#5.
16:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:09:19 INFO  : 'jtag frequency' command is executed.
16:09:19 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:09:20 INFO  : Context for 'APU' is selected.
16:09:20 INFO  : System reset is completed.
16:09:23 INFO  : 'after 3000' command is executed.
16:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:09:24 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:09:24 INFO  : Context for 'APU' is selected.
16:09:24 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:24 INFO  : Context for 'APU' is selected.
16:09:25 INFO  : 'ps7_init' command is executed.
16:09:25 INFO  : 'ps7_post_config' command is executed.
16:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:25 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:25 INFO  : 'con' command is executed.
16:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:09:26 INFO  : Disconnected from the channel tcfchan#6.
16:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:12:31 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:12:40 INFO  : 'jtag frequency' command is executed.
16:12:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:12:40 INFO  : Context for 'APU' is selected.
16:12:41 INFO  : System reset is completed.
16:12:44 INFO  : 'after 3000' command is executed.
16:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:12:45 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:12:45 INFO  : Context for 'APU' is selected.
16:12:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:45 INFO  : Context for 'APU' is selected.
16:12:46 INFO  : 'ps7_init' command is executed.
16:12:46 INFO  : 'ps7_post_config' command is executed.
16:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:46 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:46 INFO  : 'con' command is executed.
16:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:12:46 INFO  : Disconnected from the channel tcfchan#7.
16:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:13:43 INFO  : 'jtag frequency' command is executed.
16:13:43 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:13:43 INFO  : Context for 'APU' is selected.
16:13:43 INFO  : System reset is completed.
16:13:46 INFO  : 'after 3000' command is executed.
16:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:13:48 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:13:48 INFO  : Context for 'APU' is selected.
16:13:51 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:13:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:51 INFO  : Context for 'APU' is selected.
16:13:51 INFO  : 'ps7_init' command is executed.
16:13:51 INFO  : 'ps7_post_config' command is executed.
16:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:52 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:52 INFO  : 'con' command is executed.
16:13:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:13:52 INFO  : Disconnected from the channel tcfchan#8.
15:14:11 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
15:14:21 INFO  : XSCT server has started successfully.
15:14:21 INFO  : Successfully done setting XSCT server connection channel  
15:14:29 INFO  : Successfully done setting SDK workspace  
15:14:57 INFO  : Registering command handlers for SDK TCF services
15:14:57 INFO  : Processing command line option -hwspec G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.hdf.
15:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:38:28 INFO  : 'jtag frequency' command is executed.
15:38:28 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:38:28 INFO  : Context for 'APU' is selected.
15:38:29 INFO  : System reset is completed.
15:38:32 INFO  : 'after 3000' command is executed.
15:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:38:34 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:38:34 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:36 INFO  : 'ps7_init' command is executed.
15:38:36 INFO  : 'ps7_post_config' command is executed.
15:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:37 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:37 INFO  : 'con' command is executed.
15:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:38:37 INFO  : Disconnected from the channel tcfchan#1.
16:46:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1566675890356,  Project:1566500885887
16:46:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:46:47 INFO  : Copied contents of G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:46:50 ERROR : Failed to openhw "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: The application has run out of memory
16:46:53 ERROR : Failed to openhw "C:/Users/jinnkay/AppData/Local/Temp/system1741727450172346035.hdf"
Reason: The application has run out of memory
16:46:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:46:53 INFO  : Clearing existing target manager status.
16:46:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:46:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:46:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/design_1_wrapper_hw_platform_0/system.hdf
16:46:58 ERROR : (XSDB Server) is already opened

16:46:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: 
16:46:58 ERROR : (XSDB Server)running open_hw_design.

16:46:58 ERROR : Failed to openhw "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/design_1_wrapper_hw_platform_0/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:46:58 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
16:47:14 ERROR : Failed to get_addr_tag_info
Reason: The application has run out of memory
16:47:36 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
16:47:40 INFO  : XSCT server has started successfully.
16:47:41 INFO  : Successfully done setting XSCT server connection channel  
16:47:41 INFO  : Successfully done setting SDK workspace  
16:47:49 INFO  : Registering command handlers for SDK TCF services
16:47:49 INFO  : Processing command line option -hwspec G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.hdf.
16:47:54 ERROR : Failed to openhw "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/design_1_wrapper_hw_platform_1/system.hdf"
Reason: The application has run out of memory
16:47:54 ERROR : Unable to create Hardware Specification Project with specification file: G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.hdf
16:48:55 ERROR : Failed to get_addr_tag_info
Reason: The application has run out of memory
16:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:49:05 INFO  : 'jtag frequency' command is executed.
16:49:05 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:49:06 INFO  : Context for 'APU' is selected.
16:49:06 INFO  : System reset is completed.
16:49:09 INFO  : 'after 3000' command is executed.
16:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:49:11 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:49:12 INFO  : Context for 'APU' is selected.
16:49:12 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:13 INFO  : Context for 'APU' is selected.
16:49:14 INFO  : 'ps7_init' command is executed.
16:49:14 INFO  : 'ps7_post_config' command is executed.
16:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:15 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:15 INFO  : 'con' command is executed.
16:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:49:15 INFO  : Disconnected from the channel tcfchan#1.
17:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:00:08 INFO  : 'jtag frequency' command is executed.
17:00:08 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:00:08 INFO  : Context for 'APU' is selected.
17:00:08 INFO  : System reset is completed.
17:00:11 INFO  : 'after 3000' command is executed.
17:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:00:12 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:00:13 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:15 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : 'ps7_init' command is executed.
17:00:15 INFO  : 'ps7_post_config' command is executed.
17:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:16 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:16 INFO  : 'con' command is executed.
17:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:00:16 INFO  : Disconnected from the channel tcfchan#2.
17:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:01:13 INFO  : 'jtag frequency' command is executed.
17:01:13 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:01:13 INFO  : Context for 'APU' is selected.
17:01:13 INFO  : System reset is completed.
17:01:16 INFO  : 'after 3000' command is executed.
17:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:01:17 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:01:17 INFO  : Context for 'APU' is selected.
17:01:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:19 INFO  : Context for 'APU' is selected.
17:01:20 INFO  : 'ps7_init' command is executed.
17:01:20 INFO  : 'ps7_post_config' command is executed.
17:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:21 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:21 INFO  : 'con' command is executed.
17:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:01:21 INFO  : Disconnected from the channel tcfchan#3.
17:31:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:31:20 INFO  : 'jtag frequency' command is executed.
17:31:20 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:31:20 INFO  : Context for 'APU' is selected.
17:31:20 INFO  : System reset is completed.
17:31:23 INFO  : 'after 3000' command is executed.
17:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:31:24 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:31:24 INFO  : Context for 'APU' is selected.
17:31:27 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:27 INFO  : Context for 'APU' is selected.
17:31:27 INFO  : 'ps7_init' command is executed.
17:31:27 INFO  : 'ps7_post_config' command is executed.
17:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:28 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:28 INFO  : 'con' command is executed.
17:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:31:28 INFO  : Disconnected from the channel tcfchan#4.
17:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:43:12 INFO  : 'jtag frequency' command is executed.
17:43:12 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:43:12 INFO  : Context for 'APU' is selected.
17:43:12 INFO  : System reset is completed.
17:43:15 INFO  : 'after 3000' command is executed.
17:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:43:16 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:43:16 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:19 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : 'ps7_init' command is executed.
17:43:19 INFO  : 'ps7_post_config' command is executed.
17:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : 'con' command is executed.
17:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:43:20 INFO  : Disconnected from the channel tcfchan#5.
17:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:55:02 INFO  : 'jtag frequency' command is executed.
17:55:02 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:55:02 INFO  : Context for 'APU' is selected.
17:55:03 INFO  : System reset is completed.
17:55:06 INFO  : 'after 3000' command is executed.
17:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:55:07 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:55:07 INFO  : Context for 'APU' is selected.
17:55:09 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:55:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:09 INFO  : Context for 'APU' is selected.
17:55:10 INFO  : 'ps7_init' command is executed.
17:55:10 INFO  : 'ps7_post_config' command is executed.
17:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:10 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:11 INFO  : 'con' command is executed.
17:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:55:11 INFO  : Disconnected from the channel tcfchan#6.
18:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:05:38 INFO  : 'jtag frequency' command is executed.
18:05:38 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:05:38 INFO  : Context for 'APU' is selected.
18:05:38 INFO  : System reset is completed.
18:05:41 INFO  : 'after 3000' command is executed.
18:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:05:42 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:05:42 INFO  : Context for 'APU' is selected.
18:05:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:45 INFO  : Context for 'APU' is selected.
18:05:46 INFO  : 'ps7_init' command is executed.
18:05:46 INFO  : 'ps7_post_config' command is executed.
18:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:46 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:47 INFO  : 'con' command is executed.
18:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:05:47 INFO  : Disconnected from the channel tcfchan#7.
18:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:08:40 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:08:47 INFO  : 'jtag frequency' command is executed.
18:08:47 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:08:48 INFO  : Context for 'APU' is selected.
18:08:48 INFO  : System reset is completed.
18:08:51 INFO  : 'after 3000' command is executed.
18:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:08:52 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:52 INFO  : Context for 'APU' is selected.
18:08:53 INFO  : 'ps7_init' command is executed.
18:08:53 INFO  : 'ps7_post_config' command is executed.
18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : 'con' command is executed.
18:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:08:53 INFO  : Disconnected from the channel tcfchan#8.
21:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
21:31:29 INFO  : 'jtag frequency' command is executed.
21:31:29 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
21:31:29 INFO  : Context for 'APU' is selected.
21:31:29 INFO  : System reset is completed.
21:31:32 INFO  : 'after 3000' command is executed.
21:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:31:33 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:31:33 INFO  : Context for 'APU' is selected.
21:31:36 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
21:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:36 INFO  : Context for 'APU' is selected.
21:31:36 INFO  : 'ps7_init' command is executed.
21:31:36 INFO  : 'ps7_post_config' command is executed.
21:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:37 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:37 INFO  : 'con' command is executed.
21:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

21:31:37 INFO  : Disconnected from the channel tcfchan#9.
21:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:32:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
21:32:13 INFO  : 'jtag frequency' command is executed.
21:32:13 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
21:32:13 INFO  : Context for 'APU' is selected.
21:32:13 INFO  : System reset is completed.
21:32:16 INFO  : 'after 3000' command is executed.
21:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:32:18 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:32:18 INFO  : Context for 'APU' is selected.
21:32:18 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
21:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:18 INFO  : Context for 'APU' is selected.
21:32:18 INFO  : 'ps7_init' command is executed.
21:32:18 INFO  : 'ps7_post_config' command is executed.
21:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:19 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:19 INFO  : 'con' command is executed.
21:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

21:32:19 INFO  : Disconnected from the channel tcfchan#10.
19:04:36 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
19:04:42 INFO  : XSCT server has started successfully.
19:04:45 INFO  : Successfully done setting XSCT server connection channel  
19:04:45 INFO  : Successfully done setting SDK workspace  
19:05:16 INFO  : Registering command handlers for SDK TCF services
19:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
19:10:53 INFO  : 'jtag frequency' command is executed.
19:10:54 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
19:10:54 INFO  : Context for 'APU' is selected.
19:10:55 INFO  : System reset is completed.
19:10:58 INFO  : 'after 3000' command is executed.
19:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
19:11:00 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
19:11:01 INFO  : Context for 'APU' is selected.
19:11:01 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
19:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:01 INFO  : Context for 'APU' is selected.
19:11:01 INFO  : 'ps7_init' command is executed.
19:11:01 INFO  : 'ps7_post_config' command is executed.
19:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : 'con' command is executed.
19:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

19:11:02 INFO  : Disconnected from the channel tcfchan#1.
19:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
19:12:27 INFO  : 'jtag frequency' command is executed.
19:12:27 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
19:12:27 INFO  : Context for 'APU' is selected.
19:12:27 INFO  : System reset is completed.
19:12:30 INFO  : 'after 3000' command is executed.
19:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
19:12:33 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
19:12:33 INFO  : Context for 'APU' is selected.
19:12:35 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
19:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:36 INFO  : Context for 'APU' is selected.
19:12:37 INFO  : 'ps7_init' command is executed.
19:12:37 INFO  : 'ps7_post_config' command is executed.
19:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:37 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:37 INFO  : 'con' command is executed.
19:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

19:12:37 INFO  : Disconnected from the channel tcfchan#2.
19:26:27 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
19:26:41 INFO  : XSCT server has started successfully.
19:26:41 INFO  : Successfully done setting XSCT server connection channel  
19:26:41 INFO  : Successfully done setting SDK workspace  
19:27:32 INFO  : Registering command handlers for SDK TCF services
19:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
19:28:20 INFO  : 'jtag frequency' command is executed.
19:28:20 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
19:28:21 INFO  : Context for 'APU' is selected.
19:28:21 INFO  : System reset is completed.
19:28:24 INFO  : 'after 3000' command is executed.
19:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
19:28:31 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
19:28:31 INFO  : Context for 'APU' is selected.
19:28:31 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
19:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:31 INFO  : Context for 'APU' is selected.
19:28:32 INFO  : 'ps7_init' command is executed.
19:28:32 INFO  : 'ps7_post_config' command is executed.
19:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:33 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:33 INFO  : 'con' command is executed.
19:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

19:28:33 INFO  : Disconnected from the channel tcfchan#1.
19:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
19:34:00 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
19:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
19:34:04 INFO  : 'jtag frequency' command is executed.
19:34:04 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
19:34:04 INFO  : Context for 'APU' is selected.
19:34:04 INFO  : System reset is completed.
19:34:07 INFO  : 'after 3000' command is executed.
19:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
19:34:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
19:34:09 INFO  : Context for 'APU' is selected.
19:34:09 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
19:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:09 INFO  : Context for 'APU' is selected.
19:34:10 INFO  : 'ps7_init' command is executed.
19:34:10 INFO  : 'ps7_post_config' command is executed.
19:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:10 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:10 INFO  : 'con' command is executed.
19:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

19:34:10 INFO  : Disconnected from the channel tcfchan#2.
10:42:55 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
10:43:00 INFO  : XSCT server has started successfully.
10:43:00 INFO  : Successfully done setting XSCT server connection channel  
10:43:03 INFO  : Successfully done setting SDK workspace  
10:43:14 INFO  : Registering command handlers for SDK TCF services
10:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:43:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
10:44:01 INFO  : 'jtag frequency' command is executed.
10:44:01 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
10:44:01 INFO  : Context for 'APU' is selected.
10:44:01 INFO  : System reset is completed.
10:44:04 INFO  : 'after 3000' command is executed.
10:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:44:05 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:44:05 INFO  : Context for 'APU' is selected.
10:44:06 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
10:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:06 INFO  : Context for 'APU' is selected.
10:44:06 INFO  : 'ps7_init' command is executed.
10:44:06 INFO  : 'ps7_post_config' command is executed.
10:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:07 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:07 INFO  : 'con' command is executed.
10:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

10:44:07 INFO  : Disconnected from the channel tcfchan#1.
10:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
10:44:45 INFO  : 'jtag frequency' command is executed.
10:44:45 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
10:44:45 INFO  : Context for 'APU' is selected.
10:44:45 INFO  : System reset is completed.
10:44:48 INFO  : 'after 3000' command is executed.
10:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:44:49 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:44:49 INFO  : Context for 'APU' is selected.
10:44:53 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
10:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:53 INFO  : Context for 'APU' is selected.
10:44:53 INFO  : 'ps7_init' command is executed.
10:44:53 INFO  : 'ps7_post_config' command is executed.
10:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : 'con' command is executed.
10:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

10:44:54 INFO  : Disconnected from the channel tcfchan#2.
11:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:14:30 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:14:40 INFO  : 'jtag frequency' command is executed.
11:14:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:14:40 INFO  : Context for 'APU' is selected.
11:14:40 INFO  : System reset is completed.
11:14:43 INFO  : 'after 3000' command is executed.
11:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:14:44 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:14:45 INFO  : Context for 'APU' is selected.
11:14:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:45 INFO  : Context for 'APU' is selected.
11:14:45 INFO  : 'ps7_init' command is executed.
11:14:45 INFO  : 'ps7_post_config' command is executed.
11:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:46 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:46 INFO  : 'con' command is executed.
11:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:14:46 INFO  : Disconnected from the channel tcfchan#3.
11:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:15:18 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:15:21 INFO  : 'jtag frequency' command is executed.
11:15:21 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:15:21 INFO  : Context for 'APU' is selected.
11:15:22 INFO  : System reset is completed.
11:15:25 INFO  : 'after 3000' command is executed.
11:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:15:26 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:15:26 INFO  : Context for 'APU' is selected.
11:15:26 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:26 INFO  : Context for 'APU' is selected.
11:15:27 INFO  : 'ps7_init' command is executed.
11:15:27 INFO  : 'ps7_post_config' command is executed.
11:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:27 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:27 INFO  : 'con' command is executed.
11:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:15:27 INFO  : Disconnected from the channel tcfchan#4.
11:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:30:20 INFO  : 'jtag frequency' command is executed.
11:30:20 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:30:20 INFO  : Context for 'APU' is selected.
11:30:20 INFO  : System reset is completed.
11:30:23 INFO  : 'after 3000' command is executed.
11:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:30:24 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:30:24 INFO  : Context for 'APU' is selected.
11:30:27 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:27 INFO  : Context for 'APU' is selected.
11:30:27 INFO  : 'ps7_init' command is executed.
11:30:27 INFO  : 'ps7_post_config' command is executed.
11:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:28 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:28 INFO  : 'con' command is executed.
11:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:30:28 INFO  : Disconnected from the channel tcfchan#5.
11:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:38:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:38:23 INFO  : 'jtag frequency' command is executed.
11:38:23 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:38:23 INFO  : Context for 'APU' is selected.
11:38:23 INFO  : System reset is completed.
11:38:26 INFO  : 'after 3000' command is executed.
11:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:38:27 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:38:27 INFO  : Context for 'APU' is selected.
11:38:27 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:27 INFO  : Context for 'APU' is selected.
11:38:28 INFO  : 'ps7_init' command is executed.
11:38:28 INFO  : 'ps7_post_config' command is executed.
11:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:29 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:29 INFO  : 'con' command is executed.
11:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:38:29 INFO  : Disconnected from the channel tcfchan#6.
11:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:39:34 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:39:51 INFO  : 'jtag frequency' command is executed.
11:39:51 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:39:51 INFO  : Context for 'APU' is selected.
11:39:51 INFO  : System reset is completed.
11:39:54 INFO  : 'after 3000' command is executed.
11:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:39:55 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:39:55 INFO  : Context for 'APU' is selected.
11:39:55 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:55 INFO  : Context for 'APU' is selected.
11:39:56 INFO  : 'ps7_init' command is executed.
11:39:56 INFO  : 'ps7_post_config' command is executed.
11:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:56 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:56 INFO  : 'con' command is executed.
11:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:39:56 INFO  : Disconnected from the channel tcfchan#7.
11:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:55:16 INFO  : 'jtag frequency' command is executed.
11:55:16 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:55:16 INFO  : Context for 'APU' is selected.
11:55:16 INFO  : System reset is completed.
11:55:19 INFO  : 'after 3000' command is executed.
11:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:55:21 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:55:21 INFO  : Context for 'APU' is selected.
11:55:24 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:24 INFO  : Context for 'APU' is selected.
11:55:24 INFO  : 'ps7_init' command is executed.
11:55:24 INFO  : 'ps7_post_config' command is executed.
11:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:25 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:25 INFO  : 'con' command is executed.
11:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:55:25 INFO  : Disconnected from the channel tcfchan#8.
12:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:37:11 INFO  : 'jtag frequency' command is executed.
12:37:11 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:37:11 INFO  : Context for 'APU' is selected.
12:37:11 INFO  : System reset is completed.
12:37:14 INFO  : 'after 3000' command is executed.
12:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:37:16 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:37:16 INFO  : Context for 'APU' is selected.
12:37:18 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:18 INFO  : Context for 'APU' is selected.
12:37:18 INFO  : 'ps7_init' command is executed.
12:37:18 INFO  : 'ps7_post_config' command is executed.
12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:19 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:19 INFO  : 'con' command is executed.
12:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:37:19 INFO  : Disconnected from the channel tcfchan#9.
12:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:41:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:41:13 INFO  : 'jtag frequency' command is executed.
12:41:13 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:41:13 INFO  : Context for 'APU' is selected.
12:41:13 INFO  : System reset is completed.
12:41:16 INFO  : 'after 3000' command is executed.
12:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:41:18 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:41:18 INFO  : Context for 'APU' is selected.
12:41:18 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:18 INFO  : Context for 'APU' is selected.
12:41:19 INFO  : 'ps7_init' command is executed.
12:41:19 INFO  : 'ps7_post_config' command is executed.
12:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:19 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:19 INFO  : 'con' command is executed.
12:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:41:19 INFO  : Disconnected from the channel tcfchan#10.
12:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:46:54 INFO  : 'jtag frequency' command is executed.
12:46:54 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:46:54 INFO  : Context for 'APU' is selected.
12:46:54 INFO  : System reset is completed.
12:46:57 INFO  : 'after 3000' command is executed.
12:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:46:59 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:46:59 INFO  : Context for 'APU' is selected.
12:47:01 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:47:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:01 INFO  : Context for 'APU' is selected.
12:47:02 INFO  : 'ps7_init' command is executed.
12:47:02 INFO  : 'ps7_post_config' command is executed.
12:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:02 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:02 INFO  : 'con' command is executed.
12:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:47:02 INFO  : Disconnected from the channel tcfchan#11.
12:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:47:41 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:48:10 INFO  : 'jtag frequency' command is executed.
12:48:10 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:48:10 INFO  : Context for 'APU' is selected.
12:48:10 INFO  : System reset is completed.
12:48:13 INFO  : 'after 3000' command is executed.
12:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:48:14 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:48:15 INFO  : Context for 'APU' is selected.
12:48:15 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:15 INFO  : Context for 'APU' is selected.
12:48:15 INFO  : 'ps7_init' command is executed.
12:48:15 INFO  : 'ps7_post_config' command is executed.
12:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:16 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:16 INFO  : 'con' command is executed.
12:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:48:16 INFO  : Disconnected from the channel tcfchan#12.
12:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:59:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:59:42 INFO  : 'jtag frequency' command is executed.
12:59:42 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:59:42 INFO  : Context for 'APU' is selected.
12:59:43 INFO  : System reset is completed.
12:59:46 INFO  : 'after 3000' command is executed.
12:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:59:47 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:59:47 INFO  : Context for 'APU' is selected.
12:59:47 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:47 INFO  : Context for 'APU' is selected.
12:59:48 INFO  : 'ps7_init' command is executed.
12:59:48 INFO  : 'ps7_post_config' command is executed.
12:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:48 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:48 INFO  : 'con' command is executed.
12:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:59:48 INFO  : Disconnected from the channel tcfchan#13.
13:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:08:22 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:09:14 INFO  : 'jtag frequency' command is executed.
13:09:14 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:09:14 INFO  : Context for 'APU' is selected.
13:09:14 INFO  : System reset is completed.
13:09:17 INFO  : 'after 3000' command is executed.
13:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:09:19 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:09:19 INFO  : Context for 'APU' is selected.
13:09:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:19 INFO  : Context for 'APU' is selected.
13:09:19 INFO  : 'ps7_init' command is executed.
13:09:19 INFO  : 'ps7_post_config' command is executed.
13:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:20 INFO  : 'con' command is executed.
13:09:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:09:20 INFO  : Disconnected from the channel tcfchan#14.
13:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:21:50 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:22:29 INFO  : 'jtag frequency' command is executed.
13:22:29 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:22:29 INFO  : Context for 'APU' is selected.
13:22:29 INFO  : System reset is completed.
13:22:32 INFO  : 'after 3000' command is executed.
13:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:22:33 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:22:33 INFO  : Context for 'APU' is selected.
13:22:33 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:34 INFO  : Context for 'APU' is selected.
13:22:34 INFO  : 'ps7_init' command is executed.
13:22:34 INFO  : 'ps7_post_config' command is executed.
13:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:35 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:35 INFO  : 'con' command is executed.
13:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:22:35 INFO  : Disconnected from the channel tcfchan#15.
13:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:23:29 INFO  : 'jtag frequency' command is executed.
13:23:29 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:23:29 INFO  : Context for 'APU' is selected.
13:23:30 INFO  : System reset is completed.
13:23:33 INFO  : 'after 3000' command is executed.
13:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:23:34 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:23:34 INFO  : Context for 'APU' is selected.
13:23:36 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:37 INFO  : Context for 'APU' is selected.
13:23:37 INFO  : 'ps7_init' command is executed.
13:23:37 INFO  : 'ps7_post_config' command is executed.
13:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:38 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:38 INFO  : 'con' command is executed.
13:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:23:38 INFO  : Disconnected from the channel tcfchan#16.
13:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:35:53 INFO  : 'jtag frequency' command is executed.
13:35:53 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:35:53 INFO  : Context for 'APU' is selected.
13:35:53 INFO  : System reset is completed.
13:35:56 INFO  : 'after 3000' command is executed.
13:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:35:57 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:35:57 INFO  : Context for 'APU' is selected.
13:36:00 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:00 INFO  : Context for 'APU' is selected.
13:36:00 INFO  : 'ps7_init' command is executed.
13:36:00 INFO  : 'ps7_post_config' command is executed.
13:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:01 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:01 INFO  : 'con' command is executed.
13:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:36:01 INFO  : Disconnected from the channel tcfchan#17.
13:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:37:43 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:37:57 INFO  : 'jtag frequency' command is executed.
13:37:57 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:37:57 INFO  : Context for 'APU' is selected.
13:37:57 INFO  : System reset is completed.
13:38:00 INFO  : 'after 3000' command is executed.
13:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:38:02 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:38:02 INFO  : Context for 'APU' is selected.
13:38:02 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:02 INFO  : Context for 'APU' is selected.
13:38:02 INFO  : 'ps7_init' command is executed.
13:38:02 INFO  : 'ps7_post_config' command is executed.
13:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:03 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:03 INFO  : 'con' command is executed.
13:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:38:03 INFO  : Disconnected from the channel tcfchan#18.
13:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:48:44 INFO  : 'jtag frequency' command is executed.
13:48:44 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:48:44 INFO  : Context for 'APU' is selected.
13:48:44 INFO  : System reset is completed.
13:48:47 INFO  : 'after 3000' command is executed.
13:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:48:49 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:48:49 INFO  : Context for 'APU' is selected.
13:48:51 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:51 INFO  : Context for 'APU' is selected.
13:48:52 INFO  : 'ps7_init' command is executed.
13:48:52 INFO  : 'ps7_post_config' command is executed.
13:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:52 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:52 INFO  : 'con' command is executed.
13:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:48:52 INFO  : Disconnected from the channel tcfchan#19.
13:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:49:30 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:49:38 INFO  : 'jtag frequency' command is executed.
13:49:38 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:49:38 INFO  : Context for 'APU' is selected.
13:49:38 INFO  : System reset is completed.
13:49:41 INFO  : 'after 3000' command is executed.
13:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:49:43 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:49:43 INFO  : Context for 'APU' is selected.
13:49:43 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:49:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:43 INFO  : Context for 'APU' is selected.
13:49:43 INFO  : 'ps7_init' command is executed.
13:49:43 INFO  : 'ps7_post_config' command is executed.
13:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:44 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:44 INFO  : 'con' command is executed.
13:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:49:44 INFO  : Disconnected from the channel tcfchan#20.
13:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:57:50 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:58:34 INFO  : 'jtag frequency' command is executed.
13:58:34 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:58:34 INFO  : Context for 'APU' is selected.
13:58:34 INFO  : System reset is completed.
13:58:37 INFO  : 'after 3000' command is executed.
13:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:58:38 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:58:38 INFO  : Context for 'APU' is selected.
13:58:38 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:38 INFO  : Context for 'APU' is selected.
13:58:39 INFO  : 'ps7_init' command is executed.
13:58:39 INFO  : 'ps7_post_config' command is executed.
13:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:39 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:40 INFO  : 'con' command is executed.
13:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:58:40 INFO  : Disconnected from the channel tcfchan#21.
13:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:59:06 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:59:12 INFO  : 'jtag frequency' command is executed.
13:59:12 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:59:12 INFO  : Context for 'APU' is selected.
13:59:12 INFO  : System reset is completed.
13:59:15 INFO  : 'after 3000' command is executed.
13:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:59:16 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:59:16 INFO  : Context for 'APU' is selected.
13:59:17 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:17 INFO  : Context for 'APU' is selected.
13:59:17 INFO  : 'ps7_init' command is executed.
13:59:17 INFO  : 'ps7_post_config' command is executed.
13:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:18 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:18 INFO  : 'con' command is executed.
13:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:59:18 INFO  : Disconnected from the channel tcfchan#22.
13:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:00:00 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:00:04 INFO  : 'jtag frequency' command is executed.
14:00:04 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:00:05 INFO  : Context for 'APU' is selected.
14:00:05 INFO  : System reset is completed.
14:00:08 INFO  : 'after 3000' command is executed.
14:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:00:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:00:09 INFO  : Context for 'APU' is selected.
14:00:09 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:09 INFO  : Context for 'APU' is selected.
14:00:10 INFO  : 'ps7_init' command is executed.
14:00:10 INFO  : 'ps7_post_config' command is executed.
14:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:10 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:10 INFO  : 'con' command is executed.
14:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:00:10 INFO  : Disconnected from the channel tcfchan#23.
14:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:01:42 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:01:49 INFO  : 'jtag frequency' command is executed.
14:01:49 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:01:49 INFO  : Context for 'APU' is selected.
14:01:49 INFO  : System reset is completed.
14:01:52 INFO  : 'after 3000' command is executed.
14:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:01:54 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:01:54 INFO  : Context for 'APU' is selected.
14:01:54 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:54 INFO  : Context for 'APU' is selected.
14:01:54 INFO  : 'ps7_init' command is executed.
14:01:54 INFO  : 'ps7_post_config' command is executed.
14:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:55 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:55 INFO  : 'con' command is executed.
14:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:01:55 INFO  : Disconnected from the channel tcfchan#24.
14:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:03:15 INFO  : 'jtag frequency' command is executed.
14:03:15 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:03:15 INFO  : Context for 'APU' is selected.
14:03:16 INFO  : System reset is completed.
14:03:19 INFO  : 'after 3000' command is executed.
14:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:03:20 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:03:20 INFO  : Context for 'APU' is selected.
14:03:23 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:23 INFO  : Context for 'APU' is selected.
14:03:23 INFO  : 'ps7_init' command is executed.
14:03:23 INFO  : 'ps7_post_config' command is executed.
14:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:24 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:24 INFO  : 'con' command is executed.
14:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:03:24 INFO  : Disconnected from the channel tcfchan#25.
14:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:05:53 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:06:44 INFO  : 'jtag frequency' command is executed.
14:06:44 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : System reset is completed.
14:06:47 INFO  : 'after 3000' command is executed.
14:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:06:48 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:06:48 INFO  : Context for 'APU' is selected.
14:06:48 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:06:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:48 INFO  : Context for 'APU' is selected.
14:06:49 INFO  : 'ps7_init' command is executed.
14:06:49 INFO  : 'ps7_post_config' command is executed.
14:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:49 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:49 INFO  : 'con' command is executed.
14:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:06:49 INFO  : Disconnected from the channel tcfchan#26.
14:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:08:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:08:47 INFO  : 'jtag frequency' command is executed.
14:08:47 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:08:47 INFO  : Context for 'APU' is selected.
14:08:48 INFO  : System reset is completed.
14:08:51 INFO  : 'after 3000' command is executed.
14:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:08:52 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:08:52 INFO  : Context for 'APU' is selected.
14:08:52 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:52 INFO  : Context for 'APU' is selected.
14:08:53 INFO  : 'ps7_init' command is executed.
14:08:53 INFO  : 'ps7_post_config' command is executed.
14:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:53 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:53 INFO  : 'con' command is executed.
14:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:08:53 INFO  : Disconnected from the channel tcfchan#27.
14:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:19:03 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:20:08 INFO  : 'jtag frequency' command is executed.
14:20:08 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:20:08 INFO  : Context for 'APU' is selected.
14:20:08 INFO  : System reset is completed.
14:20:11 INFO  : 'after 3000' command is executed.
14:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:20:12 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:20:13 INFO  : Context for 'APU' is selected.
14:20:13 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:20:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:13 INFO  : Context for 'APU' is selected.
14:20:13 INFO  : 'ps7_init' command is executed.
14:20:13 INFO  : 'ps7_post_config' command is executed.
14:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:14 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:14 INFO  : 'con' command is executed.
14:20:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:20:14 INFO  : Disconnected from the channel tcfchan#28.
14:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:21:33 INFO  : 'jtag frequency' command is executed.
14:21:33 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:21:33 INFO  : Context for 'APU' is selected.
14:21:34 INFO  : System reset is completed.
14:21:37 INFO  : 'after 3000' command is executed.
14:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:21:38 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:21:38 INFO  : Context for 'APU' is selected.
14:21:41 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:21:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:41 INFO  : Context for 'APU' is selected.
14:21:41 INFO  : 'ps7_init' command is executed.
14:21:41 INFO  : 'ps7_post_config' command is executed.
14:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:42 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:42 INFO  : 'con' command is executed.
14:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:21:42 INFO  : Disconnected from the channel tcfchan#29.
14:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:22:54 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:24:15 INFO  : 'jtag frequency' command is executed.
14:24:15 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:24:16 INFO  : Context for 'APU' is selected.
14:24:16 INFO  : System reset is completed.
14:24:19 INFO  : 'after 3000' command is executed.
14:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:24:20 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:24:20 INFO  : Context for 'APU' is selected.
14:24:20 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:21 INFO  : Context for 'APU' is selected.
14:24:21 INFO  : 'ps7_init' command is executed.
14:24:21 INFO  : 'ps7_post_config' command is executed.
14:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:21 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:22 INFO  : 'con' command is executed.
14:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:24:22 INFO  : Disconnected from the channel tcfchan#30.
14:43:39 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
14:43:44 INFO  : XSCT server has started successfully.
14:43:49 INFO  : Successfully done setting XSCT server connection channel  
14:43:49 INFO  : Successfully done setting SDK workspace  
14:44:05 INFO  : Registering command handlers for SDK TCF services
14:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:45:55 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:48:23 INFO  : 'jtag frequency' command is executed.
14:48:23 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:48:23 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : System reset is completed.
14:48:27 INFO  : 'after 3000' command is executed.
14:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:48:28 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:48:28 INFO  : Context for 'APU' is selected.
14:48:28 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:28 INFO  : Context for 'APU' is selected.
14:48:29 INFO  : 'ps7_init' command is executed.
14:48:29 INFO  : 'ps7_post_config' command is executed.
14:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:29 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:35 INFO  : Disconnected from the channel tcfchan#1.
14:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:49:23 INFO  : 'jtag frequency' command is executed.
14:49:23 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:49:23 INFO  : Context for 'APU' is selected.
14:49:23 INFO  : System reset is completed.
14:49:26 INFO  : 'after 3000' command is executed.
14:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:49:27 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:49:27 INFO  : Context for 'APU' is selected.
14:49:30 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:30 INFO  : Context for 'APU' is selected.
14:49:30 INFO  : 'ps7_init' command is executed.
14:49:30 INFO  : 'ps7_post_config' command is executed.
14:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:31 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:31 INFO  : 'con' command is executed.
14:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:49:31 INFO  : Disconnected from the channel tcfchan#2.
14:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:51:36 INFO  : 'jtag frequency' command is executed.
14:51:36 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:51:37 INFO  : Context for 'APU' is selected.
14:51:37 INFO  : System reset is completed.
14:51:40 INFO  : 'after 3000' command is executed.
14:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:51:41 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:51:41 INFO  : Context for 'APU' is selected.
14:51:43 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:44 INFO  : Context for 'APU' is selected.
14:51:44 INFO  : 'ps7_init' command is executed.
14:51:44 INFO  : 'ps7_post_config' command is executed.
14:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:45 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:45 INFO  : 'con' command is executed.
14:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:51:45 INFO  : Disconnected from the channel tcfchan#3.
16:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:13:04 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:13:14 INFO  : 'jtag frequency' command is executed.
16:13:15 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:13:15 INFO  : Context for 'APU' is selected.
16:13:15 INFO  : System reset is completed.
16:13:18 INFO  : 'after 3000' command is executed.
16:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:13:19 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:13:19 INFO  : Context for 'APU' is selected.
16:13:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:19 INFO  : Context for 'APU' is selected.
16:13:20 INFO  : 'ps7_init' command is executed.
16:13:20 INFO  : 'ps7_post_config' command is executed.
16:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:21 INFO  : 'con' command is executed.
16:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:13:21 INFO  : Disconnected from the channel tcfchan#4.
16:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:14:08 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:14:19 INFO  : 'jtag frequency' command is executed.
16:14:19 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:14:19 INFO  : Context for 'APU' is selected.
16:14:19 INFO  : System reset is completed.
16:14:22 INFO  : 'after 3000' command is executed.
16:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:14:23 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:14:24 INFO  : Context for 'APU' is selected.
16:14:24 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:24 INFO  : Context for 'APU' is selected.
16:14:24 INFO  : 'ps7_init' command is executed.
16:14:24 INFO  : 'ps7_post_config' command is executed.
16:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:25 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:25 INFO  : 'con' command is executed.
16:14:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:14:25 INFO  : Disconnected from the channel tcfchan#5.
16:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:15:31 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:15:46 INFO  : 'jtag frequency' command is executed.
16:15:46 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:15:46 INFO  : Context for 'APU' is selected.
16:15:46 INFO  : System reset is completed.
16:15:49 INFO  : 'after 3000' command is executed.
16:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:15:50 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:15:50 INFO  : Context for 'APU' is selected.
16:15:50 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:50 INFO  : Context for 'APU' is selected.
16:15:51 INFO  : 'ps7_init' command is executed.
16:15:51 INFO  : 'ps7_post_config' command is executed.
16:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:51 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:52 INFO  : 'con' command is executed.
16:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:15:52 INFO  : Disconnected from the channel tcfchan#6.
16:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:16:10 INFO  : 'jtag frequency' command is executed.
16:16:10 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:16:10 INFO  : Context for 'APU' is selected.
16:16:10 INFO  : System reset is completed.
16:16:13 INFO  : 'after 3000' command is executed.
16:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:16:15 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:16:15 INFO  : Context for 'APU' is selected.
16:16:17 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:17 INFO  : Context for 'APU' is selected.
16:16:18 INFO  : 'ps7_init' command is executed.
16:16:18 INFO  : 'ps7_post_config' command is executed.
16:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:18 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:18 INFO  : 'con' command is executed.
16:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:16:18 INFO  : Disconnected from the channel tcfchan#7.
17:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:01:12 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:01:31 INFO  : 'jtag frequency' command is executed.
17:01:31 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:01:31 INFO  : Context for 'APU' is selected.
17:01:31 INFO  : System reset is completed.
17:01:34 INFO  : 'after 3000' command is executed.
17:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:01:35 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:01:35 INFO  : Context for 'APU' is selected.
17:01:35 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:01:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:35 INFO  : Context for 'APU' is selected.
17:01:36 INFO  : 'ps7_init' command is executed.
17:01:36 INFO  : 'ps7_post_config' command is executed.
17:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:36 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:37 INFO  : 'con' command is executed.
17:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:01:37 INFO  : Disconnected from the channel tcfchan#8.
17:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:02:19 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:02:30 INFO  : 'jtag frequency' command is executed.
17:02:30 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:02:30 INFO  : Context for 'APU' is selected.
17:02:30 INFO  : System reset is completed.
17:02:33 INFO  : 'after 3000' command is executed.
17:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:02:34 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:02:35 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:35 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : 'ps7_init' command is executed.
17:02:35 INFO  : 'ps7_post_config' command is executed.
17:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:36 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:36 INFO  : 'con' command is executed.
17:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:02:36 INFO  : Disconnected from the channel tcfchan#9.
17:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:30:43 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:30:51 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:31:03 INFO  : 'jtag frequency' command is executed.
17:31:03 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:31:03 INFO  : Context for 'APU' is selected.
17:31:03 INFO  : System reset is completed.
17:31:06 INFO  : 'after 3000' command is executed.
17:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:31:08 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:31:08 INFO  : Context for 'APU' is selected.
17:31:08 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:31:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:08 INFO  : Context for 'APU' is selected.
17:31:08 INFO  : 'ps7_init' command is executed.
17:31:08 INFO  : 'ps7_post_config' command is executed.
17:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:09 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:09 INFO  : 'con' command is executed.
17:31:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:31:09 INFO  : Disconnected from the channel tcfchan#10.
17:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:31:59 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:33:57 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:34:08 INFO  : 'jtag frequency' command is executed.
17:34:08 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:34:08 INFO  : Context for 'APU' is selected.
17:34:08 INFO  : System reset is completed.
17:34:11 INFO  : 'after 3000' command is executed.
17:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:34:12 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:34:12 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:13 INFO  : Context for 'APU' is selected.
17:34:13 INFO  : 'ps7_init' command is executed.
17:34:13 INFO  : 'ps7_post_config' command is executed.
17:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:14 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:14 INFO  : 'con' command is executed.
17:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:34:14 INFO  : Disconnected from the channel tcfchan#11.
17:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:34:41 INFO  : 'jtag frequency' command is executed.
17:34:41 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:34:41 INFO  : Context for 'APU' is selected.
17:34:41 INFO  : System reset is completed.
17:34:44 INFO  : 'after 3000' command is executed.
17:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:34:46 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:34:46 INFO  : Context for 'APU' is selected.
17:34:48 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:34:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:48 INFO  : Context for 'APU' is selected.
17:34:49 INFO  : 'ps7_init' command is executed.
17:34:49 INFO  : 'ps7_post_config' command is executed.
17:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:50 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:50 INFO  : 'con' command is executed.
17:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:34:50 INFO  : Disconnected from the channel tcfchan#12.
17:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:35:35 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:35:46 INFO  : 'jtag frequency' command is executed.
17:35:46 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:35:46 INFO  : Context for 'APU' is selected.
17:35:46 INFO  : System reset is completed.
17:35:49 INFO  : 'after 3000' command is executed.
17:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:35:51 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:35:51 INFO  : Context for 'APU' is selected.
17:35:51 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:51 INFO  : Context for 'APU' is selected.
17:35:52 INFO  : 'ps7_init' command is executed.
17:35:52 INFO  : 'ps7_post_config' command is executed.
17:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:52 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:52 INFO  : 'con' command is executed.
17:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:35:52 INFO  : Disconnected from the channel tcfchan#13.
18:10:22 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
18:10:26 INFO  : XSCT server has started successfully.
18:10:31 INFO  : Successfully done setting XSCT server connection channel  
18:10:31 INFO  : Successfully done setting SDK workspace  
18:10:51 INFO  : Registering command handlers for SDK TCF services
18:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:19:47 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:20:48 INFO  : 'jtag frequency' command is executed.
18:20:48 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:20:48 INFO  : Context for 'APU' is selected.
18:20:49 INFO  : System reset is completed.
18:20:52 INFO  : 'after 3000' command is executed.
18:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:20:53 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:20:53 INFO  : Context for 'APU' is selected.
18:20:53 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:53 INFO  : Context for 'APU' is selected.
18:20:54 INFO  : 'ps7_init' command is executed.
18:20:54 INFO  : 'ps7_post_config' command is executed.
18:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:55 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:55 INFO  : 'con' command is executed.
18:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:20:55 INFO  : Disconnected from the channel tcfchan#1.
18:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:21:43 INFO  : 'jtag frequency' command is executed.
18:21:43 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:21:43 INFO  : Context for 'APU' is selected.
18:21:43 INFO  : System reset is completed.
18:21:46 INFO  : 'after 3000' command is executed.
18:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:21:47 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:21:48 INFO  : Context for 'APU' is selected.
18:21:50 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:50 INFO  : Context for 'APU' is selected.
18:21:51 INFO  : 'ps7_init' command is executed.
18:21:51 INFO  : 'ps7_post_config' command is executed.
18:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:51 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:51 INFO  : 'con' command is executed.
18:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:21:51 INFO  : Disconnected from the channel tcfchan#2.
18:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:22:38 INFO  : 'jtag frequency' command is executed.
18:22:38 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:22:38 INFO  : Context for 'APU' is selected.
18:22:38 INFO  : System reset is completed.
18:22:41 INFO  : 'after 3000' command is executed.
18:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:22:43 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:22:43 INFO  : Context for 'APU' is selected.
18:22:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:45 INFO  : Context for 'APU' is selected.
18:22:46 INFO  : 'ps7_init' command is executed.
18:22:46 INFO  : 'ps7_post_config' command is executed.
18:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:47 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:47 INFO  : 'con' command is executed.
18:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:22:47 INFO  : Disconnected from the channel tcfchan#3.
20:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
20:56:55 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
20:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
20:57:06 INFO  : 'jtag frequency' command is executed.
20:57:06 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
20:57:06 INFO  : Context for 'APU' is selected.
20:57:06 INFO  : System reset is completed.
20:57:09 INFO  : 'after 3000' command is executed.
20:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
20:57:10 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
20:57:10 INFO  : Context for 'APU' is selected.
20:57:10 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
20:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:10 INFO  : Context for 'APU' is selected.
20:57:11 INFO  : 'ps7_init' command is executed.
20:57:11 INFO  : 'ps7_post_config' command is executed.
20:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:13 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:13 INFO  : 'con' command is executed.
20:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

20:57:13 INFO  : Disconnected from the channel tcfchan#4.
21:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:28:30 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
21:28:40 INFO  : 'jtag frequency' command is executed.
21:28:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
21:28:40 INFO  : Context for 'APU' is selected.
21:28:40 INFO  : System reset is completed.
21:28:43 INFO  : 'after 3000' command is executed.
21:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:28:44 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:28:44 INFO  : Context for 'APU' is selected.
21:28:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
21:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:45 INFO  : Context for 'APU' is selected.
21:28:45 INFO  : 'ps7_init' command is executed.
21:28:45 INFO  : 'ps7_post_config' command is executed.
21:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:46 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:46 INFO  : 'con' command is executed.
21:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

21:28:46 INFO  : Disconnected from the channel tcfchan#5.
21:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:29:23 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
21:29:32 INFO  : 'jtag frequency' command is executed.
21:29:32 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
21:29:32 INFO  : Context for 'APU' is selected.
21:29:33 INFO  : System reset is completed.
21:29:36 INFO  : 'after 3000' command is executed.
21:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:29:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:29:37 INFO  : Context for 'APU' is selected.
21:29:37 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
21:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:37 INFO  : Context for 'APU' is selected.
21:29:38 INFO  : 'ps7_init' command is executed.
21:29:38 INFO  : 'ps7_post_config' command is executed.
21:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:38 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:38 INFO  : 'con' command is executed.
21:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

21:29:38 INFO  : Disconnected from the channel tcfchan#6.
21:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:30:12 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
21:30:24 INFO  : 'jtag frequency' command is executed.
21:30:24 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
21:30:24 INFO  : Context for 'APU' is selected.
21:30:24 INFO  : System reset is completed.
21:30:27 INFO  : 'after 3000' command is executed.
21:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
21:30:28 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
21:30:28 INFO  : Context for 'APU' is selected.
21:30:28 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
21:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:28 INFO  : Context for 'APU' is selected.
21:30:29 INFO  : 'ps7_init' command is executed.
21:30:29 INFO  : 'ps7_post_config' command is executed.
21:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:29 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:29 INFO  : 'con' command is executed.
21:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

21:30:29 INFO  : Disconnected from the channel tcfchan#7.
10:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:17:39 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
10:17:50 INFO  : 'jtag frequency' command is executed.
10:17:50 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
10:17:50 INFO  : Context for 'APU' is selected.
10:17:51 INFO  : System reset is completed.
10:17:54 INFO  : 'after 3000' command is executed.
10:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:17:55 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:17:55 INFO  : Context for 'APU' is selected.
10:17:55 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
10:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:55 INFO  : Context for 'APU' is selected.
10:17:56 INFO  : 'ps7_init' command is executed.
10:17:56 INFO  : 'ps7_post_config' command is executed.
10:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:57 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:58 INFO  : 'con' command is executed.
10:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

10:17:58 INFO  : Disconnected from the channel tcfchan#8.
12:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:02:55 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:03:05 INFO  : 'jtag frequency' command is executed.
12:03:05 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:03:05 INFO  : Context for 'APU' is selected.
12:03:05 INFO  : System reset is completed.
12:03:08 INFO  : 'after 3000' command is executed.
12:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:03:10 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:03:10 INFO  : Context for 'APU' is selected.
12:03:10 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:10 INFO  : Context for 'APU' is selected.
12:03:10 INFO  : 'ps7_init' command is executed.
12:03:10 INFO  : 'ps7_post_config' command is executed.
12:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:11 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:11 INFO  : 'con' command is executed.
12:03:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:03:11 INFO  : Disconnected from the channel tcfchan#9.
12:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:35:29 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:35:46 INFO  : 'jtag frequency' command is executed.
12:35:46 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:35:46 INFO  : Context for 'APU' is selected.
12:35:47 INFO  : System reset is completed.
12:35:50 INFO  : 'after 3000' command is executed.
12:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:35:51 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:35:51 INFO  : Context for 'APU' is selected.
12:35:51 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:51 INFO  : Context for 'APU' is selected.
12:35:52 INFO  : 'ps7_init' command is executed.
12:35:52 INFO  : 'ps7_post_config' command is executed.
12:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:52 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:52 INFO  : 'con' command is executed.
12:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:35:52 INFO  : Disconnected from the channel tcfchan#10.
12:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:36:53 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:37:15 INFO  : 'jtag frequency' command is executed.
12:37:15 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:37:15 INFO  : Context for 'APU' is selected.
12:37:15 INFO  : System reset is completed.
12:37:18 INFO  : 'after 3000' command is executed.
12:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:37:19 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:37:19 INFO  : Context for 'APU' is selected.
12:37:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:19 INFO  : Context for 'APU' is selected.
12:37:20 INFO  : 'ps7_init' command is executed.
12:37:20 INFO  : 'ps7_post_config' command is executed.
12:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:20 INFO  : 'con' command is executed.
12:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:37:20 INFO  : Disconnected from the channel tcfchan#11.
12:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:38:07 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:38:16 INFO  : 'jtag frequency' command is executed.
12:38:16 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:38:16 INFO  : Context for 'APU' is selected.
12:38:16 INFO  : System reset is completed.
12:38:19 INFO  : 'after 3000' command is executed.
12:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:38:20 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:38:21 INFO  : Context for 'APU' is selected.
12:38:21 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:21 INFO  : Context for 'APU' is selected.
12:38:21 INFO  : 'ps7_init' command is executed.
12:38:21 INFO  : 'ps7_post_config' command is executed.
12:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:22 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:22 INFO  : 'con' command is executed.
12:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:38:22 INFO  : Disconnected from the channel tcfchan#12.
13:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:39:38 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:39:51 INFO  : 'jtag frequency' command is executed.
13:39:51 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:39:51 INFO  : Context for 'APU' is selected.
13:39:51 INFO  : System reset is completed.
13:39:54 INFO  : 'after 3000' command is executed.
13:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:39:55 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:39:55 INFO  : Context for 'APU' is selected.
13:39:56 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:56 INFO  : Context for 'APU' is selected.
13:39:56 INFO  : 'ps7_init' command is executed.
13:39:56 INFO  : 'ps7_post_config' command is executed.
13:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:57 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:57 INFO  : 'con' command is executed.
13:39:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:39:57 INFO  : Disconnected from the channel tcfchan#13.
13:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:58:52 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:59:14 INFO  : 'jtag frequency' command is executed.
13:59:14 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:59:14 INFO  : Context for 'APU' is selected.
13:59:14 INFO  : System reset is completed.
13:59:17 INFO  : 'after 3000' command is executed.
13:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:59:19 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:59:19 INFO  : Context for 'APU' is selected.
13:59:19 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:19 INFO  : Context for 'APU' is selected.
13:59:19 INFO  : 'ps7_init' command is executed.
13:59:19 INFO  : 'ps7_post_config' command is executed.
13:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:20 INFO  : 'con' command is executed.
13:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:59:20 INFO  : Disconnected from the channel tcfchan#14.
14:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:00:04 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:00:26 INFO  : 'jtag frequency' command is executed.
14:00:26 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:00:26 INFO  : Context for 'APU' is selected.
14:00:26 INFO  : System reset is completed.
14:00:29 INFO  : 'after 3000' command is executed.
14:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:00:31 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:00:31 INFO  : Context for 'APU' is selected.
14:00:31 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:31 INFO  : Context for 'APU' is selected.
14:00:31 INFO  : 'ps7_init' command is executed.
14:00:31 INFO  : 'ps7_post_config' command is executed.
14:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:32 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:32 INFO  : 'con' command is executed.
14:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:00:32 INFO  : Disconnected from the channel tcfchan#15.
14:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:11:38 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:11:49 INFO  : 'jtag frequency' command is executed.
14:11:49 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:11:49 INFO  : Context for 'APU' is selected.
14:11:49 INFO  : System reset is completed.
14:11:52 INFO  : 'after 3000' command is executed.
14:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:11:54 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:11:54 INFO  : Context for 'APU' is selected.
14:11:54 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:54 INFO  : Context for 'APU' is selected.
14:11:54 INFO  : 'ps7_init' command is executed.
14:11:54 INFO  : 'ps7_post_config' command is executed.
14:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:55 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:55 INFO  : 'con' command is executed.
14:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:11:55 INFO  : Disconnected from the channel tcfchan#16.
14:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:27:33 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:28:18 INFO  : 'jtag frequency' command is executed.
14:28:18 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:28:18 INFO  : Context for 'APU' is selected.
14:28:18 INFO  : System reset is completed.
14:28:21 INFO  : 'after 3000' command is executed.
14:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:28:23 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:28:23 INFO  : Context for 'APU' is selected.
14:28:23 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:23 INFO  : Context for 'APU' is selected.
14:28:23 INFO  : 'ps7_init' command is executed.
14:28:23 INFO  : 'ps7_post_config' command is executed.
14:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:24 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:24 INFO  : 'con' command is executed.
14:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:28:24 INFO  : Disconnected from the channel tcfchan#17.
14:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:29:10 INFO  : 'jtag frequency' command is executed.
14:29:10 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:29:10 INFO  : Context for 'APU' is selected.
14:29:10 INFO  : System reset is completed.
14:29:13 INFO  : 'after 3000' command is executed.
14:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:29:14 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:29:15 INFO  : Context for 'APU' is selected.
14:29:17 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:17 INFO  : Context for 'APU' is selected.
14:29:18 INFO  : 'ps7_init' command is executed.
14:29:18 INFO  : 'ps7_post_config' command is executed.
14:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:18 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:19 INFO  : 'con' command is executed.
14:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:29:19 INFO  : Disconnected from the channel tcfchan#18.
14:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:29:59 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:30:14 INFO  : 'jtag frequency' command is executed.
14:30:14 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:30:14 INFO  : Context for 'APU' is selected.
14:30:14 INFO  : System reset is completed.
14:30:17 INFO  : 'after 3000' command is executed.
14:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:30:18 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:30:18 INFO  : Context for 'APU' is selected.
14:30:18 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:18 INFO  : Context for 'APU' is selected.
14:30:19 INFO  : 'ps7_init' command is executed.
14:30:19 INFO  : 'ps7_post_config' command is executed.
14:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:20 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:20 INFO  : 'con' command is executed.
14:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:30:20 INFO  : Disconnected from the channel tcfchan#19.
14:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:45:34 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:45:48 INFO  : 'jtag frequency' command is executed.
14:45:48 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:45:48 INFO  : Context for 'APU' is selected.
14:45:48 INFO  : System reset is completed.
14:45:51 INFO  : 'after 3000' command is executed.
14:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:45:53 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:45:53 INFO  : Context for 'APU' is selected.
14:45:53 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:53 INFO  : Context for 'APU' is selected.
14:45:53 INFO  : 'ps7_init' command is executed.
14:45:53 INFO  : 'ps7_post_config' command is executed.
14:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:54 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:54 INFO  : 'con' command is executed.
14:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:45:54 INFO  : Disconnected from the channel tcfchan#20.
14:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:47:30 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:47:40 INFO  : 'jtag frequency' command is executed.
14:47:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:47:40 INFO  : Context for 'APU' is selected.
14:47:40 INFO  : System reset is completed.
14:47:43 INFO  : 'after 3000' command is executed.
14:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:47:45 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:47:45 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:45 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : 'ps7_init' command is executed.
14:47:45 INFO  : 'ps7_post_config' command is executed.
14:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : 'con' command is executed.
14:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:47:46 INFO  : Disconnected from the channel tcfchan#21.
15:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:13:45 INFO  : 'jtag frequency' command is executed.
15:13:45 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:13:45 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : System reset is completed.
15:13:48 INFO  : 'after 3000' command is executed.
15:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:13:49 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:13:49 INFO  : Context for 'APU' is selected.
15:13:52 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:52 INFO  : Context for 'APU' is selected.
15:13:53 INFO  : 'ps7_init' command is executed.
15:13:53 INFO  : 'ps7_post_config' command is executed.
15:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:53 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:53 INFO  : 'con' command is executed.
15:13:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:13:53 INFO  : Disconnected from the channel tcfchan#22.
15:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:14:27 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:14:40 INFO  : 'jtag frequency' command is executed.
15:14:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:14:40 INFO  : Context for 'APU' is selected.
15:14:40 INFO  : System reset is completed.
15:14:43 INFO  : 'after 3000' command is executed.
15:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:14:45 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:14:45 INFO  : Context for 'APU' is selected.
15:14:45 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:45 INFO  : Context for 'APU' is selected.
15:14:46 INFO  : 'ps7_init' command is executed.
15:14:46 INFO  : 'ps7_post_config' command is executed.
15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : 'con' command is executed.
15:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:14:46 INFO  : Disconnected from the channel tcfchan#23.
15:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:26:01 INFO  : 'jtag frequency' command is executed.
15:26:01 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:26:01 INFO  : Context for 'APU' is selected.
15:26:01 INFO  : System reset is completed.
15:26:04 INFO  : 'after 3000' command is executed.
15:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:26:06 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:26:06 INFO  : Context for 'APU' is selected.
15:26:09 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:26:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:09 INFO  : Context for 'APU' is selected.
15:26:09 INFO  : 'ps7_init' command is executed.
15:26:09 INFO  : 'ps7_post_config' command is executed.
15:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:10 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:10 INFO  : 'con' command is executed.
15:26:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:26:10 INFO  : Disconnected from the channel tcfchan#24.
15:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:28:54 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:29:05 INFO  : 'jtag frequency' command is executed.
15:29:05 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:29:06 INFO  : Context for 'APU' is selected.
15:29:06 INFO  : System reset is completed.
15:29:09 INFO  : 'after 3000' command is executed.
15:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:29:10 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:29:10 INFO  : Context for 'APU' is selected.
15:29:10 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:10 INFO  : Context for 'APU' is selected.
15:29:11 INFO  : 'ps7_init' command is executed.
15:29:11 INFO  : 'ps7_post_config' command is executed.
15:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:12 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:19 INFO  : Disconnected from the channel tcfchan#25.
15:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:29:33 INFO  : 'jtag frequency' command is executed.
15:29:33 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:29:33 INFO  : Context for 'APU' is selected.
15:29:33 INFO  : System reset is completed.
15:29:36 INFO  : 'after 3000' command is executed.
15:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:29:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:29:37 INFO  : Context for 'APU' is selected.
15:29:40 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:40 INFO  : Context for 'APU' is selected.
15:29:40 INFO  : 'ps7_init' command is executed.
15:29:40 INFO  : 'ps7_post_config' command is executed.
15:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:41 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:41 INFO  : 'con' command is executed.
15:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:29:41 INFO  : Disconnected from the channel tcfchan#26.
15:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:32:36 INFO  : 'jtag frequency' command is executed.
15:32:36 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:32:36 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : System reset is completed.
15:32:39 INFO  : 'after 3000' command is executed.
15:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:32:41 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:32:41 INFO  : Context for 'APU' is selected.
15:32:44 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:44 INFO  : Context for 'APU' is selected.
15:32:44 INFO  : 'ps7_init' command is executed.
15:32:44 INFO  : 'ps7_post_config' command is executed.
15:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:45 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:45 INFO  : 'con' command is executed.
15:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:32:45 INFO  : Disconnected from the channel tcfchan#27.
15:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:53:03 INFO  : 'jtag frequency' command is executed.
15:53:03 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:53:03 INFO  : Context for 'APU' is selected.
15:53:03 INFO  : System reset is completed.
15:53:06 INFO  : 'after 3000' command is executed.
15:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:53:08 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:53:08 INFO  : Context for 'APU' is selected.
15:53:11 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:11 INFO  : Context for 'APU' is selected.
15:53:12 INFO  : 'ps7_init' command is executed.
15:53:12 INFO  : 'ps7_post_config' command is executed.
15:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:53:12 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:12 INFO  : 'jtag frequency' command is executed.
15:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:12 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:53:12 INFO  : Context for 'APU' is selected.
15:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:13 INFO  : System reset is completed.
15:53:13 INFO  : 'con' command is executed.
15:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:53:16 INFO  : 'after 3000' command is executed.
15:53:16 INFO  : Disconnected from the channel tcfchan#28.
15:53:16 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
----------------End of Script----------------

15:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
15:54:19 INFO  : 'jtag frequency' command is executed.
15:54:19 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
15:54:19 INFO  : Context for 'APU' is selected.
15:54:19 INFO  : System reset is completed.
15:54:22 INFO  : 'after 3000' command is executed.
15:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
15:54:24 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
15:54:24 INFO  : Context for 'APU' is selected.
15:54:26 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
15:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:26 INFO  : Context for 'APU' is selected.
15:54:27 INFO  : 'ps7_init' command is executed.
15:54:27 INFO  : 'ps7_post_config' command is executed.
15:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:27 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:27 INFO  : 'con' command is executed.
15:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

15:54:27 INFO  : Disconnected from the channel tcfchan#29.
16:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:25:10 INFO  : 'jtag frequency' command is executed.
16:25:10 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : System reset is completed.
16:25:13 INFO  : 'after 3000' command is executed.
16:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:25:14 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:25:14 INFO  : Context for 'APU' is selected.
16:25:17 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:25:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:18 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : 'ps7_init' command is executed.
16:25:18 INFO  : 'ps7_post_config' command is executed.
16:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:19 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:19 INFO  : 'con' command is executed.
16:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:25:19 INFO  : Disconnected from the channel tcfchan#30.
17:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:06:39 INFO  : 'jtag frequency' command is executed.
17:06:39 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:06:39 INFO  : Context for 'APU' is selected.
17:06:39 INFO  : System reset is completed.
17:06:42 INFO  : 'after 3000' command is executed.
17:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:06:43 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:06:43 INFO  : Context for 'APU' is selected.
17:06:47 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:47 INFO  : Context for 'APU' is selected.
17:06:48 INFO  : 'ps7_init' command is executed.
17:06:48 INFO  : 'ps7_post_config' command is executed.
17:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:48 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:48 INFO  : 'con' command is executed.
17:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:06:48 INFO  : Disconnected from the channel tcfchan#31.
18:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:11:58 INFO  : 'jtag frequency' command is executed.
18:11:58 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:11:58 INFO  : Context for 'APU' is selected.
18:11:58 INFO  : System reset is completed.
18:12:01 INFO  : 'after 3000' command is executed.
18:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:12:03 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:12:03 INFO  : Context for 'APU' is selected.
18:12:07 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:07 INFO  : Context for 'APU' is selected.
18:12:08 INFO  : 'ps7_init' command is executed.
18:12:08 INFO  : 'ps7_post_config' command is executed.
18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : 'con' command is executed.
18:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:12:08 INFO  : Disconnected from the channel tcfchan#32.
18:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:12:52 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:13:06 INFO  : 'jtag frequency' command is executed.
18:13:06 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:13:06 INFO  : Context for 'APU' is selected.
18:13:06 INFO  : System reset is completed.
18:13:09 INFO  : 'after 3000' command is executed.
18:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:13:11 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:13:11 INFO  : Context for 'APU' is selected.
18:13:11 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:11 INFO  : Context for 'APU' is selected.
18:13:12 INFO  : 'ps7_init' command is executed.
18:13:12 INFO  : 'ps7_post_config' command is executed.
18:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:13 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:13 INFO  : 'con' command is executed.
18:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:13:14 INFO  : Disconnected from the channel tcfchan#33.
12:47:43 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
12:48:41 INFO  : XSCT server has started successfully.
12:48:41 INFO  : Successfully done setting XSCT server connection channel  
12:48:47 INFO  : Successfully done setting SDK workspace  
12:49:35 INFO  : Registering command handlers for SDK TCF services
12:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:58:29 INFO  : 'jtag frequency' command is executed.
12:58:29 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:58:29 INFO  : Context for 'APU' is selected.
12:58:29 INFO  : System reset is completed.
12:58:32 INFO  : 'after 3000' command is executed.
12:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:58:33 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:58:33 INFO  : Context for 'APU' is selected.
12:58:34 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:34 INFO  : Context for 'APU' is selected.
12:58:34 INFO  : 'ps7_init' command is executed.
12:58:34 INFO  : 'ps7_post_config' command is executed.
12:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:35 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:35 INFO  : 'con' command is executed.
12:58:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:58:35 INFO  : Disconnected from the channel tcfchan#1.
13:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:03:21 INFO  : 'jtag frequency' command is executed.
13:03:21 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:03:21 INFO  : Context for 'APU' is selected.
13:03:21 INFO  : System reset is completed.
13:03:24 INFO  : 'after 3000' command is executed.
13:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:03:25 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:25 INFO  : Context for 'APU' is selected.
13:03:28 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:28 INFO  : Context for 'APU' is selected.
13:03:28 INFO  : 'ps7_init' command is executed.
13:03:28 INFO  : 'ps7_post_config' command is executed.
13:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:29 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:29 INFO  : 'con' command is executed.
13:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:03:29 INFO  : Disconnected from the channel tcfchan#2.
13:03:29 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:32:43 INFO  : 'jtag frequency' command is executed.
13:32:43 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:32:43 INFO  : Context for 'APU' is selected.
13:32:43 INFO  : System reset is completed.
13:32:46 INFO  : 'after 3000' command is executed.
13:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:32:48 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:32:48 INFO  : Context for 'APU' is selected.
13:32:48 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:48 INFO  : Context for 'APU' is selected.
13:32:48 INFO  : 'ps7_init' command is executed.
13:32:48 INFO  : 'ps7_post_config' command is executed.
13:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:49 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:49 INFO  : 'con' command is executed.
13:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:32:49 INFO  : Disconnected from the channel tcfchan#3.
13:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:33:43 INFO  : 'jtag frequency' command is executed.
13:33:43 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:33:43 INFO  : Context for 'APU' is selected.
13:33:43 INFO  : System reset is completed.
13:33:46 INFO  : 'after 3000' command is executed.
13:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:33:48 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:33:48 INFO  : Context for 'APU' is selected.
13:33:50 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:50 INFO  : Context for 'APU' is selected.
13:33:51 INFO  : 'ps7_init' command is executed.
13:33:51 INFO  : 'ps7_post_config' command is executed.
13:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:52 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:52 INFO  : 'con' command is executed.
13:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:33:52 INFO  : Disconnected from the channel tcfchan#4.
13:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:42:46 INFO  : 'jtag frequency' command is executed.
13:42:46 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:42:46 INFO  : Context for 'APU' is selected.
13:42:46 INFO  : System reset is completed.
13:42:49 INFO  : 'after 3000' command is executed.
13:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:42:50 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:42:51 INFO  : Context for 'APU' is selected.
13:42:53 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:53 INFO  : Context for 'APU' is selected.
13:42:54 INFO  : 'ps7_init' command is executed.
13:42:54 INFO  : 'ps7_post_config' command is executed.
13:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:54 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:54 INFO  : 'con' command is executed.
13:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:42:54 INFO  : Disconnected from the channel tcfchan#5.
13:46:32 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
13:46:35 INFO  : XSCT server has started successfully.
13:46:36 INFO  : Successfully done setting XSCT server connection channel  
13:46:36 INFO  : Successfully done setting SDK workspace  
13:46:44 INFO  : Registering command handlers for SDK TCF services
13:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:47:22 INFO  : 'jtag frequency' command is executed.
13:47:22 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:47:22 INFO  : Context for 'APU' is selected.
13:47:22 INFO  : System reset is completed.
13:47:25 INFO  : 'after 3000' command is executed.
13:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:47:27 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:47:27 INFO  : Context for 'APU' is selected.
13:47:27 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:27 INFO  : Context for 'APU' is selected.
13:47:27 INFO  : 'ps7_init' command is executed.
13:47:27 INFO  : 'ps7_post_config' command is executed.
13:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:28 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:28 INFO  : 'con' command is executed.
13:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:47:28 INFO  : Disconnected from the channel tcfchan#1.
17:47:22 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
17:47:28 INFO  : XSCT server has started successfully.
17:47:34 INFO  : Successfully done setting XSCT server connection channel  
17:47:34 INFO  : Successfully done setting SDK workspace  
17:47:56 INFO  : Registering command handlers for SDK TCF services
17:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:52:58 INFO  : 'jtag frequency' command is executed.
17:52:58 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:52:59 INFO  : Context for 'APU' is selected.
17:52:59 INFO  : System reset is completed.
17:53:02 INFO  : 'after 3000' command is executed.
17:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:53:05 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:53:05 INFO  : Context for 'APU' is selected.
17:53:06 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:06 INFO  : Context for 'APU' is selected.
17:53:07 INFO  : 'ps7_init' command is executed.
17:53:07 INFO  : 'ps7_post_config' command is executed.
17:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:08 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:08 INFO  : 'con' command is executed.
17:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:53:08 INFO  : Disconnected from the channel tcfchan#1.
18:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:43:38 INFO  : 'jtag frequency' command is executed.
18:43:38 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:43:39 INFO  : Context for 'APU' is selected.
18:43:39 INFO  : System reset is completed.
18:43:42 INFO  : 'after 3000' command is executed.
18:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:43:44 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:43:45 INFO  : Context for 'APU' is selected.
18:43:47 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:48 INFO  : Context for 'APU' is selected.
18:43:49 INFO  : 'ps7_init' command is executed.
18:43:49 INFO  : 'ps7_post_config' command is executed.
18:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:49 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:49 INFO  : 'con' command is executed.
18:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:43:49 INFO  : Disconnected from the channel tcfchan#2.
18:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:44:16 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
18:44:30 INFO  : 'jtag frequency' command is executed.
18:44:30 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
18:44:30 INFO  : Context for 'APU' is selected.
18:44:30 INFO  : System reset is completed.
18:44:33 INFO  : 'after 3000' command is executed.
18:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
18:44:35 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
18:44:35 INFO  : Context for 'APU' is selected.
18:44:35 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
18:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:35 INFO  : Context for 'APU' is selected.
18:44:36 INFO  : 'ps7_init' command is executed.
18:44:36 INFO  : 'ps7_post_config' command is executed.
18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : 'con' command is executed.
18:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

18:44:36 INFO  : Disconnected from the channel tcfchan#3.
09:03:33 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
09:04:01 INFO  : XSCT server has started successfully.
09:04:01 INFO  : Successfully done setting XSCT server connection channel  
09:04:02 INFO  : Successfully done setting SDK workspace  
09:05:22 INFO  : Registering command handlers for SDK TCF services
10:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
10:54:42 INFO  : 'jtag frequency' command is executed.
10:54:42 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
10:54:42 INFO  : Context for 'APU' is selected.
10:54:42 INFO  : System reset is completed.
10:54:45 INFO  : 'after 3000' command is executed.
10:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:54:46 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:54:47 INFO  : Context for 'APU' is selected.
10:54:47 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
10:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:47 INFO  : Context for 'APU' is selected.
10:54:47 INFO  : 'ps7_init' command is executed.
10:54:47 INFO  : 'ps7_post_config' command is executed.
10:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:48 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:48 INFO  : 'con' command is executed.
10:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

10:54:48 INFO  : Disconnected from the channel tcfchan#1.
10:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:56:21 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
10:56:34 INFO  : 'jtag frequency' command is executed.
10:56:34 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
10:56:34 INFO  : Context for 'APU' is selected.
10:56:34 INFO  : System reset is completed.
10:56:37 INFO  : 'after 3000' command is executed.
10:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
10:56:39 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
10:56:39 INFO  : Context for 'APU' is selected.
10:56:39 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
10:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:39 INFO  : Context for 'APU' is selected.
10:56:40 INFO  : 'ps7_init' command is executed.
10:56:40 INFO  : 'ps7_post_config' command is executed.
10:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:40 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:40 INFO  : 'con' command is executed.
10:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

10:56:40 INFO  : Disconnected from the channel tcfchan#2.
11:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:06:41 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:06:51 INFO  : 'jtag frequency' command is executed.
11:06:51 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:06:51 INFO  : Context for 'APU' is selected.
11:06:52 INFO  : System reset is completed.
11:06:55 INFO  : 'after 3000' command is executed.
11:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:06:56 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:06:56 INFO  : Context for 'APU' is selected.
11:06:56 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:56 INFO  : Context for 'APU' is selected.
11:06:57 INFO  : 'ps7_init' command is executed.
11:06:57 INFO  : 'ps7_post_config' command is executed.
11:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:57 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:57 INFO  : 'con' command is executed.
11:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:06:57 INFO  : Disconnected from the channel tcfchan#3.
11:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:08:43 INFO  : 'jtag frequency' command is executed.
11:08:43 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:08:43 INFO  : Context for 'APU' is selected.
11:08:43 INFO  : System reset is completed.
11:08:46 INFO  : 'after 3000' command is executed.
11:08:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:08:48 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:08:48 INFO  : Context for 'APU' is selected.
11:08:50 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:50 INFO  : Context for 'APU' is selected.
11:08:50 INFO  : 'ps7_init' command is executed.
11:08:50 INFO  : 'ps7_post_config' command is executed.
11:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:51 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:51 INFO  : 'con' command is executed.
11:08:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:08:51 INFO  : Disconnected from the channel tcfchan#4.
11:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:10:56 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:11:26 INFO  : 'jtag frequency' command is executed.
11:11:26 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:11:26 INFO  : Context for 'APU' is selected.
11:11:26 INFO  : System reset is completed.
11:11:29 INFO  : 'after 3000' command is executed.
11:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:11:31 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:11:31 INFO  : Context for 'APU' is selected.
11:11:31 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:31 INFO  : Context for 'APU' is selected.
11:11:31 INFO  : 'ps7_init' command is executed.
11:11:31 INFO  : 'ps7_post_config' command is executed.
11:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:32 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:32 INFO  : 'con' command is executed.
11:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:11:32 INFO  : Disconnected from the channel tcfchan#5.
11:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:21:16 INFO  : 'jtag frequency' command is executed.
11:21:16 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:21:16 INFO  : Context for 'APU' is selected.
11:21:17 INFO  : System reset is completed.
11:21:20 INFO  : 'after 3000' command is executed.
11:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:21:21 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:21:21 INFO  : Context for 'APU' is selected.
11:21:23 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:23 INFO  : Context for 'APU' is selected.
11:21:24 INFO  : 'ps7_init' command is executed.
11:21:24 INFO  : 'ps7_post_config' command is executed.
11:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:25 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:25 INFO  : 'con' command is executed.
11:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:21:25 INFO  : Disconnected from the channel tcfchan#6.
11:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:24:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:25:35 INFO  : 'jtag frequency' command is executed.
11:25:35 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:25:35 INFO  : Context for 'APU' is selected.
11:25:35 INFO  : System reset is completed.
11:25:38 INFO  : 'after 3000' command is executed.
11:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:25:39 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:25:39 INFO  : Context for 'APU' is selected.
11:25:39 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:39 INFO  : Context for 'APU' is selected.
11:25:40 INFO  : 'ps7_init' command is executed.
11:25:40 INFO  : 'ps7_post_config' command is executed.
11:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : 'con' command is executed.
11:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:25:41 INFO  : Disconnected from the channel tcfchan#7.
11:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:34:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:35:07 INFO  : 'jtag frequency' command is executed.
11:35:07 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:35:07 INFO  : Context for 'APU' is selected.
11:35:08 INFO  : System reset is completed.
11:35:11 INFO  : 'after 3000' command is executed.
11:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:35:12 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:35:12 INFO  : Context for 'APU' is selected.
11:35:12 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:12 INFO  : Context for 'APU' is selected.
11:35:13 INFO  : 'ps7_init' command is executed.
11:35:13 INFO  : 'ps7_post_config' command is executed.
11:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:13 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:14 INFO  : 'con' command is executed.
11:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:35:14 INFO  : Disconnected from the channel tcfchan#8.
11:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:38:09 INFO  : 'jtag frequency' command is executed.
11:38:09 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:38:09 INFO  : Context for 'APU' is selected.
11:38:09 INFO  : System reset is completed.
11:38:12 INFO  : 'after 3000' command is executed.
11:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:38:13 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:38:13 INFO  : Context for 'APU' is selected.
11:38:16 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:16 INFO  : Context for 'APU' is selected.
11:38:17 INFO  : 'ps7_init' command is executed.
11:38:17 INFO  : 'ps7_post_config' command is executed.
11:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:17 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:17 INFO  : 'con' command is executed.
11:38:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:38:17 INFO  : Disconnected from the channel tcfchan#9.
11:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:39:34 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:39:48 INFO  : 'jtag frequency' command is executed.
11:39:48 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:39:48 INFO  : Context for 'APU' is selected.
11:39:48 INFO  : System reset is completed.
11:39:51 INFO  : 'after 3000' command is executed.
11:39:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:39:53 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:39:53 INFO  : Context for 'APU' is selected.
11:39:53 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:53 INFO  : Context for 'APU' is selected.
11:39:53 INFO  : 'ps7_init' command is executed.
11:39:53 INFO  : 'ps7_post_config' command is executed.
11:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:54 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:54 INFO  : 'con' command is executed.
11:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:39:54 INFO  : Disconnected from the channel tcfchan#10.
11:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:47:40 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:48:11 INFO  : 'jtag frequency' command is executed.
11:48:11 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:48:11 INFO  : Context for 'APU' is selected.
11:48:11 INFO  : System reset is completed.
11:48:14 INFO  : 'after 3000' command is executed.
11:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:48:17 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:48:17 INFO  : Context for 'APU' is selected.
11:48:17 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:17 INFO  : Context for 'APU' is selected.
11:48:18 INFO  : 'ps7_init' command is executed.
11:48:18 INFO  : 'ps7_post_config' command is executed.
11:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:18 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:18 INFO  : 'con' command is executed.
11:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:48:18 INFO  : Disconnected from the channel tcfchan#11.
11:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:49:13 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:49:27 INFO  : 'jtag frequency' command is executed.
11:49:27 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:49:27 INFO  : Context for 'APU' is selected.
11:49:28 INFO  : System reset is completed.
11:49:31 INFO  : 'after 3000' command is executed.
11:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:49:32 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:49:32 INFO  : Context for 'APU' is selected.
11:49:32 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:32 INFO  : Context for 'APU' is selected.
11:49:33 INFO  : 'ps7_init' command is executed.
11:49:33 INFO  : 'ps7_post_config' command is executed.
11:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:34 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:34 INFO  : 'con' command is executed.
11:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:49:34 INFO  : Disconnected from the channel tcfchan#12.
11:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:51:57 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:52:21 INFO  : 'jtag frequency' command is executed.
11:52:21 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:52:21 INFO  : Context for 'APU' is selected.
11:52:21 INFO  : System reset is completed.
11:52:24 INFO  : 'after 3000' command is executed.
11:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:52:25 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:52:26 INFO  : Context for 'APU' is selected.
11:52:26 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:26 INFO  : Context for 'APU' is selected.
11:52:26 INFO  : 'ps7_init' command is executed.
11:52:26 INFO  : 'ps7_post_config' command is executed.
11:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:27 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:27 INFO  : 'con' command is executed.
11:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:52:27 INFO  : Disconnected from the channel tcfchan#13.
11:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:54:56 INFO  : 'jtag frequency' command is executed.
11:54:56 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:54:56 INFO  : Context for 'APU' is selected.
11:54:56 INFO  : System reset is completed.
11:54:59 INFO  : 'after 3000' command is executed.
11:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:55:01 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:55:01 INFO  : Context for 'APU' is selected.
11:55:03 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:03 INFO  : Context for 'APU' is selected.
11:55:03 INFO  : 'ps7_init' command is executed.
11:55:03 INFO  : 'ps7_post_config' command is executed.
11:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:04 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:04 INFO  : 'con' command is executed.
11:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:55:04 INFO  : Disconnected from the channel tcfchan#14.
11:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:55:37 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:55:48 INFO  : 'jtag frequency' command is executed.
11:55:48 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:55:49 INFO  : Context for 'APU' is selected.
11:55:49 INFO  : System reset is completed.
11:55:52 INFO  : 'after 3000' command is executed.
11:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:55:53 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:55:53 INFO  : Context for 'APU' is selected.
11:55:53 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:53 INFO  : Context for 'APU' is selected.
11:55:54 INFO  : 'ps7_init' command is executed.
11:55:54 INFO  : 'ps7_post_config' command is executed.
11:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:54 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:54 INFO  : 'con' command is executed.
11:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:55:54 INFO  : Disconnected from the channel tcfchan#15.
12:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:05:04 INFO  : 'jtag frequency' command is executed.
12:05:04 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:05:04 INFO  : Context for 'APU' is selected.
12:05:04 INFO  : System reset is completed.
12:05:07 INFO  : 'after 3000' command is executed.
12:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:05:09 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:05:09 INFO  : Context for 'APU' is selected.
12:05:11 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:11 INFO  : Context for 'APU' is selected.
12:05:12 INFO  : 'ps7_init' command is executed.
12:05:12 INFO  : 'ps7_post_config' command is executed.
12:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:12 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:12 INFO  : 'con' command is executed.
12:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:05:12 INFO  : Disconnected from the channel tcfchan#16.
12:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:07:39 INFO  : 'jtag frequency' command is executed.
12:07:39 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:07:39 INFO  : Context for 'APU' is selected.
12:07:39 INFO  : System reset is completed.
12:07:42 INFO  : 'after 3000' command is executed.
12:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:07:44 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:07:44 INFO  : Context for 'APU' is selected.
12:07:46 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:46 INFO  : Context for 'APU' is selected.
12:07:47 INFO  : 'ps7_init' command is executed.
12:07:47 INFO  : 'ps7_post_config' command is executed.
12:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:47 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:47 INFO  : 'con' command is executed.
12:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:07:47 INFO  : Disconnected from the channel tcfchan#17.
12:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:29:26 INFO  : 'jtag frequency' command is executed.
12:29:26 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:29:27 INFO  : Context for 'APU' is selected.
12:29:27 INFO  : System reset is completed.
12:29:30 INFO  : 'after 3000' command is executed.
12:29:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:29:31 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:29:31 INFO  : Context for 'APU' is selected.
12:29:34 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:29:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:34 INFO  : Context for 'APU' is selected.
12:29:34 INFO  : 'ps7_init' command is executed.
12:29:34 INFO  : 'ps7_post_config' command is executed.
12:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:35 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:35 INFO  : 'con' command is executed.
12:29:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:29:35 INFO  : Disconnected from the channel tcfchan#18.
12:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:32:24 INFO  : 'jtag frequency' command is executed.
12:32:24 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:32:24 INFO  : Context for 'APU' is selected.
12:32:24 INFO  : System reset is completed.
12:32:27 INFO  : 'after 3000' command is executed.
12:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:32:29 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:32:29 INFO  : Context for 'APU' is selected.
12:32:31 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:31 INFO  : Context for 'APU' is selected.
12:32:32 INFO  : 'ps7_init' command is executed.
12:32:32 INFO  : 'ps7_post_config' command is executed.
12:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:33 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:33 INFO  : 'con' command is executed.
12:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:32:33 INFO  : Disconnected from the channel tcfchan#19.
12:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:41:03 INFO  : 'jtag frequency' command is executed.
12:41:03 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:41:03 INFO  : Context for 'APU' is selected.
12:41:03 INFO  : System reset is completed.
12:41:06 INFO  : 'after 3000' command is executed.
12:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:41:07 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:41:07 INFO  : Context for 'APU' is selected.
12:41:10 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:10 INFO  : Context for 'APU' is selected.
12:41:11 INFO  : 'ps7_init' command is executed.
12:41:11 INFO  : 'ps7_post_config' command is executed.
12:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:11 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:11 INFO  : 'con' command is executed.
12:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:41:11 INFO  : Disconnected from the channel tcfchan#20.
12:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:42:30 INFO  : 'jtag frequency' command is executed.
12:42:30 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:42:30 INFO  : Context for 'APU' is selected.
12:42:31 INFO  : System reset is completed.
12:42:34 INFO  : 'after 3000' command is executed.
12:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:42:35 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:42:35 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:37 INFO  : Context for 'APU' is selected.
12:42:38 INFO  : 'ps7_init' command is executed.
12:42:38 INFO  : 'ps7_post_config' command is executed.
12:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:38 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:39 INFO  : 'con' command is executed.
12:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:42:39 INFO  : Disconnected from the channel tcfchan#21.
12:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:47:08 INFO  : 'jtag frequency' command is executed.
12:47:08 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:47:08 INFO  : Context for 'APU' is selected.
12:47:08 INFO  : System reset is completed.
12:47:11 INFO  : 'after 3000' command is executed.
12:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:47:13 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:47:13 INFO  : Context for 'APU' is selected.
12:47:15 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:15 INFO  : Context for 'APU' is selected.
12:47:15 INFO  : 'ps7_init' command is executed.
12:47:15 INFO  : 'ps7_post_config' command is executed.
12:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:16 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:16 INFO  : 'con' command is executed.
12:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:47:16 INFO  : Disconnected from the channel tcfchan#22.
12:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
12:47:57 INFO  : 'jtag frequency' command is executed.
12:47:57 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
12:47:57 INFO  : Context for 'APU' is selected.
12:47:57 INFO  : System reset is completed.
12:48:00 INFO  : 'after 3000' command is executed.
12:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
12:48:01 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
12:48:01 INFO  : Context for 'APU' is selected.
12:48:04 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
12:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:04 INFO  : Context for 'APU' is selected.
12:48:04 INFO  : 'ps7_init' command is executed.
12:48:04 INFO  : 'ps7_post_config' command is executed.
12:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:05 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:05 INFO  : 'con' command is executed.
12:48:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

12:48:05 INFO  : Disconnected from the channel tcfchan#23.
13:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:52:05 INFO  : 'jtag frequency' command is executed.
13:52:05 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:52:05 INFO  : Context for 'APU' is selected.
13:52:06 INFO  : System reset is completed.
13:52:09 INFO  : 'after 3000' command is executed.
13:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:52:10 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:52:10 INFO  : Context for 'APU' is selected.
13:52:13 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:13 INFO  : Context for 'APU' is selected.
13:52:14 INFO  : 'ps7_init' command is executed.
13:52:14 INFO  : 'ps7_post_config' command is executed.
13:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:15 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:15 INFO  : 'con' command is executed.
13:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:52:15 INFO  : Disconnected from the channel tcfchan#24.
13:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:53:35 INFO  : 'jtag frequency' command is executed.
13:53:35 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:53:35 INFO  : Context for 'APU' is selected.
13:53:35 INFO  : System reset is completed.
13:53:38 INFO  : 'after 3000' command is executed.
13:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:53:39 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:53:39 INFO  : Context for 'APU' is selected.
13:53:42 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:42 INFO  : Context for 'APU' is selected.
13:53:42 INFO  : 'ps7_init' command is executed.
13:53:42 INFO  : 'ps7_post_config' command is executed.
13:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:43 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:43 INFO  : 'con' command is executed.
13:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:53:43 INFO  : Disconnected from the channel tcfchan#25.
14:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:02:20 INFO  : 'jtag frequency' command is executed.
14:02:20 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:02:20 INFO  : Context for 'APU' is selected.
14:02:20 INFO  : System reset is completed.
14:02:23 INFO  : 'after 3000' command is executed.
14:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:02:25 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:02:25 INFO  : Context for 'APU' is selected.
14:02:27 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:27 INFO  : Context for 'APU' is selected.
14:02:28 INFO  : 'ps7_init' command is executed.
14:02:28 INFO  : 'ps7_post_config' command is executed.
14:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:28 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:28 INFO  : 'con' command is executed.
14:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:02:28 INFO  : Disconnected from the channel tcfchan#26.
14:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
14:03:23 INFO  : 'jtag frequency' command is executed.
14:03:23 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
14:03:23 INFO  : Context for 'APU' is selected.
14:03:23 INFO  : System reset is completed.
14:03:26 INFO  : 'after 3000' command is executed.
14:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
14:03:28 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
14:03:28 INFO  : Context for 'APU' is selected.
14:03:30 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
14:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:30 INFO  : Context for 'APU' is selected.
14:03:31 INFO  : 'ps7_init' command is executed.
14:03:31 INFO  : 'ps7_post_config' command is executed.
14:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:31 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:31 INFO  : 'con' command is executed.
14:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

14:03:31 INFO  : Disconnected from the channel tcfchan#27.
11:18:57 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
11:19:07 INFO  : XSCT server has started successfully.
11:19:07 INFO  : Successfully done setting XSCT server connection channel  
11:19:27 INFO  : Successfully done setting SDK workspace  
11:20:00 INFO  : Registering command handlers for SDK TCF services
11:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:50:40 INFO  : 'jtag frequency' command is executed.
11:50:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:50:41 INFO  : Context for 'APU' is selected.
11:50:41 INFO  : System reset is completed.
11:50:44 INFO  : 'after 3000' command is executed.
11:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:50:46 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:50:46 INFO  : Context for 'APU' is selected.
11:50:46 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:47 INFO  : Context for 'APU' is selected.
11:50:48 INFO  : 'ps7_init' command is executed.
11:50:48 INFO  : 'ps7_post_config' command is executed.
11:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:49 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:54 INFO  : Disconnected from the channel tcfchan#1.
11:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:51:00 INFO  : 'jtag frequency' command is executed.
11:51:00 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:51:00 INFO  : Context for 'APU' is selected.
11:51:01 INFO  : System reset is completed.
11:51:04 INFO  : 'after 3000' command is executed.
11:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:51:05 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:51:05 INFO  : Context for 'APU' is selected.
11:51:07 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:08 INFO  : Context for 'APU' is selected.
11:51:08 INFO  : 'ps7_init' command is executed.
11:51:08 INFO  : 'ps7_post_config' command is executed.
11:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:09 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:09 INFO  : 'con' command is executed.
11:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:51:09 INFO  : Disconnected from the channel tcfchan#2.
11:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:51:42 INFO  : 'jtag frequency' command is executed.
11:51:42 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:51:43 INFO  : Context for 'APU' is selected.
11:51:43 INFO  : System reset is completed.
11:51:46 INFO  : 'after 3000' command is executed.
11:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:51:48 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:51:49 INFO  : Context for 'APU' is selected.
11:51:51 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:51:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:52 INFO  : Context for 'APU' is selected.
11:51:52 INFO  : 'ps7_init' command is executed.
11:51:52 INFO  : 'ps7_post_config' command is executed.
11:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:53 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:53 INFO  : 'con' command is executed.
11:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:51:53 INFO  : Disconnected from the channel tcfchan#3.
11:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
11:52:25 INFO  : 'jtag frequency' command is executed.
11:52:25 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
11:52:25 INFO  : Context for 'APU' is selected.
11:52:25 INFO  : System reset is completed.
11:52:28 INFO  : 'after 3000' command is executed.
11:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
11:52:30 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
11:52:30 INFO  : Context for 'APU' is selected.
11:52:32 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
11:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:32 INFO  : Context for 'APU' is selected.
11:52:33 INFO  : 'ps7_init' command is executed.
11:52:33 INFO  : 'ps7_post_config' command is executed.
11:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:34 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:34 INFO  : 'con' command is executed.
11:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

11:52:34 INFO  : Disconnected from the channel tcfchan#4.
16:56:43 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
16:56:50 INFO  : XSCT server has started successfully.
16:57:22 INFO  : Successfully done setting XSCT server connection channel  
16:57:22 INFO  : Successfully done setting SDK workspace  
16:58:13 INFO  : Registering command handlers for SDK TCF services
17:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:00:09 INFO  : 'jtag frequency' command is executed.
17:00:09 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:00:09 INFO  : Context for 'APU' is selected.
17:00:10 INFO  : System reset is completed.
17:00:13 INFO  : 'after 3000' command is executed.
17:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:00:14 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:00:14 INFO  : Context for 'APU' is selected.
17:00:14 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:00:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:14 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : 'ps7_init' command is executed.
17:00:15 INFO  : 'ps7_post_config' command is executed.
17:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:15 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:16 INFO  : 'con' command is executed.
17:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:00:16 INFO  : Disconnected from the channel tcfchan#1.
17:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:00:54 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:01:02 INFO  : 'jtag frequency' command is executed.
17:01:02 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:01:02 INFO  : Context for 'APU' is selected.
17:01:02 INFO  : System reset is completed.
17:01:05 INFO  : 'after 3000' command is executed.
17:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:01:06 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:01:06 INFO  : Context for 'APU' is selected.
17:01:06 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:06 INFO  : Context for 'APU' is selected.
17:01:07 INFO  : 'ps7_init' command is executed.
17:01:07 INFO  : 'ps7_post_config' command is executed.
17:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : 'con' command is executed.
17:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:01:08 INFO  : Disconnected from the channel tcfchan#2.
17:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:01:48 INFO  : 'jtag frequency' command is executed.
17:01:48 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:01:48 INFO  : Context for 'APU' is selected.
17:01:48 INFO  : System reset is completed.
17:01:51 INFO  : 'after 3000' command is executed.
17:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:01:52 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:01:52 INFO  : Context for 'APU' is selected.
17:01:55 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:55 INFO  : Context for 'APU' is selected.
17:01:55 INFO  : 'ps7_init' command is executed.
17:01:55 INFO  : 'ps7_post_config' command is executed.
17:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:56 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:56 INFO  : 'con' command is executed.
17:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:01:56 INFO  : Disconnected from the channel tcfchan#3.
17:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
17:02:40 INFO  : 'jtag frequency' command is executed.
17:02:40 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
17:02:40 INFO  : Context for 'APU' is selected.
17:02:40 INFO  : System reset is completed.
17:02:43 INFO  : 'after 3000' command is executed.
17:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
17:02:44 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
17:02:44 INFO  : Context for 'APU' is selected.
17:02:47 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
17:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:47 INFO  : Context for 'APU' is selected.
17:02:48 INFO  : 'ps7_init' command is executed.
17:02:48 INFO  : 'ps7_post_config' command is executed.
17:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:48 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:48 INFO  : 'con' command is executed.
17:02:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

17:02:48 INFO  : Disconnected from the channel tcfchan#4.
10:46:34 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
10:46:57 INFO  : XSCT server has started successfully.
10:46:58 INFO  : Successfully done setting XSCT server connection channel  
10:47:50 INFO  : Successfully done setting SDK workspace  
10:48:51 INFO  : Registering command handlers for SDK TCF services
13:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:03:10 INFO  : 'jtag frequency' command is executed.
13:03:10 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:03:10 INFO  : Context for 'APU' is selected.
13:03:10 INFO  : System reset is completed.
13:03:13 INFO  : 'after 3000' command is executed.
13:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:03:15 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:03:15 INFO  : Context for 'APU' is selected.
13:03:15 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:15 INFO  : Context for 'APU' is selected.
13:03:16 INFO  : 'ps7_init' command is executed.
13:03:16 INFO  : 'ps7_post_config' command is executed.
13:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:16 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:17 INFO  : 'con' command is executed.
13:03:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:03:17 INFO  : Disconnected from the channel tcfchan#1.
13:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:05:58 INFO  : 'jtag frequency' command is executed.
13:05:58 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:05:58 INFO  : Context for 'APU' is selected.
13:05:58 INFO  : System reset is completed.
13:06:01 INFO  : 'after 3000' command is executed.
13:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:06:02 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:06:02 INFO  : Context for 'APU' is selected.
13:06:07 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:07 INFO  : Context for 'APU' is selected.
13:06:07 INFO  : 'ps7_init' command is executed.
13:06:07 INFO  : 'ps7_post_config' command is executed.
13:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:08 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:08 INFO  : 'con' command is executed.
13:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:06:08 INFO  : Disconnected from the channel tcfchan#2.
13:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:06:57 INFO  : 'jtag frequency' command is executed.
13:06:57 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:06:57 INFO  : Context for 'APU' is selected.
13:06:57 INFO  : System reset is completed.
13:07:00 INFO  : 'after 3000' command is executed.
13:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:07:01 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:07:01 INFO  : Context for 'APU' is selected.
13:07:04 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:07:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:04 INFO  : Context for 'APU' is selected.
13:07:05 INFO  : 'ps7_init' command is executed.
13:07:05 INFO  : 'ps7_post_config' command is executed.
13:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:05 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:05 INFO  : 'con' command is executed.
13:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:07:05 INFO  : Disconnected from the channel tcfchan#3.
13:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:15:22 INFO  : 'jtag frequency' command is executed.
13:15:22 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:15:22 INFO  : Context for 'APU' is selected.
13:15:22 INFO  : System reset is completed.
13:15:25 INFO  : 'after 3000' command is executed.
13:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:15:26 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:15:26 INFO  : Context for 'APU' is selected.
13:15:29 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:29 INFO  : Context for 'APU' is selected.
13:15:29 INFO  : 'ps7_init' command is executed.
13:15:29 INFO  : 'ps7_post_config' command is executed.
13:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:30 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:30 INFO  : 'con' command is executed.
13:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:15:30 INFO  : Disconnected from the channel tcfchan#4.
13:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:16:09 INFO  : 'jtag frequency' command is executed.
13:16:09 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:16:09 INFO  : Context for 'APU' is selected.
13:16:09 INFO  : System reset is completed.
13:16:12 INFO  : 'after 3000' command is executed.
13:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:16:13 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:16:14 INFO  : Context for 'APU' is selected.
13:16:16 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:16 INFO  : Context for 'APU' is selected.
13:16:16 INFO  : 'ps7_init' command is executed.
13:16:16 INFO  : 'ps7_post_config' command is executed.
13:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:17 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:17 INFO  : 'con' command is executed.
13:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:16:17 INFO  : Disconnected from the channel tcfchan#5.
13:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
13:19:02 INFO  : 'jtag frequency' command is executed.
13:19:02 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
13:19:02 INFO  : Context for 'APU' is selected.
13:19:02 INFO  : System reset is completed.
13:19:05 INFO  : 'after 3000' command is executed.
13:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
13:19:06 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
13:19:06 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
13:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:09 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : 'ps7_init' command is executed.
13:19:09 INFO  : 'ps7_post_config' command is executed.
13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:10 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:10 INFO  : 'con' command is executed.
13:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

13:19:10 INFO  : Disconnected from the channel tcfchan#6.
16:26:34 INFO  : Launching XSCT server: xsct.bat -interactive G:\UBA\Maestria\21_SDC\TP\FPGA_interface.sdk\temp_xsdb_launch_script.tcl
16:26:39 INFO  : XSCT server has started successfully.
16:26:39 INFO  : Successfully done setting XSCT server connection channel  
16:26:49 INFO  : Successfully done setting SDK workspace  
16:27:03 INFO  : Registering command handlers for SDK TCF services
16:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:30:28 INFO  : 'jtag frequency' command is executed.
16:30:28 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:30:28 INFO  : Context for 'APU' is selected.
16:30:28 INFO  : System reset is completed.
16:30:31 INFO  : 'after 3000' command is executed.
16:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:30:33 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:34 INFO  : 'ps7_init' command is executed.
16:30:34 INFO  : 'ps7_post_config' command is executed.
16:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:34 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:35 INFO  : 'con' command is executed.
16:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:30:35 INFO  : Disconnected from the channel tcfchan#1.
16:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:31:59 INFO  : 'jtag frequency' command is executed.
16:31:59 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:31:59 INFO  : Context for 'APU' is selected.
16:31:59 INFO  : System reset is completed.
16:32:02 INFO  : 'after 3000' command is executed.
16:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:32:03 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:32:04 INFO  : Context for 'APU' is selected.
16:32:07 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:07 INFO  : Context for 'APU' is selected.
16:32:08 INFO  : 'ps7_init' command is executed.
16:32:08 INFO  : 'ps7_post_config' command is executed.
16:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:08 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:08 INFO  : 'con' command is executed.
16:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:32:08 INFO  : Disconnected from the channel tcfchan#2.
16:32:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C855A' is selected.
16:32:09 INFO  : 'jtag frequency' command is executed.
16:32:09 INFO  : Sourcing of 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl' is done.
16:32:09 INFO  : Context for 'APU' is selected.
16:32:09 INFO  : System reset is completed.
16:32:12 INFO  : 'after 3000' command is executed.
16:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1' command is executed.
16:32:14 INFO  : FPGA configured successfully with bitstream "G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit"
16:32:14 INFO  : Context for 'APU' is selected.
16:32:17 INFO  : Hardware design information is loaded from 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf'.
16:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:17 INFO  : Context for 'APU' is selected.
16:32:17 INFO  : 'ps7_init' command is executed.
16:32:17 INFO  : 'ps7_post_config' command is executed.
16:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:18 INFO  : The application 'G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A" && level==0} -index 1
fpga -file G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
loadhw -hw G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface_HW/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
dow G:/UBA/Maestria/21_SDC/TP/FPGA_interface.sdk/FPGA_interface/Debug/FPGA_interface.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:18 INFO  : 'con' command is executed.
16:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C855A"} -index 0
con
----------------End of Script----------------

16:32:18 INFO  : Disconnected from the channel tcfchan#3.
