/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Qualcomm interconnect IDs
 *
 * Copyright (c) 2018, Linaro Ltd.
 * Author: Georgi Djakov <georgi.djakov@linaro.org>
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_H

#define BIMC_SNOC_MAS			1
#define BIMC_SNOC_SLV			2
#define MASTER_AMPSS_M0			3
#define MASTER_BLSP_1			4
#define MASTER_CRYPTO_CORE0		5
#define MASTER_DEHR			6
#define MASTER_GRAPHICS_3D		7
#define MASTER_JPEG			8
#define MASTER_LPASS			9
#define MASTER_MDP_PORT0		10
#define MASTER_QDSS_BAM			11
#define MASTER_QDSS_ETR			12
#define MASTER_SDCC_1			13
#define MASTER_SDCC_2			14
#define MASTER_SNOC_CFG			15
#define MASTER_SPDM			16
#define MASTER_TCU_0			17
#define MASTER_TCU_1			18
#define MASTER_USB_HS			19
#define MASTER_VFE			20
#define MASTER_VIDEO_P0			21
#define PNOC_INT_0			22
#define PNOC_INT_1			23
#define PNOC_M_0			24
#define PNOC_M_1			25
#define PNOC_SLV_0			26
#define PNOC_SLV_1			27
#define PNOC_SLV_2			28
#define PNOC_SLV_3			29
#define PNOC_SLV_4			30
#define PNOC_SLV_8			31
#define PNOC_SLV_9			32
#define PNOC_SNOC_MAS			33
#define PNOC_SNOC_SLV			34
#define SLAVE_AMPSS_L2			35
#define SLAVE_BIMC_CFG			36
#define SLAVE_BLSP_1			37
#define SLAVE_BOOT_ROM			38
#define SLAVE_CAMERA_CFG		39
#define SLAVE_CATS_128			40
#define SLAVE_CLK_CTL			41
#define SLAVE_CRYPTO_0_CFG		42
#define SLAVE_DEHR_CFG			43
#define SLAVE_DISPLAY_CFG		44
#define SLAVE_EBI_CH0			45
#define SLAVE_GRAPHICS_3D_CFG		46
#define SLAVE_IMEM_CFG			47
#define SLAVE_LPASS			48
#define SLAVE_MPM			49
#define SLAVE_MSM_PDM			50
#define SLAVE_MSM_TCSR			51
#define SLAVE_MSS			52
#define SLAVE_OCMEM_64			53
#define SLAVE_PMIC_ARB			54
#define SLAVE_PNOC_CFG			55
#define SLAVE_PRNG			56
#define SLAVE_QDSS_CFG			57
#define SLAVE_QDSS_STM			58
#define SLAVE_RBCPR_CFG			59
#define SLAVE_RPM_MSG_RAM		60
#define SLAVE_SDCC_1			61
#define SLAVE_SDCC_4			62
#define SLAVE_SECURITY			63
#define SLAVE_SERVICE_SNOC		64
#define SLAVE_SNOC_CFG			65
#define SLAVE_SPDM			66
#define SLAVE_SYSTEM_IMEM		67
#define SLAVE_TLMM			68
#define SLAVE_USB_HS			69
#define SLAVE_VENUS_CFG			70
#define SNOC_BIMC_0_MAS			71
#define SNOC_BIMC_0_SLV			72
#define SNOC_BIMC_1_MAS			73
#define SNOC_BIMC_1_SLV			74
#define SNOC_INT_0			75
#define SNOC_INT_1			76
#define SNOC_INT_BIMC			77
#define SNOC_MM_INT_0			78
#define SNOC_MM_INT_1			79
#define SNOC_MM_INT_2			80
#define SNOC_MM_INT_BIMC		81
#define SNOC_PNOC_MAS			82
#define SNOC_PNOC_SLV			83
#define SNOC_QDSS_INT			84
#define SYSTEM_SLAVE_FAB_APPS		85

#define A0NOC_SNOC_MAS			86
#define A0NOC_SNOC_SLV			87
#define A1NOC_SNOC_MAS			88
#define A1NOC_SNOC_SLV			89
#define A2NOC_SNOC_MAS			90
#define A2NOC_SNOC_SLV			91
#define BIMC_SNOC_1_MAS			92
#define BIMC_SNOC_1_SLV			93
#define CNOC_A1NOC_MAS			94
#define CNOC_SNOC_SLV			95
#define MASTER_BLSP_2			96
#define MASTER_CNOC_MNOC_CFG		97
#define MASTER_CNOC_MNOC_MMSS_CFG	98
#define MASTER_CPP			99
#define MASTER_HMSS			100
#define MASTER_IPA			101
#define MASTER_MDP_PORT1		102
#define MASTER_PCIE			103
#define MASTER_PCIE_1			104
#define MASTER_PCIE_2			105
#define MASTER_QDSS_DAP			106
#define MASTER_ROTATOR			107
#define MASTER_SDCC_4			108
#define MASTER_SNOC_VMEM		109
#define MASTER_TSIF			110
#define MASTER_UFS			111
#define MASTER_USB3			112
#define MASTER_VIDEO_P0_OCMEM		113
#define MNOC_BIMC_MAS			114
#define MNOC_BIMC_SLV			115
#define PNOC_A1NOC_MAS			116
#define PNOC_A1NOC_SLV			117
#define SLAVE_A0NOC_CFG			118
#define SLAVE_A0NOC_MPU_CFG		119
#define SLAVE_A0NOC_SMMU_CFG		120
#define SLAVE_A1NOC_CFG			121
#define SLAVE_A1NOC_MPU_CFG		122
#define SLAVE_A1NOC_SMMU_CFG		123
#define SLAVE_A2NOC_CFG			124
#define SLAVE_A2NOC_MPU_CFG		125
#define SLAVE_A2NOC_SMMU_CFG		126
#define SLAVE_AHB2PHY			127
#define SLAVE_APPSS			128
#define SLAVE_BLSP_2			129
#define SLAVE_CAMERA_THROTTLE_CFG	130
#define SLAVE_CNOC_MNOC_CFG		131
#define SLAVE_CNOC_MNOC_MMSS_CFG	132
#define SLAVE_CPR_CFG			133
#define SLAVE_DCC_CFG			134
#define SLAVE_DISPLAY_THROTTLE_CFG	135
#define SLAVE_DSA_CFG			136
#define SLAVE_DSA_MPU_CFG		137
#define SLAVE_EBI1_PHY_CFG		138
#define SLAVE_HMSS_L3			139
#define SLAVE_LPASS_SMMU_CFG		140
#define SLAVE_MESSAGE_RAM		141
#define SLAVE_MISC_CFG			142
#define SLAVE_MMAGIC_CFG		143
#define SLAVE_MMSS_CLK_CFG		144
#define SLAVE_MNOC_MPU_CFG		145
#define SLAVE_OCIMEM			146
#define SLAVE_PCIE_0			147
#define SLAVE_PCIE_0_CFG		148
#define SLAVE_PCIE_1			149
#define SLAVE_PCIE_1_CFG		150
#define SLAVE_PCIE_2			151
#define SLAVE_PCIE20_AHB2PHY		152
#define SLAVE_PCIE_2_CFG		153
#define SLAVE_PDM			154
#define SLAVE_PIMEM			155
#define SLAVE_PIMEM_CFG			156
#define SLAVE_QDSS_RBCPR_APU_CFG	157
#define SLAVE_RBCPR_CX			158
#define SLAVE_RBCPR_MX			159
#define SLAVE_SDCC_2			160
#define SLAVE_SERVICE_MNOC		161
#define SLAVE_SMMU_CPP_CFG		162
#define SLAVE_SMMU_JPEG_CFG		163
#define SLAVE_SMMU_MDP_CFG		164
#define SLAVE_SMMU_ROTATOR_CFG		165
#define SLAVE_SMMU_VENUS_CFG		166
#define SLAVE_SMMU_VFE_CFG		167
#define SLAVE_SNOC_MPU_CFG		168
#define SLAVE_SNOC_VMEM			169
#define SLAVE_SSC_CFG			170
#define SLAVE_TCSR			171
#define SLAVE_TSIF			172
#define SLAVE_UFS_CFG			173
#define SLAVE_USB3			174
#define SLAVE_VENUS_THROTTLE_CFG	175
#define SLAVE_VMEM			176
#define SLAVE_VMEM_CFG			177
#define SNOC_BIMC_MAS			178
#define SNOC_BIMC_SLV			179
#define SNOC_CNOC_MAS			180
#define SNOC_CNOC_SLV			181

#endif
