#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
S_0000020acf426ae0 .scope module, "D_filp_flop_tb" "D_filp_flop_tb" 2 4;
 .timescale -12 -12;
v0000020acf46d5c0_0 .net "Q", 0 0, L_0000020acf4274f0;  1 drivers
v0000020acf46d480_0 .net "Q_hat", 0 0, L_0000020acf427720;  1 drivers
v0000020acf46cb20_0 .var "clk", 0 0;
v0000020acf46d700_0 .var "data_input", 0 0;
S_0000020acf426c70 .scope module, "Dff_test" "D_filp_flop" 2 11, 3 1 0, S_0000020acf426ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "data_input";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Q_hat";
L_0000020acf4276b0 .functor NOT 1, v0000020acf46d700_0, C4<0>, C4<0>, C4<0>;
L_0000020acf427410 .functor AND 1, v0000020acf46d700_0, v0000020acf46cb20_0, C4<1>, C4<1>;
L_0000020acf427480 .functor AND 1, L_0000020acf4276b0, v0000020acf46cb20_0, C4<1>, C4<1>;
L_0000020acf4278e0 .functor OR 1, L_0000020acf427480, L_0000020acf427720, C4<0>, C4<0>;
L_0000020acf4274f0 .functor NOT 1, L_0000020acf4278e0, C4<0>, C4<0>, C4<0>;
L_0000020acf427560 .functor OR 1, L_0000020acf427410, L_0000020acf4274f0, C4<0>, C4<0>;
L_0000020acf427720 .functor NOT 1, L_0000020acf427560, C4<0>, C4<0>, C4<0>;
v0000020acf4ebda0_0 .net "Q", 0 0, L_0000020acf4274f0;  alias, 1 drivers
v0000020acf4e6b70_0 .net "Q_hat", 0 0, L_0000020acf427720;  alias, 1 drivers
v0000020acf4eba20_0 .net *"_ivl_10", 0 0, L_0000020acf427560;  1 drivers
v0000020acf4eb860_0 .net *"_ivl_6", 0 0, L_0000020acf4278e0;  1 drivers
v0000020acf4e95d0_0 .net "clk", 0 0, v0000020acf46cb20_0;  1 drivers
v0000020acf417540_0 .net "d_and_c", 0 0, L_0000020acf427410;  1 drivers
v0000020acf426e00_0 .net "data_input", 0 0, v0000020acf46d700_0;  1 drivers
v0000020acf426ea0_0 .net "r_and_c", 0 0, L_0000020acf427480;  1 drivers
v0000020acf424a60_0 .net "reset", 0 0, L_0000020acf4276b0;  1 drivers
E_0000020acf4ea3f0 .event posedge, v0000020acf4e95d0_0;
    .scope S_0000020acf426c70;
T_0 ;
    %wait E_0000020acf4ea3f0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020acf426ae0;
T_1 ;
    %vpi_call 2 19 "$dumpfile", "tb_D_flip_flop.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020acf426ae0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000020acf426ae0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020acf46cb20_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000020acf46cb20_0;
    %inv;
    %store/vec4 v0000020acf46cb20_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000020acf426ae0;
T_3 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000020acf46d700_0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000020acf46d700_0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000020acf46d700_0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000020acf46d700_0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000020acf46d700_0;
    %delay 5, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D_filp_flop_tb.v";
    "./D_filp_flop.v";
