Design setup FAQs
-----------------

Includes/defines
^^^^^^^^^^^^^^^^

SVA+VHDL
^^^^^^^^

SystemVerilog Assertions (SVA)
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

**Q:** What subset of SVA is supported?

**A:** Refer to the SBY docs: `Supported SVA property syntax
<https://yosyshq.readthedocs.io/projects/sby/en/latest/verific.html#supported-sva-property-syntax>`_


Blackboxing
^^^^^^^^^^^
