* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 15 2024 12:53:26

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U712_CHIP_RAM.REFRESH_RST
T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_3
T_17_18_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_43
T_18_11_sp4_h_l_6
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_39
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_39
T_19_15_sp4_h_l_7
T_22_11_sp4_v_t_36
T_22_7_sp4_v_t_44
T_22_10_lc_trk_g0_4
T_22_10_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_43
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g2_3
T_20_11_input_2_3
T_20_11_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_1
T_18_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_44
T_18_10_sp4_v_t_44
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_44
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_1/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_4
T_19_13_lc_trk_g1_1
T_19_13_input_2_2
T_19_13_wire_logic_cluster/lc_2/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_44
T_15_14_sp4_h_l_3
T_16_14_lc_trk_g3_3
T_16_14_input_2_6
T_16_14_wire_logic_cluster/lc_6/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_44
T_18_10_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_1/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_39
T_16_15_lc_trk_g0_2
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_10
T_15_13_lc_trk_g0_7
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_1/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_6/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_9_sp4_v_t_37
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_4
T_22_9_sp4_v_t_41
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_5/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_10
T_17_13_lc_trk_g3_7
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_0
T_18_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_47
T_18_10_sp4_v_t_36
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_0/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_47
T_18_10_sp4_v_t_36
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_47
T_18_10_sp4_v_t_36
T_19_10_sp4_h_l_6
T_23_10_sp4_h_l_2
T_23_10_lc_trk_g0_7
T_23_10_wire_logic_cluster/lc_2/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_36
T_21_8_sp4_v_t_36
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_12_sp4_v_t_42
T_16_13_lc_trk_g3_2
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_12_sp4_v_t_42
T_16_13_lc_trk_g3_2
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g3_2
T_17_13_input_2_7
T_17_13_wire_logic_cluster/lc_7/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_47
T_18_10_sp4_v_t_36
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_12_sp4_v_t_42
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_2/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_43
T_19_9_sp4_v_t_43
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_2
T_17_17_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_41
T_18_10_sp4_v_t_41
T_18_11_lc_trk_g3_1
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g3_0
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_41
T_18_10_sp4_v_t_41
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_45
T_18_11_sp4_h_l_8
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_45
T_18_11_sp4_h_l_8
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_41
T_19_14_sp4_h_l_4
T_22_10_sp4_v_t_47
T_22_11_lc_trk_g3_7
T_22_11_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_41
T_18_10_sp4_v_t_41
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_45
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_45
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_45
T_16_13_lc_trk_g2_0
T_16_13_input_2_2
T_16_13_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_11_sp4_v_t_45
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_1
T_17_10_wire_logic_cluster/lc_1/out
T_17_10_sp4_h_l_7
T_19_10_lc_trk_g3_2
T_19_10_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5
T_18_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6
T_18_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g2_6
T_17_10_wire_logic_cluster/lc_1/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g1_6
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_0
T_17_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_10
T_19_10_lc_trk_g2_2
T_19_10_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_2
T_18_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_5/in_0

T_18_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1
T_18_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4
T_18_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

T_18_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_0
T_18_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g2_0
T_17_10_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3
T_18_10_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_1_cascade_
T_19_17_wire_logic_cluster/lc_2/ltout
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_107
T_20_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1
T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g3_4
T_17_17_input_2_5
T_17_17_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g2_4
T_17_18_input_2_4
T_17_18_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_input_2_4
T_18_17_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_5
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0
T_19_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_5/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g2_6
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_4/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_6/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_7/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_18_lc_trk_g3_7
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_4/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g0_6
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_0/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_0/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_2/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_16_17_lc_trk_g1_7
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_4/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_19_lc_trk_g0_4
T_19_19_input_2_6
T_19_19_wire_logic_cluster/lc_6/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_0/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_4/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g2_6
T_19_17_input_2_6
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0
T_19_17_wire_logic_cluster/lc_4/out
T_17_17_sp4_h_l_5
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_cascade_
T_19_17_wire_logic_cluster/lc_3/ltout
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_124
T_18_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_2
T_20_17_sp4_v_t_39
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_2
T_20_17_sp4_v_t_39
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.N_61
T_17_17_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_3
T_19_18_lc_trk_g3_3
T_19_18_input_2_2
T_19_18_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_1
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_108
T_18_18_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_45
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4
T_18_18_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_46
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6
T_18_18_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g0_7
T_19_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7
T_18_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_sp4_h_l_1
T_19_18_lc_trk_g2_1
T_19_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_1
T_19_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_i
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_sp4_h_l_3
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_2/cen

T_18_17_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_43
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : U712_CHIP_RAM.REFRESH_CYCLEZ0
T_20_17_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.REFRESH_CYCLE_STARTZ0
T_20_17_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_0/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER46
T_19_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g1_0
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

T_19_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g0_0
T_19_17_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_16_18_sp12_h_l_0
T_17_18_lc_trk_g1_4
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

T_19_18_wire_logic_cluster/lc_0/out
T_16_18_sp12_h_l_0
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g2_0
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5
T_18_18_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_47
T_19_16_lc_trk_g2_7
T_19_16_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_a3_1_cascade_
T_20_18_wire_logic_cluster/lc_6/ltout
T_20_18_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_a3_2_1
T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2
T_19_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_1/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_9
T_16_15_sp4_v_t_44
T_15_17_lc_trk_g2_1
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.N_63
T_20_18_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_42
T_17_17_sp4_h_l_1
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_3/in_3

T_20_18_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_7/in_1

T_20_18_wire_logic_cluster/lc_5/out
T_18_18_sp4_h_l_7
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_4/in_3

T_20_18_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g1_5
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3
T_19_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g3_4
T_20_17_input_2_5
T_20_17_wire_logic_cluster/lc_5/in_2

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g3_4
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

T_19_18_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_0/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGUREDZ0
T_20_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_0
T_18_17_sp4_v_t_37
T_18_18_lc_trk_g3_5
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_20_17_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_5
T_17_17_sp4_v_t_46
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_5
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_4/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_5
T_17_17_sp4_v_t_46
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_5
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_2/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.CPU_CYCLE_STARTZ0
T_15_19_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_19_sp4_h_l_11
T_15_19_lc_trk_g1_6
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_DBR_SYNC
T_16_18_wire_logic_cluster/lc_3/out
T_16_17_sp4_v_t_38
T_17_17_sp4_h_l_8
T_19_17_lc_trk_g2_5
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM_DBR_SYNC_1
T_16_19_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_13_18_sp4_h_l_11
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_13_18_sp4_h_l_11
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.N_77_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_127
T_19_18_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_7/in_0

T_19_18_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_5/out
T_11_18_sp12_h_l_1
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_4/in_3

End 

Net : U712_REG_SM_DBR_SYNC_0
T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_13_19_sp12_h_l_0
T_12_7_sp12_v_t_23
T_12_18_lc_trk_g2_3
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_13_19_sp12_h_l_0
T_14_19_sp4_h_l_3
T_13_15_sp4_v_t_45
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_ns_1_2
T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.N_51
T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.N_65_cascade_
T_17_17_wire_logic_cluster/lc_3/ltout
T_17_17_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_158_0
T_17_17_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g2_7
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_a3_1_0
T_18_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.N_63_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_121
T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_3/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g0_7
T_20_17_wire_logic_cluster/lc_6/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.N_80_cascade_
T_19_18_wire_logic_cluster/lc_2/ltout
T_19_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_66
T_20_17_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_50
T_19_18_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER16_2_0_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_65
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_6
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2
T_19_17_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_104_1
T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_80
T_19_18_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER49_4_0_cascade_
T_17_18_wire_logic_cluster/lc_1/ltout
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER49_4_1_a3_0
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_40
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER49_4_0_0
T_17_18_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.N_67
T_17_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_8
T_19_18_lc_trk_g2_0
T_19_18_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_6/in_1

T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_40
T_18_17_sp4_h_l_10
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_40
T_18_17_sp4_h_l_10
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_37
T_18_16_sp4_h_l_5
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER18_0
T_18_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5_cascade_
T_18_18_wire_logic_cluster/lc_0/ltout
T_18_18_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_60
T_19_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER18_0
T_17_18_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_77
T_19_17_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_3/in_1

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g2_1
T_19_17_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER49_4_0
T_17_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.C3_SYNCZ0Z_0
T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_14_18_lc_trk_g1_5
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.N_173_0
T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_19_16_sp4_h_l_10
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.N_162_0
T_14_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_50_cascade_
T_19_18_wire_logic_cluster/lc_3/ltout
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_86
T_12_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.N_120
T_11_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.N_73
T_13_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.C1_SYNCZ0Z_0
T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_13_c6
T_19_16_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_39
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_39
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_13_c4
T_19_17_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.N_99_cascade_
T_17_18_wire_logic_cluster/lc_0/ltout
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_135
T_20_17_wire_logic_cluster/lc_5/out
T_19_17_sp4_h_l_2
T_18_17_sp4_v_t_45
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_5/out
T_19_17_sp4_h_l_2
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_5/out
T_12_17_sp12_h_l_1
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER39_2
T_19_19_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/in_0

T_19_19_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.DMA_CYCLE_STARTZ0
T_18_20_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_42
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_15_17_sp4_h_l_11
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_15_17_sp4_h_l_11
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_122
T_19_18_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7
T_18_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g0_7
T_19_10_input_2_7
T_19_10_wire_logic_cluster/lc_7/in_2

T_18_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER49_2_0_cascade_
T_20_17_wire_logic_cluster/lc_0/ltout
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.un1_CMA31_0_i
T_18_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.un1_CMA31_0_i_0
T_19_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_41
T_20_11_sp4_v_t_37
T_20_7_sp4_v_t_38
T_20_11_lc_trk_g1_3
T_20_11_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_4/cen

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/cen

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/cen

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/cen

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_3
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_3
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_16_14_sp4_h_l_6
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/cen

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_16_14_sp4_h_l_6
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/cen

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_16_14_sp4_h_l_6
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/cen

T_19_16_wire_logic_cluster/lc_4/out
T_19_8_sp12_v_t_23
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER39_0
T_19_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : U712_REG_SM.C3_SYNCZ0Z_1
T_13_17_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_input_2_5
T_14_17_wire_logic_cluster/lc_5/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.N_68_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_7_sqmuxa
T_18_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_7/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.C3_SYNCZ0Z_2
T_13_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER18_0_cascade_
T_17_18_wire_logic_cluster/lc_5/ltout
T_17_18_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_m2_3_cascade_
T_17_18_wire_logic_cluster/lc_6/ltout
T_17_18_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_61_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.C1_SYNCZ0Z_2
T_13_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5
T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_4/in_1

End 

Net : U712_REG_SM.C1_SYNCZ0Z_1
T_13_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.N_117
T_13_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_3
T_15_18_sp4_h_l_6
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.N_171_0
T_14_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_7/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_3/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_68
T_13_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : U712_REG_SM.un1_LDS_OUT_0_sqmuxa_1_0
T_15_17_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.N_37
T_16_14_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_42
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_5
T_17_15_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_3/in_0

End 

Net : CPU_CYCLEm
T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_17_15_lc_trk_g2_5
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_17_13_sp4_h_l_4
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_4
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_16_sp4_h_l_6
T_20_16_sp4_v_t_46
T_20_18_lc_trk_g3_3
T_20_18_input_2_4
T_20_18_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_17_13_sp4_h_l_4
T_17_13_lc_trk_g0_1
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_17_13_sp4_h_l_9
T_20_9_sp4_v_t_44
T_19_12_lc_trk_g3_4
T_19_12_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_16_sp4_h_l_6
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g2_5
T_16_14_input_2_1
T_16_14_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_17_13_sp4_h_l_4
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_4
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_14_18_sp4_h_l_1
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_41
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_16_sp4_h_l_6
T_20_16_sp4_v_t_46
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_13_16_sp4_h_l_1
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.N_183_1
T_14_18_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_45
T_15_16_sp4_h_l_8
T_19_16_sp4_h_l_11
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.DS_EN_0_sqmuxa_1_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_39
T_19_12_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_7
T_19_13_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_67_cascade_
T_17_18_wire_logic_cluster/lc_4/ltout
T_17_18_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_2_0_a3_1_0_cascade_
T_18_17_wire_logic_cluster/lc_6/ltout
T_18_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_0
T_23_14_wire_logic_cluster/lc_5/out
T_22_14_sp4_h_l_2
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_0/in_3

T_23_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESS5_0
T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_1
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_6
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_1
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_6
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_1
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_6
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_1
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_6
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_1
T_20_10_sp4_v_t_42
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_0/cen

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_1
T_20_14_sp4_v_t_43
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_1/cen

T_21_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_44
T_19_16_sp4_h_l_2
T_18_12_sp4_v_t_42
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_7/cen

T_21_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_44
T_19_16_sp4_h_l_2
T_18_12_sp4_v_t_42
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_7/cen

T_21_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_5
T_20_10_sp4_v_t_47
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

End 

Net : U712_REG_SM.N_165_0
T_14_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_37
T_15_16_sp4_h_l_0
T_19_16_sp4_h_l_3
T_19_16_lc_trk_g0_6
T_19_16_input_2_6
T_19_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_135_cascade_
T_20_17_wire_logic_cluster/lc_5/ltout
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_162_0_cascade_
T_14_18_wire_logic_cluster/lc_2/ltout
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CYCLE_TERM.N_45_0_0_en_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : CPU_TACKm
T_14_17_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g2_4
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CYCLE_TERM.TACK_EN6_0
T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CYCLE_TERM.N_45_0_0_en_0
T_13_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_0/cen

End 

Net : U712_REG_SM.N_167_0
T_14_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_REG_SM.N_165_0_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : REG_TACK
T_14_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.DS_EN_0_sqmuxa_1
T_15_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER49_0_a3_0
T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6
T_18_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : U712_REG_SM.un1_STATE_COUNT_5_0_1
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.N_73_cascade_
T_13_18_wire_logic_cluster/lc_2/ltout
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5
T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_38
T_16_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_3
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_6_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_132
T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_3
T_16_18_wire_logic_cluster/lc_1/out
T_12_18_sp12_h_l_1
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_12_18_sp12_h_l_1
T_12_18_sp4_h_l_0
T_11_14_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g0_1
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_0
T_19_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_0/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g2_3
T_18_20_input_2_3
T_18_20_wire_logic_cluster/lc_3/in_2

T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESS4_0
T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_18_sp4_h_l_1
T_18_14_sp4_v_t_43
T_19_14_sp4_h_l_6
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_18_sp4_h_l_1
T_18_14_sp4_v_t_43
T_19_14_sp4_h_l_6
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_18_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_14_sp4_h_l_6
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_18_sp4_h_l_1
T_18_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_0/out
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_36
T_16_16_sp4_h_l_7
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_18_20_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_36
T_16_16_sp4_h_l_7
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_18_20_wire_logic_cluster/lc_0/out
T_18_8_sp12_v_t_23
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_20_wire_logic_cluster/lc_0/out
T_18_8_sp12_v_t_23
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_1
T_22_14_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g2_3
T_21_14_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_1
T_19_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_0/in_1

T_19_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7
T_19_14_wire_logic_cluster/lc_0/out
T_16_14_sp12_h_l_0
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.DMA_CYCLE_7
T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_8
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.N_78
T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_3/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_1/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_15_17_sp12_h_l_0
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_ns_1_1
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.N_32
T_17_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_0_cascade_
T_17_13_wire_logic_cluster/lc_1/ltout
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.N_54_cascade_
T_14_17_wire_logic_cluster/lc_6/ltout
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.N_173_0_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_8
T_19_14_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.N_35
T_16_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_3_cascade_
T_16_15_wire_logic_cluster/lc_4/ltout
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_1_cascade_
T_15_13_wire_logic_cluster/lc_1/ltout
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_33
T_15_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.N_47
T_20_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_1_sqmuxa_2_cascade_
T_20_18_wire_logic_cluster/lc_2/ltout
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7
T_20_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_36_cascade_
T_17_16_wire_logic_cluster/lc_5/ltout
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_4
T_18_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_5
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_9_17_sp12_h_l_0
T_10_17_lc_trk_g1_4
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.CMA_5_3_ns_1_2_cascade_
T_16_14_wire_logic_cluster/lc_1/ltout
T_16_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_34
T_16_14_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_6
T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_6
T_12_17_sp4_h_l_2
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.un1_STATE_COUNT_5_0_1_cascade_
T_14_17_wire_logic_cluster/lc_1/ltout
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1
T_18_13_wire_logic_cluster/lc_1/out
T_14_13_sp12_h_l_1
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1
T_18_15_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_39
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_1
T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_3/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_0/in_3

End 

Net : DMA_CYCLEm
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_sp4_h_l_5
T_21_15_sp4_v_t_40
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_sp4_h_l_5
T_21_15_sp4_v_t_40
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_7/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_19_17_sp4_v_t_44
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_sp4_h_l_5
T_21_19_sp4_v_t_40
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_5_0_8
T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_7_sqmuxa_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.RnW_m
T_14_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_7
T_16_18_lc_trk_g3_2
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.WRITE_CYCLEZ0
T_20_18_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_7/in_1

T_20_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6
T_17_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3
T_16_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_45
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.CPU_TACK_6
T_14_18_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4
T_16_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2
T_15_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4
T_19_15_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3
T_17_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0
T_18_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_0
T_13_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5
T_17_15_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g2_4
T_18_16_input_2_6
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_4
T_13_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2
T_17_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_2
T_13_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATE_srsts_0_a3_0_0_0
T_14_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_3
T_13_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.CMA_5_0_8_cascade_
T_18_14_wire_logic_cluster/lc_3/ltout
T_18_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0
T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_17_18_sp12_v_t_23
T_17_19_lc_trk_g3_7
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_2
T_15_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_4
T_13_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_1/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.REFRESHZ0
T_19_10_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_47
T_20_13_sp4_v_t_36
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8
T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_4/in_0

End 

Net : CLK40_OUT_i
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_6/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_2/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_7/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_6_9_sp12_h_l_0
T_11_9_sp4_h_l_7
T_10_9_sp4_v_t_42
T_10_13_sp4_v_t_38
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_5/in_0

End 

Net : U712_REG_SM.N_188_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_0
T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_1
T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_2/in_3

End 

Net : DBENn_c
T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_17_1_sp12_v_t_23
T_6_1_sp12_h_l_0
T_9_1_sp4_h_l_5
T_8_0_span4_vert_10
T_8_0_lc_trk_g0_2
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : ASn_c
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_5/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_7_18_sp12_h_l_1
T_6_18_sp12_v_t_22
T_6_27_sp4_v_t_36
T_6_31_sp4_v_t_36
T_2_33_span4_horz_r_0
T_5_33_lc_trk_g0_4
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_sp12_h_l_1
T_26_18_sp12_v_t_22
T_26_27_sp4_v_t_36
T_26_31_sp4_v_t_36
T_26_33_span4_horz_r_0
T_29_33_lc_trk_g0_4
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_REG_SM.DS_ENZ0
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_46
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_46
T_17_21_sp4_h_l_11
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_0/in_0

End 

Net : REG_CYCLEm
T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_2
T_14_13_sp4_v_t_45
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_16_17_sp4_h_l_10
T_19_17_sp4_v_t_38
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_16_17_sp4_h_l_10
T_19_17_sp4_v_t_38
T_20_21_sp4_h_l_9
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_3/in_0

End 

Net : TACK_OUTn
T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_2/out
T_13_17_sp12_v_t_23
T_2_29_sp12_h_l_0
T_0_29_span4_horz_1
T_0_25_span4_vert_t_12
T_0_27_lc_trk_g1_0
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBDIR_c
T_19_16_wire_logic_cluster/lc_0/out
T_19_16_lc_trk_g0_0
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp12_v_t_23
T_19_21_lc_trk_g2_7
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_0/out
T_16_16_sp12_h_l_0
T_15_4_sp12_v_t_23
T_15_4_sp4_v_t_45
T_12_4_sp4_h_l_8
T_11_0_span4_vert_45
T_11_0_lc_trk_g0_5
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM.UDS_OUTZ0
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_37
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.LDS_OUTZ0
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_10
T_19_19_sp4_v_t_38
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_6
T_18_10_wire_logic_cluster/lc_6/cout
T_18_10_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_5
T_18_10_wire_logic_cluster/lc_5/cout
T_18_10_wire_logic_cluster/lc_6/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_4
T_18_10_wire_logic_cluster/lc_4/cout
T_18_10_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_3
T_18_10_wire_logic_cluster/lc_3/cout
T_18_10_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_2
T_18_10_wire_logic_cluster/lc_2/cout
T_18_10_wire_logic_cluster/lc_3/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_1
T_18_10_wire_logic_cluster/lc_1/cout
T_18_10_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_0
T_18_10_wire_logic_cluster/lc_0/cout
T_18_10_wire_logic_cluster/lc_1/in_3

Net : A_c_10
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_12_12_sp4_h_l_7
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_11
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_16
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_4
T_11_11_sp12_h_l_0
T_14_11_sp4_h_l_5
T_17_11_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_13
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_16
T_5_11_sp12_h_l_0
T_14_11_sp4_h_l_11
T_17_11_sp4_v_t_41
T_17_15_sp4_v_t_42
T_17_16_lc_trk_g3_2
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_14
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_39
T_17_10_sp4_v_t_39
T_16_14_lc_trk_g1_2
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_15
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_5_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_7_5_sp12_h_l_0
T_16_5_sp4_h_l_11
T_19_5_sp4_v_t_46
T_19_9_sp4_v_t_46
T_19_12_lc_trk_g0_6
T_19_12_input_2_2
T_19_12_wire_logic_cluster/lc_2/in_2

End 

Net : A_c_17
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_19_13_sp4_v_t_40
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_4/in_1

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_7_4_sp12_h_l_0
T_16_4_sp4_h_l_11
T_19_4_sp4_v_t_41
T_19_8_sp4_v_t_37
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_19
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_5_4_sp12_h_l_0
T_16_4_sp12_v_t_23
T_16_10_sp4_v_t_39
T_17_14_sp4_h_l_8
T_18_14_lc_trk_g2_0
T_18_14_input_2_6
T_18_14_wire_logic_cluster/lc_6/in_2

End 

Net : A_c_2
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_17_11_sp4_v_t_46
T_17_13_lc_trk_g2_3
T_17_13_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_3
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_12
T_6_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_2/in_1

End 

Net : AWEn_c
T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_29_sp12_v_t_23
T_9_29_sp12_h_l_0
T_20_17_sp12_v_t_23
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_4/in_3

T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_25_sp12_v_t_23
T_9_25_sp12_h_l_0
T_20_13_sp12_v_t_23
T_20_13_sp4_v_t_45
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_0/in_0

End 

Net : U712_BYTE_ENABLE.un2_CUUBEnZ0_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : U712_BYTE_ENABLE.un2_CUMBEnZ0_cascade_
T_17_20_wire_logic_cluster/lc_0/ltout
T_17_20_wire_logic_cluster/lc_1/in_2

End 

Net : U712_BYTE_ENABLE.un2_CLMBEnZ0_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : U712_BYTE_ENABLE.un2_CLLBEnZ0_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : U712_BYTE_ENABLE.LW_TRANS_0
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_7
T_17_20_lc_trk_g2_2
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_7
T_17_20_lc_trk_g2_2
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_7
T_17_20_lc_trk_g2_2
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_7
T_17_20_lc_trk_g2_2
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : U712_BYTE_ENABLE.LLBE_0_0_tz
T_16_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : TSn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_3/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_13_19_sp4_h_l_7
T_16_15_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_13_19_sp4_h_l_7
T_16_15_sp4_v_t_36
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : TACK_EN_i_ess
T_12_20_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_4/in_0

End 

Net : SIZ_c_1
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_12_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_17_18_sp4_v_t_37
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_6/in_3

End 

Net : SIZ_c_0
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_5_30_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_18_sp4_v_t_45
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_1/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_5_30_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_5_30_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_2/in_0

End 

Net : RnW_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_2/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_20_lc_trk_g2_7
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_17_sp4_v_t_47
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_1/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_17_sp4_v_t_47
T_12_17_sp4_h_l_4
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_6/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_17_sp4_v_t_47
T_12_17_sp4_h_l_4
T_16_17_sp4_h_l_4
T_19_17_sp4_v_t_41
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_3/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_17_19_sp4_h_l_3
T_20_15_sp4_v_t_38
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_4/in_0

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_glb2local_0
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_0/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_glb2local_1
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_2/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_glb2local_3
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_2/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_glb2local_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_glb2local_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_3/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_glb2local_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_7/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_glb2local_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_glb2local_1
T_19_18_lc_trk_g0_5
T_19_18_wire_logic_cluster/lc_2/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_glb2local_0
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_glb2local_0
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_0/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_10_wire_logic_cluster/lc_5/s_r

End 

Net : RESETn_c_i
T_16_25_wire_logic_cluster/lc_2/out
T_16_23_sp12_v_t_23
T_16_33_lc_trk_g1_4
T_16_33_wire_gbuf/in

End 

Net : RESETn_c
T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_0/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_30_17_sp4_h_l_5
T_26_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_21_17_sp4_v_t_45
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_3/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_6/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_30_17_sp4_h_l_5
T_26_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_18_17_sp4_h_l_8
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_30_17_sp4_h_l_5
T_26_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_18_17_sp4_h_l_8
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_19_13_sp4_v_t_42
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_19_17_sp4_v_t_36
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_30_17_sp4_h_l_5
T_26_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_30_17_sp4_h_l_5
T_26_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_4
T_13_17_sp4_v_t_41
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_30_17_sp4_h_l_5
T_26_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_4
T_13_17_sp4_v_t_41
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_5/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_2/in_3

End 

Net : REGSPACEn_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_13_11_sp4_h_l_7
T_16_11_sp4_v_t_37
T_16_15_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_7/in_1

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_13_11_sp4_h_l_7
T_16_11_sp4_v_t_37
T_16_15_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : RASn_c
T_22_11_wire_logic_cluster/lc_1/out
T_22_11_sp4_h_l_7
T_25_7_sp4_v_t_36
T_25_3_sp4_v_t_44
T_25_0_span4_vert_24
T_25_0_lc_trk_g0_0
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAS1n_c
T_33_14_wire_io_cluster/io_1/D_IN_0
T_23_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_5/in_3

End 

Net : RAS0n_c
T_33_15_wire_io_cluster/io_0/D_IN_0
T_25_15_sp12_h_l_0
T_24_15_sp12_v_t_23
T_24_13_sp4_v_t_47
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_5/in_1

T_33_15_wire_io_cluster/io_0/D_IN_0
T_25_15_sp12_h_l_0
T_24_15_sp4_h_l_1
T_20_15_sp4_h_l_1
T_19_11_sp4_v_t_36
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_6/in_0

End 

Net : RAMENn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_10_33_span4_horz_r_2
T_6_33_span4_horz_r_2
T_6_33_lc_trk_g0_2
T_6_33_wire_io_cluster/io_0/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_11_19_sp12_v_t_23
T_12_19_sp12_h_l_0
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_3/in_1

End 

Net : N_677_i
T_11_21_wire_logic_cluster/lc_4/out
T_4_21_sp12_h_l_0
T_3_21_sp12_v_t_23
T_3_23_sp4_v_t_43
T_0_27_span4_horz_19
T_0_27_lc_trk_g1_3
T_0_27_wire_io_cluster/io_1/OUT_ENB

End 

Net : DRDENn_c
T_20_21_wire_logic_cluster/lc_3/out
T_20_20_sp12_v_t_22
T_21_20_sp12_h_l_1
T_32_20_sp12_v_t_22
T_32_29_sp4_v_t_36
T_28_33_span4_horz_r_0
T_31_33_lc_trk_g1_4
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DRDDIR_0_i
T_19_21_wire_logic_cluster/lc_3/out
T_19_20_sp12_v_t_22
T_20_20_sp12_h_l_1
T_31_20_sp12_v_t_22
T_31_27_sp4_v_t_38
T_32_31_sp4_h_l_3
T_33_31_lc_trk_g0_6
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : DRA_c_8
T_33_15_wire_io_cluster/io_1/D_IN_0
T_23_15_sp12_h_l_0
T_22_15_sp4_h_l_1
T_21_11_sp4_v_t_43
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_0/in_0

T_33_15_wire_io_cluster/io_1/D_IN_0
T_31_15_sp12_h_l_0
T_19_15_sp12_h_l_0
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_4/in_0

End 

Net : DRA_c_7
T_33_16_wire_io_cluster/io_0/D_IN_0
T_33_16_span12_horz_0
T_21_16_sp12_h_l_0
T_20_16_sp4_h_l_1
T_19_12_sp4_v_t_36
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_0/in_3

T_33_16_wire_io_cluster/io_0/D_IN_0
T_33_16_span12_horz_0
T_21_16_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_13_lc_trk_g3_7
T_20_13_wire_logic_cluster/lc_7/in_3

End 

Net : DRA_c_6
T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_18_7_sp12_v_t_23
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_7/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_18_7_sp12_v_t_23
T_18_13_sp4_v_t_39
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : DRA_c_5
T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_17_12_sp4_v_t_44
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_4/in_3

T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_17_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_7/in_0

End 

Net : DRA_c_4
T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_13_sp4_v_t_41
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_2/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_29_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : DRA_c_3
T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_18_21_sp4_h_l_1
T_17_17_sp4_v_t_36
T_17_13_sp4_v_t_41
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_4/in_0

T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_18_21_sp4_h_l_1
T_17_17_sp4_v_t_36
T_17_13_sp4_v_t_41
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_0/in_0

End 

Net : DRA_c_2
T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_18_11_sp12_v_t_23
T_18_13_sp4_v_t_43
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_1/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_27_23_sp12_h_l_0
T_26_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_16_11_sp4_h_l_3
T_15_11_sp4_v_t_44
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/in_3

End 

Net : DRA_c_1
T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_15_sp12_v_t_23
T_15_15_sp12_h_l_0
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_1/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_19_27_sp12_h_l_0
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_1/in_0

End 

Net : DRA_c_0
T_33_28_wire_io_cluster/io_0/D_IN_0
T_25_28_sp12_h_l_0
T_24_16_sp12_v_t_23
T_24_18_sp4_v_t_43
T_21_18_sp4_h_l_6
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_0/in_0

T_33_28_wire_io_cluster/io_0/D_IN_0
T_29_28_sp12_h_l_0
T_28_16_sp12_v_t_23
T_17_16_sp12_h_l_0
T_20_16_sp4_h_l_5
T_19_12_sp4_v_t_40
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_2/in_3

End 

Net : DBRn_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_0/in_3

End 

Net : CUUBEn_c
T_17_20_wire_logic_cluster/lc_7/out
T_17_15_sp12_v_t_22
T_18_15_sp12_h_l_1
T_29_3_sp12_v_t_22
T_29_10_sp4_v_t_38
T_30_10_sp4_h_l_3
T_33_10_lc_trk_g1_6
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : CUMBEn_c
T_17_20_wire_logic_cluster/lc_1/out
T_17_17_sp12_v_t_22
T_17_5_sp12_v_t_22
T_18_5_sp12_h_l_1
T_26_5_sp4_h_l_8
T_29_1_sp4_v_t_45
T_30_1_sp4_h_l_8
T_33_1_lc_trk_g0_5
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : CRCSn_c
T_22_10_wire_logic_cluster/lc_5/out
T_21_10_sp4_h_l_2
T_24_6_sp4_v_t_39
T_24_2_sp4_v_t_39
T_24_0_span4_vert_15
T_24_0_lc_trk_g0_7
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_9
T_18_14_wire_logic_cluster/lc_6/out
T_17_14_sp12_h_l_0
T_26_14_sp4_h_l_11
T_29_10_sp4_v_t_40
T_29_6_sp4_v_t_36
T_30_6_sp4_h_l_6
T_33_6_lc_trk_g1_3
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_8
T_18_14_wire_logic_cluster/lc_4/out
T_18_6_sp12_v_t_23
T_19_6_sp12_h_l_0
T_26_6_sp4_h_l_9
T_30_6_sp4_h_l_0
T_33_2_span4_vert_t_14
T_33_5_lc_trk_g1_6
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM.LDS_OUT_2_0_0
T_15_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : CMA_c_7
T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp12_h_l_1
T_27_11_sp4_h_l_10
T_31_11_sp4_h_l_1
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_5_lc_trk_g0_0
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_6
T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_19_7_sp12_h_l_1
T_30_0_span12_vert_13
T_30_4_sp4_v_t_36
T_31_4_sp4_h_l_1
T_33_4_lc_trk_g0_1
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_5
T_17_13_wire_logic_cluster/lc_7/out
T_17_8_sp12_v_t_22
T_18_8_sp12_h_l_1
T_26_8_sp4_h_l_8
T_29_4_sp4_v_t_39
T_30_4_sp4_h_l_7
T_33_4_lc_trk_g0_2
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_4
T_17_16_wire_logic_cluster/lc_6/out
T_17_10_sp12_v_t_23
T_18_10_sp12_h_l_0
T_29_0_span12_vert_19
T_29_0_span4_vert_43
T_29_0_span4_horz_r_3
T_33_3_lc_trk_g0_7
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_3
T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_18_7_sp12_h_l_1
T_29_0_span12_vert_13
T_29_2_sp4_v_t_38
T_30_2_sp4_h_l_3
T_33_2_lc_trk_g1_6
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_2
T_16_13_wire_logic_cluster/lc_7/out
T_16_8_sp12_v_t_22
T_16_0_span12_vert_14
T_16_0_span4_vert_31
T_12_0_span4_horz_r_1
T_15_0_lc_trk_g0_5
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_10
T_20_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_6
T_24_7_sp4_v_t_43
T_24_3_sp4_v_t_43
T_24_0_span4_vert_26
T_24_0_lc_trk_g0_2
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_1
T_16_13_wire_logic_cluster/lc_3/out
T_16_12_sp12_v_t_22
T_16_0_span12_vert_22
T_16_0_lc_trk_g0_6
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_0
T_16_13_wire_logic_cluster/lc_2/out
T_11_13_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_0_span12_vert_0
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLMBEn_c
T_17_20_wire_logic_cluster/lc_5/out
T_17_13_sp12_v_t_22
T_18_13_sp12_h_l_1
T_29_1_sp12_v_t_22
T_29_2_sp4_v_t_44
T_30_2_sp4_h_l_9
T_33_2_lc_trk_g0_4
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLLBEn_c
T_17_20_wire_logic_cluster/lc_3/out
T_11_20_sp12_h_l_1
T_10_8_sp12_v_t_22
T_10_0_span12_vert_14
T_10_0_span4_vert_31
T_10_0_span4_horz_r_1
T_12_0_lc_trk_g0_1
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK80_OUT_i_i
T_6_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_6
T_4_3_sp4_v_t_43
T_4_0_span4_vert_26
T_4_0_lc_trk_g1_2
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_7_glb2local_0
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_7/in_3

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

End 

Net : CLK40_OUT_i_i
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_0_16_span12_horz_6
T_0_16_lc_trk_g1_6
T_0_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK40_IN_c
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_16
T_4_5_sp12_v_t_23
T_5_5_sp12_h_l_0
T_10_5_sp4_h_l_7
T_13_1_sp4_v_t_42
T_13_0_span4_vert_3
T_13_0_lc_trk_g0_3
T_16_0_wire_pll/REFERENCECLK

End 

Net : CASn_c
T_22_11_wire_logic_cluster/lc_5/out
T_22_4_sp12_v_t_22
T_23_4_sp12_h_l_1
T_25_4_sp4_h_l_2
T_28_0_span4_vert_39
T_28_0_lc_trk_g1_7
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CASUn_c
T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_21_30_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_18_sp4_v_t_45
T_19_20_lc_trk_g2_0
T_19_20_wire_logic_cluster/lc_3/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_21_30_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_20_sp4_v_t_43
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_5/in_1

T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_21_30_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_20_sp4_v_t_43
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_7/in_1

End 

Net : CONSTANT_ONE_NET
T_24_10_wire_logic_cluster/lc_5/out
T_25_6_sp4_v_t_46
T_26_6_sp4_h_l_4
T_30_6_sp4_h_l_4
T_33_6_lc_trk_g0_1
T_33_6_wire_io_cluster/io_1/D_OUT_0

T_24_10_wire_logic_cluster/lc_5/out
T_24_8_sp4_v_t_39
T_21_8_sp4_h_l_8
T_20_4_sp4_v_t_45
T_20_0_span4_vert_41
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

End 

Net : CASLn_c
T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_20_17_sp4_h_l_11
T_19_17_sp4_v_t_46
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_3/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_31_29_sp12_h_l_0
T_19_29_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_19_sp4_v_t_43
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_3/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_31_29_sp12_h_l_0
T_19_29_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_19_sp4_v_t_43
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_2/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_3/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_14_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_6/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_14_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_4/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_14_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_6/in_1

End 

Net : C3_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_8_21_sp4_h_l_5
T_11_17_sp4_v_t_46
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : C1_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

End 

Net : C1_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_17_sp4_v_t_47
T_0_17_span4_horz_4
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_9
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_8
T_9_16_sp12_h_l_0
T_14_16_sp4_h_l_7
T_17_12_sp4_v_t_36
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_1
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_2/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_4/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_0/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.UDS_OUT_2_0_0
T_15_20_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_8
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_7_17_sp12_h_l_0
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_7
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_40
T_14_14_sp4_h_l_10
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_6
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_14_18_sp4_h_l_9
T_17_14_sp4_v_t_38
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_5
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_5_20_sp12_h_l_0
T_16_8_sp12_v_t_23
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_4
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_12_sp4_v_t_37
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_2/in_1

End 

Net : U712_REG_SM_un1_LDSn_i
T_18_21_wire_logic_cluster/lc_0/out
T_15_21_sp12_h_l_0
T_26_21_sp12_v_t_23
T_26_25_sp4_v_t_41
T_26_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_28_33_lc_trk_g0_1
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM_un1_UDSn_i
T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_27_21_sp4_v_t_47
T_27_25_sp4_v_t_43
T_27_29_sp4_v_t_44
T_27_33_lc_trk_g1_1
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : VBENn_c
T_14_16_wire_logic_cluster/lc_2/out
T_14_6_sp12_v_t_23
T_14_4_sp4_v_t_47
T_14_0_span4_vert_43
T_10_0_span4_horz_r_3
T_12_0_lc_trk_g1_3
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : WEn_c
T_23_10_wire_logic_cluster/lc_2/out
T_24_10_sp4_h_l_4
T_28_10_sp4_h_l_4
T_31_6_sp4_v_t_47
T_31_2_sp4_v_t_36
T_32_2_sp4_h_l_6
T_31_0_span4_horz_r_3
T_33_1_lc_trk_g1_7
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_14_4_0_
