#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr  4 01:58:52 2025
# Process ID: 25404
# Current directory: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18196 C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.xpr
# Log file: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/vivado.log
# Journal file: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.797 ; gain = 142.762
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:394]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:400]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:406]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:445]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Address_generate_2> not found while processing module instance <AG2> [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:558]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1524.938 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse -scan_for_includes C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:288]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:379]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:380]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:430]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'addr_adder' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'last_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:563]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'star_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:564]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:69]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:123]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:372]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1524.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MLDSA_tb_behav -key {Behavioral:sim_1:Functional:MLDSA_tb} -tclbatch {MLDSA_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav.wcfg} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/KKC/sha_en was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/KKC/sha_type was not found in the design.
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/data_en was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_addr_d was not found in the design.
source MLDSA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MLDSA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1595.332 ; gain = 70.395
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
current_wave_config {MLDSA_tb_behav1.wcfg}
MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/AG2/addr_adder}} {{/MLDSA_tb/uut/data_path_inst/AG2/last_addr}} {{/MLDSA_tb/uut/data_path_inst/AG2/star_addr}} {{/MLDSA_tb/uut/data_path_inst/AG2/triger}} {{/MLDSA_tb/uut/data_path_inst/AG2/clean}} {{/MLDSA_tb/uut/data_path_inst/AG2/addr_en}} {{/MLDSA_tb/uut/data_path_inst/AG2/addr_a}} {{/MLDSA_tb/uut/data_path_inst/AG2/addr_b}} {{/MLDSA_tb/uut/data_path_inst/AG2/data_valid}} {{/MLDSA_tb/uut/data_path_inst/AG2/done}} {{/MLDSA_tb/uut/data_path_inst/AG2/cnt_en}} {{/MLDSA_tb/uut/data_path_inst/AG2/cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.551 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'AG2_clean' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:183]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1024,param_m=128)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v:2]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'CONTR(depth=32)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v:1]
ERROR: [VRFC 10-8530] module 'RU_default' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'AG2_clean' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:183]
ERROR: [VRFC 10-8530] module 'mux_gen(param_in=1024,param_m=128)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v:2]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'CONTR(depth=32)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v:1]
ERROR: [VRFC 10-8530] module 'RU_default' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:290]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:381]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:382]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'addr_adder' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'last_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:565]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'star_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:566]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:70]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:125]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:374]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MLDSA_tb_behav -key {Behavioral:sim_1:Functional:MLDSA_tb} -tclbatch {MLDSA_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav.wcfg} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/KKC/sha_en was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/KKC/sha_type was not found in the design.
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/data_en was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_addr_u was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/NTT_/NTT_in_addr_d was not found in the design.
source MLDSA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MLDSA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1625.715 ; gain = 22.164
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
current_wave_config {MLDSA_tb_behav1.wcfg}
MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/AG2/addr_adder}} {{/MLDSA_tb/uut/data_path_inst/AG2/last_addr}} {{/MLDSA_tb/uut/data_path_inst/AG2/star_addr}} {{/MLDSA_tb/uut/data_path_inst/AG2/triger}} {{/MLDSA_tb/uut/data_path_inst/AG2/clean}} {{/MLDSA_tb/uut/data_path_inst/AG2/addr_en}} {{/MLDSA_tb/uut/data_path_inst/AG2/addr_a}} {{/MLDSA_tb/uut/data_path_inst/AG2/addr_b}} {{/MLDSA_tb/uut/data_path_inst/AG2/data_valid}} {{/MLDSA_tb/uut/data_path_inst/AG2/done}} {{/MLDSA_tb/uut/data_path_inst/AG2/cnt_en}} {{/MLDSA_tb/uut/data_path_inst/AG2/cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:290]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:381]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:382]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:70]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:125]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:374]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2686.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2686.637 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2686.637 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:290]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:381]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:382]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:70]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:125]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:374]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2686.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.637 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.637 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:290]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:381]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:382]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:70]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:125]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:374]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.637 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.637 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
current_wave_config {MLDSA_tb_behav1.wcfg}
MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/NTT_/BU_0/out_a}} {{/MLDSA_tb/uut/data_path_inst/NTT_/BU_0/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
current_wave_config {MLDSA_tb_behav1.wcfg}
MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/DM/s1_data_a}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_data_b}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_addr_a}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_addr_b}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_en_a}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_en_b}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_we_a}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_we_b}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_q_a}} {{/MLDSA_tb/uut/data_path_inst/DM/s1_q_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:290]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:381]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:382]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:70]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:125]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:374]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2702.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2702.332 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2702.332 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:396]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:402]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:408]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:447]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:203]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:290]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:381]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:382]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:70]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:125]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:374]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2702.332 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2702.332 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:401]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:407]
WARNING: [VRFC 10-3380] identifier 'keccak_done_tmp' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:413]
WARNING: [VRFC 10-3380] identifier 'keccak_done' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:452]
ERROR: [VRFC 10-2989] 'sha_AG_gen' is not declared [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:582]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:286]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
ERROR: [VRFC 10-2989] 'sha_AG_gen' is not declared [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:584]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:286]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
ERROR: [VRFC 10-2989] 'sha_AG_gen' is not declared [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:584]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:286]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:295]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:387]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:437]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:379]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 2720.156 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
current_wave_config {MLDSA_tb_behav1.wcfg}
MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/AG/addr_adder}} {{/MLDSA_tb/uut/data_path_inst/AG/last_addr}} {{/MLDSA_tb/uut/data_path_inst/AG/star_addr}} {{/MLDSA_tb/uut/data_path_inst/AG/triger}} {{/MLDSA_tb/uut/data_path_inst/AG/clean}} {{/MLDSA_tb/uut/data_path_inst/AG/addr_en}} {{/MLDSA_tb/uut/data_path_inst/AG/addr_a}} {{/MLDSA_tb/uut/data_path_inst/AG/addr_b}} {{/MLDSA_tb/uut/data_path_inst/AG/data_valid}} {{/MLDSA_tb/uut/data_path_inst/AG/done}} {{/MLDSA_tb/uut/data_path_inst/AG/cnt_en}} {{/MLDSA_tb/uut/data_path_inst/AG/cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:295]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:387]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:437]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:379]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2720.156 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sha_out_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in_ready' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2720.156 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2720.156 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
fout: c021ba5ceccb6531e2cc485947d48a9e08aebf63c647da10c5c8b4513e40d4dfdea4a84ce348be6da24891d507fc6f476c3a9646c7a4eb038a64c31c5d98b85a26b7f33044a2fee06cab4b35b521af17fd3d10aa7f0d0c573d8d8736248d06d17c9a6363c436c47152968e9916718e864f5f7df55bf570fa695d67a6c79faddaa01c109b18de8ce7cd58a7008908abc1fa8c9b6bb78eba65b91a3eb1a25a7be7a9ae8a93080e0359fb3e2620fd51c8d4a97b804b8f7c25f9bf72a121d2c611f08b08a3f70782834c.
sha_out: 000000000000000000000000000000000000000000000000000000000000000026b7f33044a2fee06cab4b35b521af17fd3d10aa7f0d0c573d8d8736248d06d17c9a6363c436c47152968e9916718e864f5f7df55bf570fa695d67a6c79faddaa01c109b18de8ce7cd58a7008908abc1fa8c9b6bb78eba65b91a3eb1a25a7be7a9ae8a93080e0359fb3e2620fd51c8d4a97b804b8f7c25f9bf72a121d2c611f08b08a3f70782834c.
fout: 8b264a3ecb83c2eb4a841f15d11891cf06e884fded8db187213b665582ff16648c791148881459b9b887808507aa32012f4475ff6f9f29bd36e644395ccd61070c7c4c06d2a6a1594cbedf5d5db7f24af40ef52b8f3f834f5f1af8a656421a569085c11bcbfd1d5613dba99743e15898cd136a4b8f438b0fdee2f56ad81500b7faa83897e141d03bcf3f2123dde574355867d7c3e0780c8326a7cff03e0bcdde14da31b0cf6a483c1b98f17e273def168c34ed9fcbaa5d23d818546ca595f2b6334c195381d1a883.
sha_out: 00000000000000000000000000000000000000000000000000000000000000000c7c4c06d2a6a1594cbedf5d5db7f24af40ef52b8f3f834f5f1af8a656421a569085c11bcbfd1d5613dba99743e15898cd136a4b8f438b0fdee2f56ad81500b7faa83897e141d03bcf3f2123dde574355867d7c3e0780c8326a7cff03e0bcdde14da31b0cf6a483c1b98f17e273def168c34ed9fcbaa5d23d818546ca595f2b6334c195381d1a883.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
fout: ead188b2da886ac80b59a2e4222de0676a374be1e74ef496087b079334f0a152676a5ed2ef11c2eef800745aeca1844f7b6acdc3e83e9b7a3a578679881460304d0f9f67f19b027f9d27625bac6a5fa59182f882846ae8c995da654415aefcef544e25caf58bab3fb0dbc261a8d3cc6a02e705df85188d271fc39704aea3e89a2a09e95709053542307a4b6c442f6596f758fd5a4045046348fda6f6aa50fa429b66c5e53c7c30b296bec1397deffd58983ff5317acfdae7043c5f47816bf42ddd7b9fb4cf40055f.
sha_out: 00000000000000000000000000000000000000000000000000000000000000004d0f9f67f19b027f9d27625bac6a5fa59182f882846ae8c995da654415aefcef544e25caf58bab3fb0dbc261a8d3cc6a02e705df85188d271fc39704aea3e89a2a09e95709053542307a4b6c442f6596f758fd5a4045046348fda6f6aa50fa429b66c5e53c7c30b296bec1397deffd58983ff5317acfdae7043c5f47816bf42ddd7b9fb4cf40055f.
fout: 4604feeb9a0401a42494b7ea4f740555195bf7b4d0b5392ee9d1e6d1d9d0623bc49e6eb5972b51059c4c22cd1d89745ebead525b1b807621d61b9535a3c566d5436af59ec91bcc6b3d3cf54e76668f20bd71782763d586e0b5cb1d6bf16e12726cb29994d8086a6dda71a011276eb88972c0cb109f50159869891c794c7485c9099fbd77fa6ae43aba59119bde5e9c6650c6507442f0cb234abb0eb7e1222b30f2a51a5f673c09aebb6f595fbad192761751e10d0004583fdab8ea82c4391a359e027de2e1badb82.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000436af59ec91bcc6b3d3cf54e76668f20bd71782763d586e0b5cb1d6bf16e12726cb29994d8086a6dda71a011276eb88972c0cb109f50159869891c794c7485c9099fbd77fa6ae43aba59119bde5e9c6650c6507442f0cb234abb0eb7e1222b30f2a51a5f673c09aebb6f595fbad192761751e10d0004583fdab8ea82c4391a359e027de2e1badb82.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
fout: bc5d7f4707ac0df9e949c596af55946c48aa2f0c4631bd281cf273fce28b4784568521c3deef4a1e27ec54dece561cea9e95ab5e044a5bcc7b98dafb2344593216eaea1ba3bd5878ed311b91e26057de801fc839483f289f106cecdb91ac84574bc7301548499070945ebae2579af279b49185d581f45d59e943f3a0a348db7557274a8bc58e936b83df969d9ac9ba6e36ecf849ad49ed2903afbf8233e3c45448c1b784ffc23fa6230124b756949118013fece107a0e7c2a87278942fa5d1ff00408662c4ee6c60.
sha_out: 000000000000000000000000000000000000000000000000000000000000000016eaea1ba3bd5878ed311b91e26057de801fc839483f289f106cecdb91ac84574bc7301548499070945ebae2579af279b49185d581f45d59e943f3a0a348db7557274a8bc58e936b83df969d9ac9ba6e36ecf849ad49ed2903afbf8233e3c45448c1b784ffc23fa6230124b756949118013fece107a0e7c2a87278942fa5d1ff00408662c4ee6c60.
fout: e64319d2552fc3e61897ae00ceb8f8e492e9b0f70607cec417b6084810a04bd846b6de37ea312c37acf515ef8fcdb53cb6eb2ca93675545640a894691a314b74ced3d5ee52b654be88b555c3d1488d96147fd688384f5f53ad96ad45be6dd6e5d47d485958d347253e231d31c8008534c86cc9ec9ace2b115fe6113fd7df636ec592d51998687ee918a80b86165d96fd767ebbba067566d2f69528788335ff45332804c2d9a891921fda7bacca8a0dcf201ddf291f6dc5dc1b6f53e88168e59a3f6da20eac03c493.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000ced3d5ee52b654be88b555c3d1488d96147fd688384f5f53ad96ad45be6dd6e5d47d485958d347253e231d31c8008534c86cc9ec9ace2b115fe6113fd7df636ec592d51998687ee918a80b86165d96fd767ebbba067566d2f69528788335ff45332804c2d9a891921fda7bacca8a0dcf201ddf291f6dc5dc1b6f53e88168e59a3f6da20eac03c493.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
fout: c32956e5216be255d9b55c6fc3622122a2d89cf4877455f086f5a41377860b68623f5f088f9630ea35511600da317b579146824ecc6399fa4f6267f014bcd67b13aa29de997c95e717f9199df0963c9610ef7c6a4c351b6c0b0ea9d0b1bc1c6852afc49ea6762dfda8d931516993c65a1444d7f5c4094f1545ba449ca52c601b51c4472462374ec18d680a26d537add16b364ca861bce7a90887c3b57cad39c0b31f4c556ac55e446257230ba7b67d7fe09dad6651cb81716241e39da0469406286f9d2a3dd67269.
sha_out: 000000000000000000000000000000000000000000000000000000000000000013aa29de997c95e717f9199df0963c9610ef7c6a4c351b6c0b0ea9d0b1bc1c6852afc49ea6762dfda8d931516993c65a1444d7f5c4094f1545ba449ca52c601b51c4472462374ec18d680a26d537add16b364ca861bce7a90887c3b57cad39c0b31f4c556ac55e446257230ba7b67d7fe09dad6651cb81716241e39da0469406286f9d2a3dd67269.
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:59]
ERROR: [VRFC 10-8530] module 'Address_generate_2' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:59]
ERROR: [VRFC 10-8530] module 'Address_generate_2' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:584]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:581]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:286]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2720.156 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2720.156 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
run 10 us
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.156 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.156 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2720.156 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
fout: c021ba5ceccb6531e2cc485947d48a9e08aebf63c647da10c5c8b4513e40d4dfdea4a84ce348be6da24891d507fc6f476c3a9646c7a4eb038a64c31c5d98b85a26b7f33044a2fee06cab4b35b521af17fd3d10aa7f0d0c573d8d8736248d06d17c9a6363c436c47152968e9916718e864f5f7df55bf570fa695d67a6c79faddaa01c109b18de8ce7cd58a7008908abc1fa8c9b6bb78eba65b91a3eb1a25a7be7a9ae8a93080e0359fb3e2620fd51c8d4a97b804b8f7c25f9bf72a121d2c611f08b08a3f70782834c.
sha_out: 000000000000000000000000000000000000000000000000000000000000000026b7f33044a2fee06cab4b35b521af17fd3d10aa7f0d0c573d8d8736248d06d17c9a6363c436c47152968e9916718e864f5f7df55bf570fa695d67a6c79faddaa01c109b18de8ce7cd58a7008908abc1fa8c9b6bb78eba65b91a3eb1a25a7be7a9ae8a93080e0359fb3e2620fd51c8d4a97b804b8f7c25f9bf72a121d2c611f08b08a3f70782834c.
fout: 8b264a3ecb83c2eb4a841f15d11891cf06e884fded8db187213b665582ff16648c791148881459b9b887808507aa32012f4475ff6f9f29bd36e644395ccd61070c7c4c06d2a6a1594cbedf5d5db7f24af40ef52b8f3f834f5f1af8a656421a569085c11bcbfd1d5613dba99743e15898cd136a4b8f438b0fdee2f56ad81500b7faa83897e141d03bcf3f2123dde574355867d7c3e0780c8326a7cff03e0bcdde14da31b0cf6a483c1b98f17e273def168c34ed9fcbaa5d23d818546ca595f2b6334c195381d1a883.
sha_out: 00000000000000000000000000000000000000000000000000000000000000000c7c4c06d2a6a1594cbedf5d5db7f24af40ef52b8f3f834f5f1af8a656421a569085c11bcbfd1d5613dba99743e15898cd136a4b8f438b0fdee2f56ad81500b7faa83897e141d03bcf3f2123dde574355867d7c3e0780c8326a7cff03e0bcdde14da31b0cf6a483c1b98f17e273def168c34ed9fcbaa5d23d818546ca595f2b6334c195381d1a883.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2739.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2739.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2739.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2739.953 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2739.953 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2739.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2739.953 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:385]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:386]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:436]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:498]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v:546]
WARNING: [VRFC 10-5021] port 'ENC_ready_i' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:75]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:135]
WARNING: [VRFC 10-5021] port 'A_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:378]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate_2.v" Line 1. Module Address_generate_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=4,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=8,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_3.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=16,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_4.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=32,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_5.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=64,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_6.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/CONTR.v" Line 1. Module CONTR(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/rom.v" Line 1. Module rom(LENGTH=128,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_7.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/RU.v" Line 51. Module RU(depth=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/NTT/Modular_Reduction.v" Line 1. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=3)
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate_2
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2739.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2739.953 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 2739.953 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Data_Path.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0000a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4a1ac7aad920e645ddd6ffdd6a6155e1ef1397468d0ef2e80a71dcd7c238d48d6390de43017fa467bcadf1e8a75fc1df377768e0546f66658223582dface1c5d53bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
sha_out: 000000000000000000000000000000000000000000000000000000000000000053bf73fc45a768c77aec54b96d65da20d0baa970640f7410232c5a64d84f854642ff782c849957e7502cb0b9e3acd41c2e6ce9e4a5dc9f3d5eb2339d8c0f34e08a145d5283f326a24c1d6b055c1d0e0a34e522cefc25564a38822716f4c02c55d5f79dce56aa7e0b264321aeaec2b2c7893195347e542e9da95168d4442c7de17c675b5d66a51bdf.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0001a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 45a658d8a7d3b8a50a5bf579b842cbed3c7d143d82e4a24a1de2a1bc604b7564457bcf024f9736c9d4c57e7d0ca9a403e115ae7665fb9c2d1663f398d6d59471b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000b309152850755750f2e2d78843731b5eb023180b0d89a8d36bd77e0b7d659babcfd1a34f1e86eec81b838d39c5299d9303e472fb77e7154282e9d7e431ed93044920d1307c642bfd3a03d6dcff9fd907f4e2a9c514331b385bd8997cce3c8511c547ee886cc79fadf2457e466ed2857c8e02cd04320b9744a49f40501c1a2804439d6b07fe06f9f5.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0002a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 729a8753f3abf3f482005c0925b2ac20261f7cf1bd32a213b00a75aadfbe97ec17d4e07370662538b4848face253b5fc742e22d14607283486d7cdd66b57360be0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0218aa63a8d55e8c73e8806f1f0b46beb012e869fe38398a897a2bf4f3f45790275f275506a4f9c3f8cb944de59a8eb12ff1d4637e35d306a485f486c707148fb29ec61733ef9ccac3c74bd364df7ca9fe80b418626d2a09eaa7895fcadea693ddb067241160c4aea28e6261caafd9a9b6d87384e11f919b63bfa7dd30512f6188bd98dc6f556dd.
fout: 9b5dc1349d444e855260fa0590a929f7dc1ec4902f180f04900a9f1697783f222246d95b96bacfb161d305ecbea4c6f4567c7a5be821087c2c22d8f966b022406f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
sha_out: 00000000000000000000000000000000000000000000000000000000000000006f02d4a7c9a273c80e47bfc53cc4a727ac5b1430a01d89f2863c3f80671b9774604e8eb169a88e7f1a0d75b224cd77d6b32a3d5a32cb28d389ec5329c510f8dd11c38d0c81f0860b4efae32e19a6de306109bc489d098ce05a5c01518221fc2809ac3d820eb47489c7ddfe3dd28a783547588dd8516ea678a3e443deeaeda21f249d462c589fd73e.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0003a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 4e1fdedcc6965566944d95c2bed5f08247d06e302101ea43ee1cc4592095fc7d1279961a64a9da2c2a81ba452c38002b98c4c8dbe5e098bbd8e81bae00c6cf7f5d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
sha_out: 00000000000000000000000000000000000000000000000000000000000000005d912bd7a4b6d1cb506f98cfe6b51ba4ab5b0832ccdb9ae56ce3445981a4ebbc53e4ab79a60619df990362c81b1591ec9db689a20515e274d07e3ea83f813c6cabdbdef882ee1adbada4fb4d3e448d5eb73c4453a770d6e7e62af3a9a006c228c3bc35f57a1547bd6ede81e0a6343dde50e0fb91fc0dd8915e2ba4e2668494440ec528f992db76a2.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0004a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 8a69c88a4e2a79173586114e22c7b6c6f737ad642e1cad94728400dd88dbdebbbb338126a51a74b48332d2090d6d9c6a6b103612f335800684ba93fa917c8b26da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000da05061fc0c9553b7b99d19af38121fa5ec1e40358c639bf0f6796f4abeeec0b3c337b4ad46945d9a6cb09f350099d682a2b847ab20b026c90fb6eaf145128cb8bf0fbfd13388344440d338f149305f6b8bad2163832503012155fa1af41385fbe7f8b31973fcd380d7dd04b9ce0425518002fb0ecbb27d8a9c3a3588bf0cd0bbf3b618c95525bd2.
fout: dd770f4c374ded0617bed52b5f0e76fb33f3a1ae07e742ae27907e925150d57624d701603af9929eec800861d1fc685e4daa1e6da12c48e7a271977160de4e8a032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000032bb396c93045a6b3323eda664d76f18724e72f282ecc710c87670b584d206d3d727ad2c85368db6c4d47c3a49dc8010994f6fc0b642e0fbce213ffc5ba32d73167d996d696e94b01ae233a50f102b8fec4f959c8711f4b16c5f40653880625a6202495097ef18bb93bc679e7c183645504af812c984d8fca7067b34cc6edcf4ac4438deb66ea17.
run 10 us
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0005a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 519b96f1f3343554ad5fb9f96d16711ffc93d28b7643bf75a373ebf1f2dde8743a32713d59a5385ab2ef3ec962ac642ff1b482947a9a9e603f72dd141f875a03f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f804d1e61dbc4647a32de8f3a257abbbc85b2a0a969aa7c9e084e1e52cdb5ff2dd013d0b236d2b78cf1005101a8f250923418ad1a8e02a9aba29cbac33e6aa1de6fb0eca23eb07944837af685128981253235efefd49ef3cb03305e9f7ad354d9ee7e5a5cfbb38e79077974ed4eafb85713ee1e363ae20044793d98ca0bc3e77d029857f195eb882.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0006a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: ad924fe8d59ac9ce1f0a167223d5bcb74f8d7941786fa4afe59cdbffa277527d14065f0096709d5dddc2d42f44e9ee3de42ac0c457993c6acc988ba54cc66fcfe37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e37ba32b3b992d1d36f9ac78c8df48e661b3cf9c5b55a4e59536100ea42a29932103bd100904c43381332ec7690c3bdb42e6d4406b63a9421854f621e250f2dc0994ba113373e027e547bd5725044446cd01bb6db726b3de33d92aeb1f692450e3f480e00db9fba830bcb15fd3c09e1cd61252be49df0d0d876080857af4b12204d47ab0d91a6506.
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0007a4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb.
fout: 2926632c3781ef1c9ae7086d69d459620f07012bd4b8074411530bdea0060e35bcd40f52dfe8fd4ab76ee43a40297889268fb518df4c65eae930af5b732c882bf6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000f6f1b012d2039b888e69a7381fae601212446e203ecf5540b827d59e7f84091c048154bb793fc1254c41dc07801449d02f0d2b1f356abf1c6463136042883ffbd678a6359fc683f87823da0ea82fa51e52318e2000a01321c81789229a4d1735217bd508059a53dfbf5c52a7138059852123fde8346ca8df0cfe654a652e787aea1f9a0dba753b04.
fout: 5e0981d50985c13cf05252838eb229ee0d2fb2d123bbdd0a53758dbf84e0865f74728edba307a61f8fec790dcc355c5d38f63573d2a1661b7aa005560b317639e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000e0183499af101ab9f06ff85e97a58ac825a51b95e57a2ee00f3572e836f1fd43cb5906fd18530b004a5591a4244eb22cf536ccfc09f54c847d566898cd67ea8c0a74b090a84b562cc1c0ac53f661523379c7295ef3207742d87715c6a82da6c54a0126ed544cab52dbb6fa3752a6c4ab3fba4ddd0fb9c76ad04498015f23b09144b47d5b421c84b9.
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  6 17:44:12 2025...
