design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/Random_forest_top_ver2,Random_forest_top_ver2,RUN_2025.05.08_06.07.33,flow completed,0h7m27s0ms,0h5m31s0ms,98761.69474536518,0.104012998425,39504.677898146074,-1,45.353100000000005,743.21,3856,0,0,0,0,0,0,0,0,0,0,0,78975,24437,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,48028416.0,0.0,26.8,24.57,2.26,4.13,0.0,42354,66856,817,24061,0,0,0,49230,1153,85,927,862,2754,2018,394,20832,6943,6751,13,4698,1311,1218,2910,4109,14246,93189.376,0.00315,0.00104,2.88e-05,0.00402,0.00134,5.61e-07,0.00465,0.0016,5.68e-07,1.06,10.0,100.0,10,1,40,30,30,0.3,1,8,0.45,1,sky130_fd_sc_hd,AREA 0
