Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr  2 13:46:08 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file process_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx shift_rows_timing_summary_routed.rpx
| Design       : process_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[2]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 136 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.371        0.000                      0                 7585        0.103        0.000                      0                 7585        1.370        0.000                       0                  2588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.371        0.000                      0                 7579        0.103        0.000                      0                 7579        1.370        0.000                       0                  2588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.385        0.000                      0                    6        0.642        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 start_shiftRows_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i1/b_reg5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.379ns (8.585%)  route 4.036ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 8.948 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.786 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        1.500     4.286    clk_IBUF_BUFG
    SLICE_X21Y108        FDCE                                         r  start_shiftRows_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDCE (Prop_fdce_C_Q)         0.379     4.665 r  start_shiftRows_reg_reg/Q
                         net (fo=131, routed)         4.036     8.701    i1/start_shiftRows_reg_reg
    SLICE_X14Y137        FDRE                                         r  i1/b_reg5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    G4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.783     5.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        1.390     8.948    i1/clk_IBUF_BUFG
    SLICE_X14Y137        FDRE                                         r  i1/b_reg5_reg[5]/C
                         clock pessimism              0.295     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X14Y137        FDRE (Setup_fdre_C_CE)      -0.136     9.072    i1/b_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i2/i0/i2/i0/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2/i0/i2/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        0.622     1.534    i2/i0/i2/i0/CLK
    SLICE_X19Y133        FDRE                                         r  i2/i0/i2/i0/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y133        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  i2/i0/i2/i0/result_reg[4]/Q
                         net (fo=1, routed)           0.051     1.726    i2/i0/i2/i2/result_reg[7]_2[4]
    SLICE_X18Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  i2/i0/i2/i2/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    i2/i0/i2/i2_n_7
    SLICE_X18Y133        FDRE                                         r  i2/i0/i2/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.133    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        0.893     2.055    i2/i0/i2/CLK
    SLICE_X18Y133        FDRE                                         r  i2/i0/i2/result_reg[4]/C
                         clock pessimism             -0.508     1.547    
    SLICE_X18Y133        FDRE (Hold_fdre_C_D)         0.121     1.668    i2/i0/i2/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.500       1.370      SLICE_X14Y125   i0/genblk1[14].i/mem_i/mem_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.500       1.370      SLICE_X20Y123   i0/genblk1[12].i/mem_i/mem_reg_0_255_6_6/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 fsm_counter_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fsm_counter_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.643ns (28.617%)  route 1.604ns (71.383%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 8.948 - 5.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.786 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        1.498     4.284    clk_IBUF_BUFG
    SLICE_X22Y109        FDCE                                         r  fsm_counter_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDCE (Prop_fdce_C_Q)         0.433     4.717 f  fsm_counter_reg[2]_C/Q
                         net (fo=1, routed)           0.477     5.194    fsm_counter_reg[2]_C_n_0
    SLICE_X22Y109        LUT3 (Prop_lut3_I2_O)        0.105     5.299 f  fsm_counter_inferred__0_i_1/O
                         net (fo=7, routed)           0.411     5.711    fsm_counter[2]
    SLICE_X20Y109        LUT2 (Prop_lut2_I0_O)        0.105     5.816 f  fsm_counter_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.715     6.531    fsm_counter_reg[2]_LDC_i_1_n_0
    SLICE_X21Y109        FDPE                                         f  fsm_counter_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    G4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.783     5.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.482    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        1.390     8.948    clk_IBUF_BUFG
    SLICE_X21Y109        FDPE                                         r  fsm_counter_reg[2]_P/C
                         clock pessimism              0.295     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X21Y109        FDPE (Recov_fdpe_C_PRE)     -0.292     8.916    fsm_counter_reg[2]_P
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  2.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 fsm_counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fsm_counter_reg[0]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.073%)  route 0.360ns (60.927%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        0.625     1.537    clk_IBUF_BUFG
    SLICE_X23Y109        FDPE                                         r  fsm_counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  fsm_counter_reg[0]_P/Q
                         net (fo=1, routed)           0.135     1.812    fsm_counter_reg[0]_P_n_0
    SLICE_X23Y108        LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  fsm_counter_inferred__0_i_3/O
                         net (fo=8, routed)           0.101     1.959    fsm_counter[0]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.004 f  fsm_counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.124     2.128    fsm_counter_reg[0]_LDC_i_2_n_0
    SLICE_X22Y108        FDCE                                         f  fsm_counter_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.133    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  clk_IBUF_BUFG_inst/O
                         net (fo=2587, routed)        0.897     2.059    clk_IBUF_BUFG
    SLICE_X22Y108        FDCE                                         r  fsm_counter_reg[0]_C/C
                         clock pessimism             -0.506     1.553    
    SLICE_X22Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.486    fsm_counter_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.642    





