 - 1 -
 
行政院國家科學委員會補助專題研究計畫成果報告 
********************************************* 
* CMOS 製程引致近似單軸向應力量測方法之研究 * 
********************************************* 
執行期間：98/08/01 ~ 99/07/31 
計畫編號：NSC 98-2221-E-230-013- 
計畫主持人：康定國 副教授   正修科技大學/電子工程系 
 
一、 計畫摘要 
中文摘要 
製程引致應力技術是一個相當受到重視
可使用於目前先進互補式金氧半場效電晶體的
製程技術主流之一，這是由於在應力作用之
下，載子的有效質量減少以及壓制載子的散射
機率，進一步能夠改善金氧半場效電晶體元件
的載子遷移率以及性能。然而，這應力的控制
與量測是一件相當困難的工作，在此計畫使用
接觸蝕刻停止層施加應力於金氧半場效電晶體
元件，接著量測衝擊離子化效率可以反應出應
力的大小，也就是說隨著施加應力會增加衝擊
離子化效率，這個增加的物理機制被找到是主
要歸因於應變矽金氧半場效電晶體元件通道的
能隙窄化效應，同時使用四點式晶圓彎曲實驗
數據也能夠確定此效應，這也暗示使用電性量
測衝擊離子化效率的這個新穎方法能夠成為一
個量測製程引致應力大小的可靠方法，不會因
Si/SiO2 介面缺陷變化有所影響。 
 
關鍵詞：金氧半場效電晶體、應力、載子遷移
率、衝擊離子化效率。 
 
英文摘要 
Process-induced stress technique has 
attracted considerable attention for use in 
advanced CMOS process technologies. This is 
because the improvement in carrier mobility 
results from a lower carrier effective mass and the 
suppression of carrier scattering. Further, the 
mobility improvement can enhance MOSFETs 
performance. However, it is difficult to measure 
the magnitude of process-induced stress into 
MOSFETs. In this research, the contact etch stop 
layer (CESL) is considered as the stressor applied 
to MOSFETs. The impact ionization efficiency 
(IIE) can respond to the magnitude of the 
CESL-induced stress. This physical mechanism is 
found to be mainly attributed to the narrowing 
effect of bandgap energy. In addition, the 
four-point-bending experiment can provide strong 
evidence on this effect. Therefore, the IIE method 
can serve as a reliable monitor of the 
process-induced stress into MOSFETs. 
 - 3 -
0.20 0.25 0.30 0.35 0.40
10-5
10-4
10-3
10-2
10-1
 
 
I B
 / 
I D
(V
d-
V d
sa
t)
1 / (Vd-Vdsat)
 Strained Si 
 Control Si
nMOSFET
W /L = 25 um / 0.4um
0.20 0.25 0.30 0.35 0.40
10-5
10-4
10-3
10-2
10-1
0.30 0.3510
-4
10-3
I B 
/ I
D
 l 
V d
-V
ds
at
l
1 /l Vd-Vdsatl
nMOSFET
W / L= 25 um / 0.4um
I B
 / 
I D
 l 
V d
-V
ds
at
l
1 /l Vd-Vdsatl
 
 
 Control Si
 Control Si+Wafer bending(380 MPa)
 Control Si+Wafer bending(480 MPa)
 Strained Si 
 Strained Si+Wafer bending(380 MPa)
-5
-4
-3
-2
-1
0
0 500 1000 1500
ΔEg=-3.66 X 10-11 σ
Control Si+Wafer bending
Strained Si
Strained Si+Wafer bending
ΔE
g/
Eg
 (%
)
σ (MPa)
表示如下式: 
 
⎟⎟⎠
⎞
⎜⎜⎝
⎛ −∝≈−
m
i
m
D
B
Eq
E
I
IM λ
ϕexp1  ……… (1) 
這裡， iϕ 是需要離子衝擊化之臨界能量，λ是
載子平均自由路徑，而這裡最大通道電場(Em) 
可表示如下式: 
 
l
VV
E dsatDm
−=  ………………………… (2) 
這裡， dsatV 是通道pinch-off點的電壓[8]， l是
pinch-off區的特徵長度。根據上述方程式
(1)-(2)，可清楚推論出離子衝擊化效率IIE與
(VD-Vdsat)的關連性: 
 
( )⎟⎟⎠
⎞
⎜⎜⎝
⎛
−
−∝−× dsatD
i
dsatDD
B
VVq
l
VVI
I
λ
ϕexp1  … (3) 
藉由方程式(3)，進一步從ln[IB/ID(VD-Vdsat)]對
1/(VD-Vdsat)的圖形中獲得斜率，如圖四所示。 
 
 
 
 
 
 
 
 
 
 
圖四 未覆蓋與覆蓋 CESL 薄膜的
IB/ID|(VD-Vdsat)|-1/|VD-Vdsat|圖 
 
基本上，這斜率(Slope)是正比於 - λ
ϕ li 。 
這裡， iϕ  是與矽通道之能隙大小成正比；λ  
是與元件之載子移動率有強烈關連；l  是相關
於元件製程參數[9]。接著，利用四點式晶圓彎
曲的夾具，如圖五所示，來對晶圓上的元件外
施加不同的伸張 Bending 應力。 
 
 
 
 
 
 
 
圖五 四點式晶圓彎曲的 IIE 實驗數據 
 
藉由圖六可以知道 nMOSFETs 元件所遭受到
覆蓋 CESL 薄膜的等效應力，其計算出的應力
大小(σ)大約為 820 MPa。最後，利用能隙窄化
效應的理論[10]是可以完全解釋這實驗結果。 
 
 
 
 
 
 
 
圖六 能隙改變與應力的關係 
 
五、 結論 
此研究使用接觸蝕刻停止層施加應力於金
氧半場效電晶體元件，接著量測衝擊離子化效
率可以反應出應力的大小，也就是說隨著施加
應力會增加衝擊離子化效率，這個增加的物理
機制被找到是主要歸因於元件通道的能隙窄化
效應，同時使用四點式晶圓彎曲實驗數據也能
夠確定此效應，這也暗示利用電性量測衝擊離
子化效率 IIE 的這個新穎方法能夠成為一個量
 - 5 -
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■  達成目標 
□ 未達成目標（請說明，以 100 字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明：(a) 提出一個新穎的電性量測離子衝擊化效率(IIE)去評估應力方法。 
       (b) 使用四點式晶圓彎曲實驗數據也能夠確定此 IIE 的物理機制。 
        (c) 電性量測 IIE 這個新穎方法已經成功評估於 CESL 製程引致應力。 
        (d) 這個 IIE 新穎方法也預期能實現於其他 CMOS 製程引致應力大小的量測。 
        (e) 成果已經發表於2010Microelectronics Reliability期刊論文與2009SSDM研討會。
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 ■洽談中 □無 
其他：（以 100 字為限） 
說明: (a) 研究成果已經發表於 2010 Microelectronics Reliability 期刊論文。 
(b) 開發出一種『應力量測裝置』，其專利申請中。 
(c) 這個應力量測的延伸也有廠商感興趣，並且技轉洽談中。 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
本計畫研究成果之學術與應用價值如下: 
(a) 提出一個新穎的電性量測離子衝擊化效率(IIE)去評估應力方法，並且已經發表於 2010
Microelectronics Reliability 期刊論文與 2009 SSDM 國際研討會。 
(b) 開發出一種『應力量測裝置』，這個裝置的專利也在申請中。 
(c) 這個延伸應力量測的技巧也有廠商感興趣，並且獲得 99 年度國科會應用型產學計畫之
先期技術移轉授權金。 
 
 
 - 7 -
三、建議 
參加此類國際知名大型研討會，不僅可以了解世界上相同領域的研究方向以及研究深度之外，並
且能提升研究水準與拓展國際視野，因此有志於長期研究的學者或是研究生更應鼓勵多參與國際性的
研討會，藉由和與會的學者互相討論也可以激發出不錯的研究想法。所以，若能夠持續在經費上得到
國科會的適當補助，對於研究學者或是研究生將會有極大的幫助。 
 
四、攜回資料名稱與內容 
由於今年 SSDM 倡導 Green Technology，所以當天註冊完只有一支 2GB 的隨身碟，其內容是收錄
所有論文集。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Author's personal copy
20% for strained-Si nMOSFETs is indicated in the insert of Fig. 2. In
addition, Fig. 3 shows the drain saturation current (ID) enhance-
ment for strained-Si nMOSFETs with the tensile CESL compared
to the control-Si counterpart. As expected for strained-Si nMOS-
FETs, the ID enhancement can be attributed to the tensile channel
strain caused by the presence of the CESL stressor. At the same gate
overdrive (VG  VT = 1.5 V), the comparison of IB for nMOSFETs be-
tween without and with the tensile CESL is plotted together in
Fig. 3, clearly indicating a marked increase in IB at Vd > 3.5 V for
strained-Si nMOSFETs. Through the source terminal ﬂoating tech-
nique [10], the excess diode (drain-to-substrate) leakage current
even at Vd > 3.5 V has markedly smaller effect on the IB caused by
impact ionization process, as shown in Fig. 4. Furthermore, for such
a 30 nm-thick gate oxide, the inﬂuence of the gate current on the IB
can be also neglected. Therefore, the impact ionization multiplica-
tion coefﬁcient M  1 as a function of Vd is determined to the ratio
of the IB–ID, that is, M  1(VD)  IB/ID. Because of the IB strongly
associated with the maximum electric ﬁeld Em near the drain re-
gion, it is necessary to translate M  1(Vd) into M  1(Em). Accord-
ing to the lucky electron model [13], M  1(Em) is described as
M  1  IB
ID
/ Em exp uiqkEm
 
; ð1Þ
where ui is the threshold energy for impact ionization and k is the
mean free path. Moreover, Em can be expressed as
Em ¼ Vd  Vdsatl ; ð2Þ
where Vdsat is the voltage at the pinch-off point and l is the effective
pinch-off length. Em in Eq. (2) can be indirectly assessed through Vd
 Vdsat. Vdsat is obtained from the linear extrapolation of the output
resistance versus Vd plot in the channel-length modulation region
(not shown here) [14]. As predicted by Eqs. (1) and (2), the slope
of the ln [IB/ID(Vd  Vdsat)] versus 1/(Vd  Vdsat) plot is represented
by uil=k. To differentiate between the contribution of these com-
ponents (l, k, and ui) to the IIE, the comparison of the slope change
in nMOSFETs between without and with the tensile CESL is made, as
shown in Fig. 5. Firstly, the l component is known to be proportional
Fig. 1. Schematic illustration of nMOSFETs: (a) without a tensile CESL and (b) with a
tensile CESL.
0.0 0.5 1.0 1.5
2.0x10
-5
4.0x10
-5
6.0x10-5
8.0x10
-5
1.0x10
-4
nMOSFET
W / L = 25 um / 0.4um
VDS = 0.1V
D
ra
in
 c
ur
re
nt
  (
 A
 )  
 
 
 
 
 
 
Gate voltage (V)
Strained Si
 Control Si
0.0 0.5 1.0 1.5 2.0 2.5 3.0
0
50
100
150
200
250
Gate voltage (V)
nMOSFET
W / L = 25 um / 0.4um
VDS = 0.1V
M
ob
ili
ty
 (c
m
2 /V
-s
)
Strained Si
 Control Si
~ 20%
Fig. 2. Linear region transfer characteristics of nMOSFETs without and with the
tensile CESL. The insert shows the enhanced mobility ratio of approximately 20% in
strained-Si nMOSFETs compared to control-Si nMOSFETs.
0.0
0.5
1.0
1.5
2.0
0 1 2 3 4 5 6
10-7
10-5
10-3
10-1
Control Si}
ID
IB
ID
IB
lS
ub
st
ra
te
 c
ur
re
nt
l (m
A
)
D
ra
in
 c
ur
re
nt
 (m
A
) 
Drain voltage (V)
} Strained Si
nMOSFET
W / L = 25um / 0.4um
Fig. 3. Drain and substrate currents as a function of drain voltage for nMOSFETs
with the tensile CESL at a ﬁxed gate overdrive (VG  VT = 1.5 V). The results of
nMOSFETs without the tensile CESL are also shown for comparison.
0 1 2 3 4 5 6
10-7
10-5
10-3
10-1
nMOSFETs (control Si)
W / L = 25um / 0.4um
lS
ub
st
ra
te
 c
ur
re
nt
l
m
A
Drain voltage (V)
with source ground
 with source floating
Fig. 4. Comparison of substrate current in control-Si nMOSFETs with source
terminal grounded and ﬂoating at VG  VT = 1.5 V.
B.-C. Wang et al. /Microelectronics Reliability 50 (2010) 610–613 611
Author's personal copy
be found to be approximately 820 MPa. In addition, the CESL-in-
duced threshold-voltage shift (DVT) was characterized at
Vd = 0.1 V and determined to be approximately 10 mV. The DVT
(10 mV) further linked to the DEg can be expressed as
DVT  (m  1)DEg, where m is the body-effect coefﬁcient. The ex-
tracted m value of 1.33 appears to exactly fall within a typical range
of 1.3–1.4 [16]. Finally, a four-point-bending method is also used to
apply the externally tensile stresses on strained-Si and control-Si
nMOSFETs, as shown in Fig. 8. Compared to control Si, the marked
slope change in strained-Si nMOSFETs with the tensile CESL and
externally tensile stresses is shown in Fig. 9. Then, Fig. 10 shows
that the wafer-bending experiments appear to be quite consistent
with the theoretical calculation using DEg = 3.66  1011 r [16].
It clearly indicates that the tensile CESL-enhanced IIE can be mainly
attributed to the narrowing effect of the bandgap energy. However,
the comparison of the hot-electron degradation characteristics in
nMOSFETs without and with the tensile CESL is also made, as shown
in Fig. 11. Although the reliability degradation in strained-Si nMOS-
FETs appears to be more severe than that in control-Si nMOSFETs,
the part certainly needs further research due to the opposite report
showing the improved hot-electron reliability in strained-Si nMOS-
FETs [17].
4. Conclusion
Tensile CESL-induced strain dependence of the IIE in strained-Si
nMOSFETs has been presented for the ﬁrst time. From the universal
relationship between the IIE and the electric ﬁeld in the pinch-off
region, a 2.7% difference in the IIE of nMOSFETs between without
and with the tensile CESL is found. This result can not due to the
modulation of the mean free path, k, but to the narrowing effect
of the bandgap energy caused by the tensile CESL-induced strain,
i.e., the reduced threshold energy for impact ionization. In addition,
the wafer-bending experiments can further give strong evidence
on this point. It means that the IIE measurement can serve as a reli-
able monitor of CMOS process-induced strain into the channel.
Acknowledgment
This work was supported by the National Science Council (NSC)
under Contract Nos. NSC 98-2221-E-230-013 and NSC 98-2622-E-
230-007-CC3.
References
[1] Welser J, Hoyt JL, Takagi S, Gibbons JF. Strain dependence of the performance
enhancement in strained-Si n-MOSFETs. In: Technical digest of international
electron devices meeting; 1994. p. 373–6.
[2] Fischetti MV, Laux SE. Band structure, deformation potentials, and carrier
mobility in stained Si, Ge and SiGe alloys. J Appl Phys 1996;80(4):2234–52.
[3] Takagi S, Hoyt JL, Welser JJ, Gibbons JF. Comparative study of phonon limited
mobility of two-dimensional electrons in strained and unstrained-Si metal–
oxide–semiconductor ﬁeld-effect transistors. J Appl Phys 1996;80:1567–77.
[4] Chan V, Rengarajan R, Rovedo N, Jin W, Hook T, Nguyen P, et al. High speed
45 nm gate length CMOSFET’s integrated into a 90 nm bulk technology
incorporating stress engineering. In: Technical digest of international
electron devices meeting; 2003. p. 77–80.
[5] Thompson SE, Sun G, Choi YS, Nishida T. Uniaxial-process induced strained-Si:
extending the CMOS roadmap. IEEE Trans Electron Device 2006;53(5):
1010–20.
[6] Ito S, Namba H, Yamaguchi K, Hirata T, Ando K, Koyama S, et al. Mechanical
stress effect of etch-stop nitride and its impact on deep submicron transistor
design. In: Technical digest of international electron devices meeting; 2000. p.
247–50.
[7] Lu MF, Chiang S, Liu A, Huang-Lu S, Yeh MS, Hwang JR, et al. Hot carrier
degradation in novel strained-Si nMOSFETs. In: Reliability physics symposium
proceedings; 2004. p. 18–22.
[8] Waldron NS, Pitera AJ, Lee ML, Fitzgerald EA, del Alamo JA. Positive
temperature coefﬁcient of impact ionization in strained-Si. IEEE Trans
Electron Device 2005;52(7):1627–33.
[9] Irisawa T, Numata T, Sugiyama N, Takagi S. On the origin of increase in
substrate current and impact ionization efﬁciency in strained-Si n- and p-
MOSFETs. IEEE Trans Electron Device 2005;52(5):993–8.
[10] Kang TK, Huang PC, Sa YH, Wu SL, Chang SJ. Investigation of impact ionization
in strained-Si n-channel metal–oxide–semiconductor ﬁeld-effect transistors.
Jpn J Appl Phys 2008;47(4):2664–7.
[11] Kang TK. Physics of enhanced impact ionization in strained-Si p-channel
metal–oxide–semiconductor ﬁeld-effect transistors. Appl Phys Lett 2008;92:
153501–3.
[12] Mizuno T, Toriumi A, Iwase M, Takahashi M, Niiyama H, Fukumoto M, et al.
Hot-carrier effects in 0.1 lm gate length CMOS devices. In: Technical digest of
international electron devices meeting; 1992. p. 695–8.
[13] Chan TY, Ko PK, Hu C. A simple method to characterize substrate current in
MOSFETs. IEEE Electron Device Lett 1984;5(12):505–7.
[14] Huang JH, Liu ZH, Jeng MC, Ko PK, Hu C. A physical model for MOSFET output
resistance. In: Technical digest of international electron devices meeting;
1992. p. 569–72.
[15] Kakumu M, Kinugawa M, Hashimoto K. Choice of power-supply voltage for
half-micrometer and lower submicrometer CMOS devices. IEEE Trans Electron
Devices 1990;37(5):1334–42.
[16] Lim JS, Thompson SE, Fossum JG. Comparison of threshold voltage shifts for
uniaxial and biaxial tensile-stressed nMOSFETs. IEEE Electron Device Lett
2004;25(11):731–3.
[17] Kelly DQ, Dey S, Onsongo D, Banerjee SK. Considerations for evaluating hot-
electron reliability of strained Si n-channel MOSFETs. Microelectron Reliab
2005;45:1033–40.
-5
-4
-3
-2
-1
0
0 500 1000 1500
ΔEg=-3.66 X 10-11 σ
Control Si+Wafer bending
Strained Si
Strained Si+Wafer bending
Eg
/E
g 
(%
)
 (MPa)
Fig. 10. Change in the bandgap energy, DEg/Eg, versus the tensile stress corre-
sponding to that in Fig. 9. The solid line represents the theoretical calculation of DEg
[16].
100 101 102 103
0.1
1
10
stress time (sec)
I  
 d
eg
ra
da
tio
n 
(%
)
D
Control Si
 Strained Si
nMOSFET
W / L = 25um/0.4um
stress@ VG = 1/2VDS
VDS = 7 V
Fig. 11. Comparison of hot-electron degradation characteristics in nMOSFETs
without and with the tensile CESL.
B.-C. Wang et al. /Microelectronics Reliability 50 (2010) 610–613 613
Challenges in Physics and Technology Scaling”過程中，激發出許多新的研究想法，從中也了解
到自己研究長處以及一些研究的盲點，在此除了感到獲益良多之外，也特別要感謝國科會在
經費上的補助。 
 
三、建議 
參加此類國際知名大型研討會，不僅可以了解世界上相同領域的研究方向以及研究深度
之外，並且能提升研究水準與拓展國際視野，因此有志於長期研究的學者或是研究生更應鼓
勵多參與國際性的研討會，藉由和與會的學者互相討論也可以激發出不錯的研究想法。所以，
若能夠持續在經費上得到國科會的適當補助，對於研究學者或是研究生將會有極大的幫助。 
 
四、攜回資料名稱與內容 
由於今年 SSDM 倡導 Green Technology，所以當天註冊完只有一
支 2GB 的隨身碟，其內容是收錄所有論文集(如右圖所示)。 
 
 
 
五、其他 
附上此次會場部分的記錄照片 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
0.0 0.2 0.4 0.6 0.8 1.0
5.0x10-4
1.0x10-3
1.5x10-3
2.0x10-3
2.5x10-3
3.0x10-3
3.5x10-3
4.0x10-3
32%
|D
ra
in
C
ur
re
nt
s|
(A
)
|Drain Voltage| (V)
(110)/<110>
(110)/<100>
(100)/<110>Control Si
pMOSFET
W/L=10/0.1um
|V
G
-V
T
|=0.6V
13%
i , regardless of the change of the mean free path, . As for
the short-channel (110) surface pMOSFETs, the anisotropic IIE
becomes smaller and it could be explained by the cause of
non-stationary transport.
Reference
[1] M. Yang et al., IEEE T-ED, (2006) p.965.
[2] M. Fischetti et al., J. Appl. Phys., (2003) p.1079.
[3] N. Sano et al., Phys. Rev. B, (1990) p.12122.
[4] S. Takagi et al., Semicond. Sci. Technol., (1992) p.601.
[5] H. Nakamura et al., Jpn. J. Appl. Phys., (2004) p.1723.
[6] F. M. Bufler et al., IEEE EDL, (2008) p.369.
[7] T. K. Kang et al., Jpn. J. Appl. Phys., (2008) p.2664.
[8] T. Y. Chen et al., IEEE EDL, (1984) p.505.
[9] S. Takagi and A. Toriumi, IEDM Tech. Dig., (1992) p.711.
Fig. 1 Schematic illustration of (110) surface pMOSFETs with two
channel directions, i.e. <110> and <100>.
Fig. 2 ID-VD characteristics of (110) surface pMOSFETs with a
long channel (L=1um) relative to control-Si device.
Fig. 3 ID-VD characteristics of (110) surface pMOSFETs with a
short channel (L=0.1um) relative to control-Si device.
Fig. 4 1/|VD-Vdsat| dependence of IB/ID |VD-Vdsat| for <110> and
<100> direction on a long-channel (110) surface pMOSFETs. The
result of pMOSFETs undergoing the high-voltage stress is also
shown for comparison.
Fig. 6 Gate currents of a long-channel (110) surface pMOSFETs
measured in accumulation region before and after the high-voltage
stress.
Fig. 7 1/|VD-Vdsat| dependence of IB/ID |VD-Vdsat| for <110> and
<100> direction on a short-channel (110) surface pMOSFETs. The
result of pMOSFETs undergoing the high-voltage stress is also
shown for comparison.
Fig. 5 Subthreshold characteristics of a long-channel (110) surface
pMOSFETs before and after the high-voltage stress.
0.25 0.30 0.35 0.40 0.45
10-4
10-3
10-2
10-1
<100>
}I B
/I
D
|(V
D
-V
D
sa
t)|
(1
/V
)
1/|V
D
-V
Dsat
| (1/V)
W/L=10/1 um
After High-Voltage Stress
(110)/<110>
(110)/<100>
(110)/<110>
(110)/<100>
} Fresh
pMOSFET
<110>
0.25 0.30 0.35 0.40 0.45
10-4
10-3
10-2
10-1
}I B
/I
D
|(V
D
*-
V
D
sa
t*
)|
(1
/V
)
1/|V
D
*-V
Dsat
*| (1/V)
W/L=10/0.1 um
After High-Voltage Stress
(110)/<110>
(110)/<100>
(110)/<110>
(110)/<100>
} Fresh
pMOSFET
0.0 0.5 1.0 1.5 2.0
10-13
10-12
10-11
10-10
10-9
10-8
10-7
G
at
e
C
ur
re
nt
s
(A
)
Gate Voltage (V)
Fresh
After High-Voltage Stress
pMOSFET
W/L=10/1 um
0.0 0.2 0.4 0.6 0.8 1.0
0.0
1.0x10-4
2.0x10-4
3.0x10-4
4.0x10-4
5.0x10-4
|D
ra
in
C
ur
re
nt
s|
(A
)
|Drain Voltage| (V)
(110)/<110>
(110)/<100>
(100)/<110>Control Si
pMOSFET
W/L=10/1um
|V
G
-V
T
|=0.6V
35%
23%
0.0 0.2 0.4 0.6 0.8 1.0
1E-9
1E-8
1E-7
1E-6
1E-5
1E-4
|D
ra
in
C
ur
re
nt
s|
(A
)
|Gate Voltage| (V)
Fresh
After High-Voltage Stress
pMOSFET
W/L=10/1 um
98年度專題研究計畫研究成果彙整表 
計畫主持人：康定國 計畫編號：98-2221-E-230-013- 
計畫名稱：CMOS 製程引致近似單軸向應力量測方法之研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 1 1 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
