// Seed: 4229203617
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2
);
  wire id_4, id_5;
  wire id_6, id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output logic id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    output logic id_9,
    output wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri id_14
);
  initial $signed(93);
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
  always
    if (1'b0 + 1) begin : LABEL_0
      begin : LABEL_1
        begin : LABEL_2
          @(1 or id_3) id_9 = -1;
        end
        id_2 = id_13;
      end
    end
endmodule
