

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Fri Aug 31 21:48:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.024|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_140  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     438|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1058|     913|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     342|
|Register         |        -|      -|     505|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1563|    1693|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |kernel_jacobi_2d_bkb_U9    |kernel_jacobi_2d_bkb  |        0|      0|  522|  437|
    |kernel_jacobi_2d_cud_U10   |kernel_jacobi_2d_cud  |        0|      0|  522|  437|
    |grp_lut_div5_chunk_fu_140  |lut_div5_chunk        |        0|      0|   14|   39|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0| 1058|  913|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_248_p2          |     +    |      0|  0|  18|           2|          11|
    |xf_V_8_fu_377_p2             |     +    |      0|  0|  63|           2|          56|
    |new_exp_V_fu_257_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_243_p2            |     -    |      0|  0|  18|           1|          11|
    |sel_tmp3_fu_271_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_294_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp4_fu_220_p2              |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_204_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_253_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_2_fu_306_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_fu_233_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_238_p2              |   icmp   |      0|  0|  13|          11|          11|
    |sel_tmp2_demorgan_fu_261_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_6_fu_319_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_325_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_670_p3          |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_311_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_276_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_282_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_4_fu_299_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_cast_cast_fu_226_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_5_fu_371_p3             |  select  |      0|  0|  56|           1|          56|
    |xf_V_7_fu_356_p3             |  select  |      0|  0|  56|           1|          56|
    |sel_tmp2_fu_265_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_289_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 438|          87|         326|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  221|         51|    1|         51|
    |ap_return                         |    9|          2|   64|        128|
    |grp_lut_div5_chunk_fu_140_d_V     |   97|         20|    3|         60|
    |grp_lut_div5_chunk_fu_140_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  342|         76|   71|        248|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  50|   0|   50|          0|
    |ap_return_preg                          |  64|   0|   64|          0|
    |call_ret10_i_i_reg_940_0                |   3|   0|    3|          0|
    |call_ret11_i_i_reg_945_0                |   3|   0|    3|          0|
    |call_ret12_i_i_reg_950_0                |   3|   0|    3|          0|
    |call_ret13_i_i_reg_955_0                |   3|   0|    3|          0|
    |call_ret14_i_i_reg_960_0                |   3|   0|    3|          0|
    |call_ret15_i_i_reg_965_0                |   3|   0|    3|          0|
    |call_ret16_i_i_reg_970_0                |   3|   0|    3|          0|
    |call_ret17_i_i_reg_975_0                |   3|   0|    3|          0|
    |call_ret18_i_i_reg_980_0                |   3|   0|    3|          0|
    |call_ret2_i_i_reg_900_0                 |   3|   0|    3|          0|
    |call_ret3_i_i_reg_905_0                 |   3|   0|    3|          0|
    |call_ret4_i_i_reg_910_0                 |   3|   0|    3|          0|
    |call_ret5_i_i_reg_915_0                 |   3|   0|    3|          0|
    |call_ret6_i_i_reg_920_0                 |   3|   0|    3|          0|
    |call_ret7_i_i_reg_925_0                 |   3|   0|    3|          0|
    |call_ret8_i_i_reg_930_0                 |   3|   0|    3|          0|
    |call_ret9_i_i_reg_935_0                 |   3|   0|    3|          0|
    |d_chunk_V_10_reg_850                    |   3|   0|    3|          0|
    |d_chunk_V_11_reg_855                    |   3|   0|    3|          0|
    |d_chunk_V_12_reg_860                    |   3|   0|    3|          0|
    |d_chunk_V_13_reg_865                    |   3|   0|    3|          0|
    |d_chunk_V_14_reg_870                    |   3|   0|    3|          0|
    |d_chunk_V_15_reg_875                    |   3|   0|    3|          0|
    |d_chunk_V_16_reg_880                    |   3|   0|    3|          0|
    |d_chunk_V_17_reg_885                    |   3|   0|    3|          0|
    |d_chunk_V_18_reg_890                    |   3|   0|    3|          0|
    |d_chunk_V_1_reg_805                     |   3|   0|    3|          0|
    |d_chunk_V_2_reg_810                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_815                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_820                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_825                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_830                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_835                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_840                     |   3|   0|    3|          0|
    |d_chunk_V_9_reg_845                     |   3|   0|    3|          0|
    |d_chunk_V_reg_895                       |   2|   0|    3|          1|
    |grp_lut_div5_chunk_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |icmp4_reg_716                           |   1|   0|    1|          0|
    |icmp_reg_711                            |   1|   0|    1|          0|
    |new_exp_V_1_reg_693                     |  11|   0|   11|          0|
    |new_mant_V_1_reg_704                    |  52|   0|   52|          0|
    |p_Repl2_1_reg_764                       |  11|   0|   11|          0|
    |p_Repl2_2_reg_688                       |   1|   0|    1|          0|
    |p_Result_i_i_reg_800                    |   2|   0|    2|          0|
    |r_V_20_reg_784                          |  52|   0|   52|          0|
    |r_V_21_reg_789                          |  56|   0|   56|          0|
    |reg_163                                 |   3|   0|    3|          0|
    |shift_V_1_reg_748                       |  11|   0|   11|          0|
    |shift_V_4_reg_753                       |  11|   0|   11|          0|
    |shift_V_cast_cast_reg_722               |   1|   0|   11|         10|
    |shift_V_reg_743                         |  11|   0|   11|          0|
    |tmp_2_reg_759                           |   1|   0|    1|          0|
    |tmp_3_reg_729                           |   1|   0|    1|          0|
    |tmp_4_reg_737                           |   1|   0|    1|          0|
    |xf_V_7_reg_794                          |  56|   0|   56|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 505|   0|  516|         11|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div5 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

