// Seed: 1737260427
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0 == 1;
  wire id_3;
  wire id_4;
endmodule
module module_1;
  wire id_2, id_3;
  logic [7:0] id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign id_6[1] = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_9,
      id_11
  );
endmodule
