
VL53L0X_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c418  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800c6b8  0800c6b8  0000d6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c77c  0800c77c  0000e320  2**0
                  CONTENTS
  4 .ARM          00000008  0800c77c  0800c77c  0000d77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c784  0800c784  0000e320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c784  0800c784  0000d784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c788  0800c788  0000d788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  24000000  0800c78c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000504  24000320  0800caac  0000e320  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000824  0800caac  0000e824  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e320  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002301a  00000000  00000000  0000e34e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aa0  00000000  00000000  00031368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  00034e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013dd  00000000  00000000  00036780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cbfc  00000000  00000000  00037b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000228c1  00000000  00000000  00074759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018cd7c  00000000  00000000  0009701a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00223d96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071fc  00000000  00000000  00223ddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0022afd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000320 	.word	0x24000320
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c6a0 	.word	0x0800c6a0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000324 	.word	0x24000324
 80002dc:	0800c6a0 	.word	0x0800c6a0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b49      	ldr	r3, [pc, #292]	@ (800079c <SystemInit+0x12c>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a48      	ldr	r2, [pc, #288]	@ (800079c <SystemInit+0x12c>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b45      	ldr	r3, [pc, #276]	@ (800079c <SystemInit+0x12c>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a44      	ldr	r2, [pc, #272]	@ (800079c <SystemInit+0x12c>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <SystemInit+0x130>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <SystemInit+0x130>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a3e      	ldr	r2, [pc, #248]	@ (80007a0 <SystemInit+0x130>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b3d      	ldr	r3, [pc, #244]	@ (80007a4 <SystemInit+0x134>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a3c      	ldr	r2, [pc, #240]	@ (80007a4 <SystemInit+0x134>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b3a      	ldr	r3, [pc, #232]	@ (80007a4 <SystemInit+0x134>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b39      	ldr	r3, [pc, #228]	@ (80007a4 <SystemInit+0x134>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4938      	ldr	r1, [pc, #224]	@ (80007a4 <SystemInit+0x134>)
 80006c4:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <SystemInit+0x138>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b35      	ldr	r3, [pc, #212]	@ (80007a0 <SystemInit+0x130>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <SystemInit+0x130>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a30      	ldr	r2, [pc, #192]	@ (80007a0 <SystemInit+0x130>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b2f      	ldr	r3, [pc, #188]	@ (80007a4 <SystemInit+0x134>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b2d      	ldr	r3, [pc, #180]	@ (80007a4 <SystemInit+0x134>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <SystemInit+0x134>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b2a      	ldr	r3, [pc, #168]	@ (80007a4 <SystemInit+0x134>)
 80006fa:	4a2c      	ldr	r2, [pc, #176]	@ (80007ac <SystemInit+0x13c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <SystemInit+0x134>)
 8000700:	4a2b      	ldr	r2, [pc, #172]	@ (80007b0 <SystemInit+0x140>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <SystemInit+0x134>)
 8000706:	4a2b      	ldr	r2, [pc, #172]	@ (80007b4 <SystemInit+0x144>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <SystemInit+0x134>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <SystemInit+0x134>)
 8000712:	4a28      	ldr	r2, [pc, #160]	@ (80007b4 <SystemInit+0x144>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <SystemInit+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b21      	ldr	r3, [pc, #132]	@ (80007a4 <SystemInit+0x134>)
 800071e:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <SystemInit+0x144>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <SystemInit+0x134>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <SystemInit+0x134>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <SystemInit+0x134>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <SystemInit+0x148>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a1e      	ldr	r2, [pc, #120]	@ (80007b8 <SystemInit+0x148>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <SystemInit+0x14c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x150>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <SystemInit+0x154>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <SystemInit+0x134>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000764:	2b00      	cmp	r3, #0
 8000766:	d113      	bne.n	8000790 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <SystemInit+0x134>)
 800076a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800076e:	4a0d      	ldr	r2, [pc, #52]	@ (80007a4 <SystemInit+0x134>)
 8000770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000774:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <SystemInit+0x158>)
 800077a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800077e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <SystemInit+0x134>)
 8000782:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000786:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <SystemInit+0x134>)
 8000788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800078c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	52002000 	.word	0x52002000
 80007a4:	58024400 	.word	0x58024400
 80007a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80007ac:	02020200 	.word	0x02020200
 80007b0:	01ff0000 	.word	0x01ff0000
 80007b4:	01010280 	.word	0x01010280
 80007b8:	580000c0 	.word	0x580000c0
 80007bc:	5c001000 	.word	0x5c001000
 80007c0:	ffff0000 	.word	0xffff0000
 80007c4:	51008108 	.word	0x51008108
 80007c8:	52004000 	.word	0x52004000

080007cc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <ExitRun0Mode+0x30>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	f023 0306 	bic.w	r3, r3, #6
 80007d8:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <ExitRun0Mode+0x30>)
 80007da:	f043 0302 	orr.w	r3, r3, #2
 80007de:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007e0:	bf00      	nop
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <ExitRun0Mode+0x30>)
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d0f9      	beq.n	80007e2 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007ee:	bf00      	nop
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	58024800 	.word	0x58024800

08000800 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08c      	sub	sp, #48	@ 0x30
 8000804:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	4b47      	ldr	r3, [pc, #284]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800080c:	4a45      	ldr	r2, [pc, #276]	@ (8000924 <MX_GPIO_Init+0x124>)
 800080e:	f043 0302 	orr.w	r3, r3, #2
 8000812:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000816:	4b43      	ldr	r3, [pc, #268]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800081c:	f003 0302 	and.w	r3, r3, #2
 8000820:	61bb      	str	r3, [r7, #24]
 8000822:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000824:	4b3f      	ldr	r3, [pc, #252]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082a:	4a3e      	ldr	r2, [pc, #248]	@ (8000924 <MX_GPIO_Init+0x124>)
 800082c:	f043 0308 	orr.w	r3, r3, #8
 8000830:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000834:	4b3b      	ldr	r3, [pc, #236]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083a:	f003 0308 	and.w	r3, r3, #8
 800083e:	617b      	str	r3, [r7, #20]
 8000840:	697b      	ldr	r3, [r7, #20]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000852:	4b34      	ldr	r3, [pc, #208]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000858:	4a32      	ldr	r2, [pc, #200]	@ (8000924 <MX_GPIO_Init+0x124>)
 800085a:	f043 0304 	orr.w	r3, r3, #4
 800085e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000862:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000864:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000868:	f003 0304 	and.w	r3, r3, #4
 800086c:	613b      	str	r3, [r7, #16]
 800086e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000870:	4b2c      	ldr	r3, [pc, #176]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000876:	4a2b      	ldr	r2, [pc, #172]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000878:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800087c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000880:	4b28      	ldr	r3, [pc, #160]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000894:	4a23      	ldr	r2, [pc, #140]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800089e:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008b4:	f043 0310 	orr.w	r3, r3, #16
 80008b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008bc:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c2:	f003 0310 	and.w	r3, r3, #16
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008d0:	4815      	ldr	r0, [pc, #84]	@ (8000928 <MX_GPIO_Init+0x128>)
 80008d2:	f001 f933 	bl	8001b3c <HAL_GPIO_WritePin>
  /*Configure GPIO pin : PtPin */
  //GPIO_InitStruct.Pin = LED_Pin;
  //GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  //GPIO_InitStruct.Pull = GPIO_NOPULL;
  //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4813      	ldr	r0, [pc, #76]	@ (800092c <MX_GPIO_Init+0x12c>)
 80008de:	f000 ff7d 	bl	80017dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin;
 80008e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TOF_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	480b      	ldr	r0, [pc, #44]	@ (8000928 <MX_GPIO_Init+0x128>)
 80008fc:	f000 ff6e 	bl	80017dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_INT_Pin;
 8000900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TOF_INT_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	4619      	mov	r1, r3
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <MX_GPIO_Init+0x128>)
 8000916:	f000 ff61 	bl	80017dc <HAL_GPIO_Init>
}
 800091a:	bf00      	nop
 800091c:	3730      	adds	r7, #48	@ 0x30
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	58024400 	.word	0x58024400
 8000928:	58021000 	.word	0x58021000
 800092c:	58020800 	.word	0x58020800

08000930 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000934:	4b1b      	ldr	r3, [pc, #108]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000936:	4a1c      	ldr	r2, [pc, #112]	@ (80009a8 <MX_I2C2_Init+0x78>)
 8000938:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 800093a:	4b1a      	ldr	r3, [pc, #104]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800093c:	4a1b      	ldr	r2, [pc, #108]	@ (80009ac <MX_I2C2_Init+0x7c>)
 800093e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000940:	4b18      	ldr	r3, [pc, #96]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000946:	4b17      	ldr	r3, [pc, #92]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000948:	2201      	movs	r2, #1
 800094a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800094c:	4b15      	ldr	r3, [pc, #84]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000952:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000954:	2200      	movs	r2, #0
 8000956:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000958:	4b12      	ldr	r3, [pc, #72]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800095a:	2200      	movs	r2, #0
 800095c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800095e:	4b11      	ldr	r3, [pc, #68]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000960:	2200      	movs	r2, #0
 8000962:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000964:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000966:	2200      	movs	r2, #0
 8000968:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800096a:	480e      	ldr	r0, [pc, #56]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800096c:	f001 f92e 	bl	8001bcc <HAL_I2C_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000976:	f000 fb35 	bl	8000fe4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097a:	2100      	movs	r1, #0
 800097c:	4809      	ldr	r0, [pc, #36]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800097e:	f001 fe75 	bl	800266c <HAL_I2CEx_ConfigAnalogFilter>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000988:	f000 fb2c 	bl	8000fe4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800098c:	2100      	movs	r1, #0
 800098e:	4805      	ldr	r0, [pc, #20]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000990:	f001 feb7 	bl	8002702 <HAL_I2CEx_ConfigDigitalFilter>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800099a:	f000 fb23 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	2400033c 	.word	0x2400033c
 80009a8:	40005800 	.word	0x40005800
 80009ac:	00909beb 	.word	0x00909beb

080009b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b0ba      	sub	sp, #232	@ 0xe8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009c8:	f107 0310 	add.w	r3, r7, #16
 80009cc:	22c0      	movs	r2, #192	@ 0xc0
 80009ce:	2100      	movs	r1, #0
 80009d0:	4618      	mov	r0, r3
 80009d2:	f00b f9dd 	bl	800bd90 <memset>
  if(i2cHandle->Instance==I2C2)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a27      	ldr	r2, [pc, #156]	@ (8000a78 <HAL_I2C_MspInit+0xc8>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d146      	bne.n	8000a6e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80009e0:	f04f 0208 	mov.w	r2, #8
 80009e4:	f04f 0300 	mov.w	r3, #0
 80009e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009f2:	f107 0310 	add.w	r3, r7, #16
 80009f6:	4618      	mov	r0, r3
 80009f8:	f002 ff10 	bl	800381c <HAL_RCCEx_PeriphCLKConfig>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000a02:	f000 faef 	bl	8000fe4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a0e:	f043 0302 	orr.w	r3, r3, #2
 8000a12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a16:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a1c:	f003 0302 	and.w	r3, r3, #2
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a24:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2c:	2312      	movs	r3, #18
 8000a2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a3e:	2304      	movs	r3, #4
 8000a40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a44:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a48:	4619      	mov	r1, r3
 8000a4a:	480d      	ldr	r0, [pc, #52]	@ (8000a80 <HAL_I2C_MspInit+0xd0>)
 8000a4c:	f000 fec6 	bl	80017dc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a50:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a56:	4a09      	ldr	r2, [pc, #36]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a5c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000a6e:	bf00      	nop
 8000a70:	37e8      	adds	r7, #232	@ 0xe8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40005800 	.word	0x40005800
 8000a7c:	58024400 	.word	0x58024400
 8000a80:	58020400 	.word	0x58020400

08000a84 <medianFilter5>:
int buffer[10] = {0};
int index_i = 0;
int i = 0;
int filtered = 0;

int medianFilter5(int arr[]) {
 8000a84:	b480      	push	{r7}
 8000a86:	b091      	sub	sp, #68	@ 0x44
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
    int temp[10];

    // Копируем и сортируем
    for(int i = 0; i < 10; i++) temp[i] = arr[i];
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a90:	e00d      	b.n	8000aae <medianFilter5+0x2a>
 8000a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	3340      	adds	r3, #64	@ 0x40
 8000aa2:	443b      	add	r3, r7
 8000aa4:	f843 2c38 	str.w	r2, [r3, #-56]
 8000aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aaa:	3301      	adds	r3, #1
 8000aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ab0:	2b09      	cmp	r3, #9
 8000ab2:	ddee      	ble.n	8000a92 <medianFilter5+0xe>

    // Простая сортировка пузырьком
    for(int i = 0; i < 9; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ab8:	e034      	b.n	8000b24 <medianFilter5+0xa0>
        for(int j = i+1; j < 10; j++) {
 8000aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000abc:	3301      	adds	r3, #1
 8000abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ac0:	e02a      	b.n	8000b18 <medianFilter5+0x94>
            if(temp[i] > temp[j]) {
 8000ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	3340      	adds	r3, #64	@ 0x40
 8000ac8:	443b      	add	r3, r7
 8000aca:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8000ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	3340      	adds	r3, #64	@ 0x40
 8000ad4:	443b      	add	r3, r7
 8000ad6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	dd19      	ble.n	8000b12 <medianFilter5+0x8e>
                int tmp = temp[i];
 8000ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	3340      	adds	r3, #64	@ 0x40
 8000ae4:	443b      	add	r3, r7
 8000ae6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000aea:	633b      	str	r3, [r7, #48]	@ 0x30
                temp[i] = temp[j];
 8000aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	3340      	adds	r3, #64	@ 0x40
 8000af2:	443b      	add	r3, r7
 8000af4:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8000af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	3340      	adds	r3, #64	@ 0x40
 8000afe:	443b      	add	r3, r7
 8000b00:	f843 2c38 	str.w	r2, [r3, #-56]
                temp[j] = tmp;
 8000b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	3340      	adds	r3, #64	@ 0x40
 8000b0a:	443b      	add	r3, r7
 8000b0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b0e:	f843 2c38 	str.w	r2, [r3, #-56]
        for(int j = i+1; j < 10; j++) {
 8000b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b14:	3301      	adds	r3, #1
 8000b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b1a:	2b09      	cmp	r3, #9
 8000b1c:	ddd1      	ble.n	8000ac2 <medianFilter5+0x3e>
    for(int i = 0; i < 9; i++) {
 8000b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b20:	3301      	adds	r3, #1
 8000b22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b26:	2b08      	cmp	r3, #8
 8000b28:	ddc7      	ble.n	8000aba <medianFilter5+0x36>
            }
        }
    }

    return temp[5]; // медиана
 8000b2a:	69fb      	ldr	r3, [r7, #28]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3744      	adds	r7, #68	@ 0x44
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <measureDistVLX>:

void measureDistVLX(){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b092      	sub	sp, #72	@ 0x48
 8000b3c:	af00      	add	r7, sp, #0
	  uint16_t MessageLen;
	  uint8_t Message[50];

	  uint32_t start = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	643b      	str	r3, [r7, #64]	@ 0x40
	  uint32_t end = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  uint32_t time_ms = 0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	63bb      	str	r3, [r7, #56]	@ 0x38

	  start = HAL_GetTick();
 8000b4a:	f000 fcaf 	bl	80014ac <HAL_GetTick>
 8000b4e:	6438      	str	r0, [r7, #64]	@ 0x40
	  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8000b50:	4b51      	ldr	r3, [pc, #324]	@ (8000c98 <measureDistVLX+0x160>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4951      	ldr	r1, [pc, #324]	@ (8000c9c <measureDistVLX+0x164>)
 8000b56:	4618      	mov	r0, r3
 8000b58:	f007 fbc2 	bl	80082e0 <VL53L0X_PerformSingleRangingMeasurement>

	  if(RangingData.RangeStatus == 0)
 8000b5c:	4b4f      	ldr	r3, [pc, #316]	@ (8000c9c <measureDistVLX+0x164>)
 8000b5e:	7e1b      	ldrb	r3, [r3, #24]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d15b      	bne.n	8000c1c <measureDistVLX+0xe4>
	  {
		  buffer[index_i] = RangingData.RangeMilliMeter;
 8000b64:	4b4d      	ldr	r3, [pc, #308]	@ (8000c9c <measureDistVLX+0x164>)
 8000b66:	891a      	ldrh	r2, [r3, #8]
 8000b68:	4b4d      	ldr	r3, [pc, #308]	@ (8000ca0 <measureDistVLX+0x168>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	4a4d      	ldr	r2, [pc, #308]	@ (8000ca4 <measureDistVLX+0x16c>)
 8000b70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		  MessageLen = sprintf((char*)Message, "Raw distance: %i mm", RangingData.RangeMilliMeter);
 8000b74:	4b49      	ldr	r3, [pc, #292]	@ (8000c9c <measureDistVLX+0x164>)
 8000b76:	891b      	ldrh	r3, [r3, #8]
 8000b78:	461a      	mov	r2, r3
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	494a      	ldr	r1, [pc, #296]	@ (8000ca8 <measureDistVLX+0x170>)
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f00b f8e6 	bl	800bd50 <siprintf>
 8000b84:	4603      	mov	r3, r0
 8000b86:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000b8a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000b8e:	1d39      	adds	r1, r7, #4
 8000b90:	2364      	movs	r3, #100	@ 0x64
 8000b92:	4846      	ldr	r0, [pc, #280]	@ (8000cac <measureDistVLX+0x174>)
 8000b94:	f004 ffda 	bl	8005b4c <HAL_UART_Transmit>

		  if (i >= 8) {
 8000b98:	4b45      	ldr	r3, [pc, #276]	@ (8000cb0 <measureDistVLX+0x178>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b07      	cmp	r3, #7
 8000b9e:	dd10      	ble.n	8000bc2 <measureDistVLX+0x8a>
			  filtered = medianFilter5(buffer);
 8000ba0:	4840      	ldr	r0, [pc, #256]	@ (8000ca4 <measureDistVLX+0x16c>)
 8000ba2:	f7ff ff6f 	bl	8000a84 <medianFilter5>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	4a42      	ldr	r2, [pc, #264]	@ (8000cb4 <measureDistVLX+0x17c>)
 8000baa:	6013      	str	r3, [r2, #0]
			  MessageLen = sprintf((char*)Message, " | Filtered: %i mm", filtered);
 8000bac:	4b41      	ldr	r3, [pc, #260]	@ (8000cb4 <measureDistVLX+0x17c>)
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	4941      	ldr	r1, [pc, #260]	@ (8000cb8 <measureDistVLX+0x180>)
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f00b f8cb 	bl	800bd50 <siprintf>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8000bc0:	e007      	b.n	8000bd2 <measureDistVLX+0x9a>
		  } else {
			  MessageLen = sprintf((char*)Message, "\n\r");
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	493d      	ldr	r1, [pc, #244]	@ (8000cbc <measureDistVLX+0x184>)
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f00b f8c2 	bl	800bd50 <siprintf>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		  }
		  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000bd2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000bd6:	1d39      	adds	r1, r7, #4
 8000bd8:	2364      	movs	r3, #100	@ 0x64
 8000bda:	4834      	ldr	r0, [pc, #208]	@ (8000cac <measureDistVLX+0x174>)
 8000bdc:	f004 ffb6 	bl	8005b4c <HAL_UART_Transmit>

		  i++;
 8000be0:	4b33      	ldr	r3, [pc, #204]	@ (8000cb0 <measureDistVLX+0x178>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	3301      	adds	r3, #1
 8000be6:	4a32      	ldr	r2, [pc, #200]	@ (8000cb0 <measureDistVLX+0x178>)
 8000be8:	6013      	str	r3, [r2, #0]
		  if(i == 1000)
 8000bea:	4b31      	ldr	r3, [pc, #196]	@ (8000cb0 <measureDistVLX+0x178>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bf2:	d102      	bne.n	8000bfa <measureDistVLX+0xc2>
			  i = 8;
 8000bf4:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb0 <measureDistVLX+0x178>)
 8000bf6:	2208      	movs	r2, #8
 8000bf8:	601a      	str	r2, [r3, #0]
		  index_i = (index_i + 1) % 10;
 8000bfa:	4b29      	ldr	r3, [pc, #164]	@ (8000ca0 <measureDistVLX+0x168>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	1c59      	adds	r1, r3, #1
 8000c00:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc0 <measureDistVLX+0x188>)
 8000c02:	fb83 2301 	smull	r2, r3, r3, r1
 8000c06:	109a      	asrs	r2, r3, #2
 8000c08:	17cb      	asrs	r3, r1, #31
 8000c0a:	1ad2      	subs	r2, r2, r3
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	4413      	add	r3, r2
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	1aca      	subs	r2, r1, r3
 8000c16:	4b22      	ldr	r3, [pc, #136]	@ (8000ca0 <measureDistVLX+0x168>)
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	e021      	b.n	8000c60 <measureDistVLX+0x128>
	  }
	  else {
		  MessageLen = sprintf((char*)Message, "Raw distance: %i mm", 2000);
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000c22:	4921      	ldr	r1, [pc, #132]	@ (8000ca8 <measureDistVLX+0x170>)
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00b f893 	bl	800bd50 <siprintf>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000c30:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000c34:	1d39      	adds	r1, r7, #4
 8000c36:	2364      	movs	r3, #100	@ 0x64
 8000c38:	481c      	ldr	r0, [pc, #112]	@ (8000cac <measureDistVLX+0x174>)
 8000c3a:	f004 ff87 	bl	8005b4c <HAL_UART_Transmit>
		  MessageLen = sprintf((char*)Message, " | Filtered: %i mm", 2000);
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000c44:	491c      	ldr	r1, [pc, #112]	@ (8000cb8 <measureDistVLX+0x180>)
 8000c46:	4618      	mov	r0, r3
 8000c48:	f00b f882 	bl	800bd50 <siprintf>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000c52:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000c56:	1d39      	adds	r1, r7, #4
 8000c58:	2364      	movs	r3, #100	@ 0x64
 8000c5a:	4814      	ldr	r0, [pc, #80]	@ (8000cac <measureDistVLX+0x174>)
 8000c5c:	f004 ff76 	bl	8005b4c <HAL_UART_Transmit>
	  }

	  end = HAL_GetTick();
 8000c60:	f000 fc24 	bl	80014ac <HAL_GetTick>
 8000c64:	63f8      	str	r0, [r7, #60]	@ 0x3c
	  time_ms = end - start;
 8000c66:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000c68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	63bb      	str	r3, [r7, #56]	@ 0x38

	  MessageLen = sprintf((char*)Message, " | Execution time: %lu ms\n", time_ms);
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000c72:	4914      	ldr	r1, [pc, #80]	@ (8000cc4 <measureDistVLX+0x18c>)
 8000c74:	4618      	mov	r0, r3
 8000c76:	f00b f86b 	bl	800bd50 <siprintf>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000c80:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000c84:	1d39      	adds	r1, r7, #4
 8000c86:	2364      	movs	r3, #100	@ 0x64
 8000c88:	4808      	ldr	r0, [pc, #32]	@ (8000cac <measureDistVLX+0x174>)
 8000c8a:	f004 ff5f 	bl	8005b4c <HAL_UART_Transmit>
}
 8000c8e:	bf00      	nop
 8000c90:	3748      	adds	r7, #72	@ 0x48
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	24000008 	.word	0x24000008
 8000c9c:	240003d4 	.word	0x240003d4
 8000ca0:	240005a8 	.word	0x240005a8
 8000ca4:	24000580 	.word	0x24000580
 8000ca8:	0800c6b8 	.word	0x0800c6b8
 8000cac:	24000604 	.word	0x24000604
 8000cb0:	240005ac 	.word	0x240005ac
 8000cb4:	240005b0 	.word	0x240005b0
 8000cb8:	0800c6cc 	.word	0x0800c6cc
 8000cbc:	0800c6e0 	.word	0x0800c6e0
 8000cc0:	66666667 	.word	0x66666667
 8000cc4:	0800c6e4 	.word	0x0800c6e4

08000cc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000cce:	f000 f95d 	bl	8000f8c <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000cd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cd6:	60fb      	str	r3, [r7, #12]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000cd8:	bf00      	nop
 8000cda:	4b66      	ldr	r3, [pc, #408]	@ (8000e74 <main+0x1ac>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d004      	beq.n	8000cf0 <main+0x28>
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	1e5a      	subs	r2, r3, #1
 8000cea:	60fa      	str	r2, [r7, #12]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	dcf4      	bgt.n	8000cda <main+0x12>
  if ( timeout < 0 )
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	da01      	bge.n	8000cfa <main+0x32>
  {
  Error_Handler();
 8000cf6:	f000 f975 	bl	8000fe4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cfa:	f000 fb51 	bl	80013a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfe:	f000 f8c9 	bl	8000e94 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000d02:	4b5c      	ldr	r3, [pc, #368]	@ (8000e74 <main+0x1ac>)
 8000d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d08:	4a5a      	ldr	r2, [pc, #360]	@ (8000e74 <main+0x1ac>)
 8000d0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d12:	4b58      	ldr	r3, [pc, #352]	@ (8000e74 <main+0x1ac>)
 8000d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d1c:	603b      	str	r3, [r7, #0]
 8000d1e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000d20:	2000      	movs	r0, #0
 8000d22:	f000 ff25 	bl	8001b70 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000d26:	2100      	movs	r1, #0
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f000 ff3b 	bl	8001ba4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000d2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d32:	60fb      	str	r3, [r7, #12]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000d34:	bf00      	nop
 8000d36:	4b4f      	ldr	r3, [pc, #316]	@ (8000e74 <main+0x1ac>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d104      	bne.n	8000d4c <main+0x84>
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	1e5a      	subs	r2, r3, #1
 8000d46:	60fa      	str	r2, [r7, #12]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	dcf4      	bgt.n	8000d36 <main+0x6e>
if ( timeout < 0 )
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	da01      	bge.n	8000d56 <main+0x8e>
{
Error_Handler();
 8000d52:	f000 f947 	bl	8000fe4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d56:	f7ff fd53 	bl	8000800 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000d5a:	f7ff fde9 	bl	8000930 <MX_I2C2_Init>
  MX_TIM1_Init();
 8000d5e:	f000 f9c7 	bl	80010f0 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000d62:	f000 fa3b 	bl	80011dc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MessageLen = sprintf((char*)Message, "VL53L0X test\n\r");
 8000d66:	4944      	ldr	r1, [pc, #272]	@ (8000e78 <main+0x1b0>)
 8000d68:	4844      	ldr	r0, [pc, #272]	@ (8000e7c <main+0x1b4>)
 8000d6a:	f00a fff1 	bl	800bd50 <siprintf>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	4b43      	ldr	r3, [pc, #268]	@ (8000e80 <main+0x1b8>)
 8000d74:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000d76:	4b42      	ldr	r3, [pc, #264]	@ (8000e80 <main+0x1b8>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	2364      	movs	r3, #100	@ 0x64
 8000d7e:	493f      	ldr	r1, [pc, #252]	@ (8000e7c <main+0x1b4>)
 8000d80:	4840      	ldr	r0, [pc, #256]	@ (8000e84 <main+0x1bc>)
 8000d82:	f004 fee3 	bl	8005b4c <HAL_UART_Transmit>

  Dev->I2cHandle = &hi2c2;
 8000d86:	4b40      	ldr	r3, [pc, #256]	@ (8000e88 <main+0x1c0>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a40      	ldr	r2, [pc, #256]	@ (8000e8c <main+0x1c4>)
 8000d8c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  Dev->I2cDevAddr = 0x52;
 8000d90:	4b3d      	ldr	r3, [pc, #244]	@ (8000e88 <main+0x1c0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2252      	movs	r2, #82	@ 0x52
 8000d96:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000da0:	483b      	ldr	r0, [pc, #236]	@ (8000e90 <main+0x1c8>)
 8000da2:	f000 fecb 	bl	8001b3c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8000da6:	2014      	movs	r0, #20
 8000da8:	f000 fb8c 	bl	80014c4 <HAL_Delay>
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_SET); // Enable XSHUT
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000db2:	4837      	ldr	r0, [pc, #220]	@ (8000e90 <main+0x1c8>)
 8000db4:	f000 fec2 	bl	8001b3c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8000db8:	2014      	movs	r0, #20
 8000dba:	f000 fb83 	bl	80014c4 <HAL_Delay>

  //
  // VL53L0X init for Single Measurement
  //

  VL53L0X_WaitDeviceBooted( Dev );
 8000dbe:	4b32      	ldr	r3, [pc, #200]	@ (8000e88 <main+0x1c0>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f006 fad4 	bl	8007370 <VL53L0X_WaitDeviceBooted>
  VL53L0X_DataInit( Dev );
 8000dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8000e88 <main+0x1c0>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f005 ffeb 	bl	8006da8 <VL53L0X_DataInit>
  VL53L0X_StaticInit( Dev );
 8000dd2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e88 <main+0x1c0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f006 f94a 	bl	8007070 <VL53L0X_StaticInit>
  VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8000ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e88 <main+0x1c0>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	1d7a      	adds	r2, r7, #5
 8000de2:	1db9      	adds	r1, r7, #6
 8000de4:	4618      	mov	r0, r3
 8000de6:	f006 ffe1 	bl	8007dac <VL53L0X_PerformRefCalibration>
  VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8000dea:	4b27      	ldr	r3, [pc, #156]	@ (8000e88 <main+0x1c0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	1dfa      	adds	r2, r7, #7
 8000df0:	f107 0108 	add.w	r1, r7, #8
 8000df4:	4618      	mov	r0, r3
 8000df6:	f007 fc5b 	bl	80086b0 <VL53L0X_PerformRefSpadManagement>
  VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000dfa:	4b23      	ldr	r3, [pc, #140]	@ (8000e88 <main+0x1c0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4618      	mov	r0, r3
 8000e02:	f006 fb53 	bl	80074ac <VL53L0X_SetDeviceMode>

  // Enable/Disable Sigma and Signal check
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8000e06:	4b20      	ldr	r3, [pc, #128]	@ (8000e88 <main+0x1c0>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f006 fdc6 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8000e14:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <main+0x1c0>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f006 fdbf 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <main+0x1c0>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f641 1299 	movw	r2, #6553	@ 0x1999
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f006 fe67 	bl	8007b00 <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8000e32:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <main+0x1c0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f006 fe5f 	bl	8007b00 <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8000e42:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <main+0x1c0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f006 fb8c 	bl	8007568 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8000e50:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <main+0x1c0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2212      	movs	r2, #18
 8000e56:	2100      	movs	r1, #0
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f006 fbab 	bl	80075b4 <VL53L0X_SetVcselPulsePeriod>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <main+0x1c0>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	220e      	movs	r2, #14
 8000e64:	2101      	movs	r1, #1
 8000e66:	4618      	mov	r0, r3
 8000e68:	f006 fba4 	bl	80075b4 <VL53L0X_SetVcselPulsePeriod>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  measureDistVLX();
 8000e6c:	f7ff fe64 	bl	8000b38 <measureDistVLX>
 8000e70:	e7fc      	b.n	8000e6c <main+0x1a4>
 8000e72:	bf00      	nop
 8000e74:	58024400 	.word	0x58024400
 8000e78:	0800c700 	.word	0x0800c700
 8000e7c:	24000390 	.word	0x24000390
 8000e80:	240003d0 	.word	0x240003d0
 8000e84:	24000604 	.word	0x24000604
 8000e88:	24000008 	.word	0x24000008
 8000e8c:	2400033c 	.word	0x2400033c
 8000e90:	58021000 	.word	0x58021000

08000e94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b09c      	sub	sp, #112	@ 0x70
 8000e98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e9e:	224c      	movs	r2, #76	@ 0x4c
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f00a ff74 	bl	800bd90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	2220      	movs	r2, #32
 8000eac:	2100      	movs	r1, #0
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f00a ff6e 	bl	800bd90 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000eb4:	2004      	movs	r0, #4
 8000eb6:	f001 fc71 	bl	800279c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000eba:	2300      	movs	r3, #0
 8000ebc:	603b      	str	r3, [r7, #0]
 8000ebe:	4b31      	ldr	r3, [pc, #196]	@ (8000f84 <SystemClock_Config+0xf0>)
 8000ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ec2:	4a30      	ldr	r2, [pc, #192]	@ (8000f84 <SystemClock_Config+0xf0>)
 8000ec4:	f023 0301 	bic.w	r3, r3, #1
 8000ec8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000eca:	4b2e      	ldr	r3, [pc, #184]	@ (8000f84 <SystemClock_Config+0xf0>)
 8000ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f88 <SystemClock_Config+0xf4>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000edc:	4a2a      	ldr	r2, [pc, #168]	@ (8000f88 <SystemClock_Config+0xf4>)
 8000ede:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee2:	6193      	str	r3, [r2, #24]
 8000ee4:	4b28      	ldr	r3, [pc, #160]	@ (8000f88 <SystemClock_Config+0xf4>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000eec:	603b      	str	r3, [r7, #0]
 8000eee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ef0:	bf00      	nop
 8000ef2:	4b25      	ldr	r3, [pc, #148]	@ (8000f88 <SystemClock_Config+0xf4>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000efe:	d1f8      	bne.n	8000ef2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f00:	2302      	movs	r3, #2
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f08:	2340      	movs	r3, #64	@ 0x40
 8000f0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f10:	2300      	movs	r3, #0
 8000f12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f14:	2304      	movs	r3, #4
 8000f16:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f18:	230a      	movs	r3, #10
 8000f1a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f24:	2302      	movs	r3, #2
 8000f26:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000f28:	230c      	movs	r3, #12
 8000f2a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f001 fc89 	bl	8002850 <HAL_RCC_OscConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000f44:	f000 f84e 	bl	8000fe4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f48:	233f      	movs	r3, #63	@ 0x3f
 8000f4a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000f54:	2300      	movs	r3, #0
 8000f56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f5c:	2340      	movs	r3, #64	@ 0x40
 8000f5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 f8c9 	bl	8003104 <HAL_RCC_ClockConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000f78:	f000 f834 	bl	8000fe4 <Error_Handler>
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	3770      	adds	r7, #112	@ 0x70
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	58000400 	.word	0x58000400
 8000f88:	58024800 	.word	0x58024800

08000f8c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f92:	463b      	mov	r3, r7
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f9e:	f000 fba5 	bl	80016ec <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000fae:	231f      	movs	r3, #31
 8000fb0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000fb2:	2387      	movs	r3, #135	@ 0x87
 8000fb4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000fce:	463b      	mov	r3, r7
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fbc3 	bl	800175c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000fd6:	2004      	movs	r0, #4
 8000fd8:	f000 fba0 	bl	800171c <HAL_MPU_Enable>

}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe8:	b672      	cpsid	i
}
 8000fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <Error_Handler+0x8>

08000ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <HAL_MspInit+0x30>)
 8000ff8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ffc:	4a08      	ldr	r2, [pc, #32]	@ (8001020 <HAL_MspInit+0x30>)
 8000ffe:	f043 0302 	orr.w	r3, r3, #2
 8001002:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <HAL_MspInit+0x30>)
 8001008:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800100c:	f003 0302 	and.w	r3, r3, #2
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	58024400 	.word	0x58024400

08001024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <NMI_Handler+0x4>

0800102c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <HardFault_Handler+0x4>

08001034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <MemManage_Handler+0x4>

0800103c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <BusFault_Handler+0x4>

08001044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <UsageFault_Handler+0x4>

0800104c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800107a:	f000 fa03 	bl	8001484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
	...

08001084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800108c:	4a14      	ldr	r2, [pc, #80]	@ (80010e0 <_sbrk+0x5c>)
 800108e:	4b15      	ldr	r3, [pc, #84]	@ (80010e4 <_sbrk+0x60>)
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001098:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <_sbrk+0x64>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d102      	bne.n	80010a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <_sbrk+0x64>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <_sbrk+0x68>)
 80010a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010a6:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d207      	bcs.n	80010c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b4:	f00a fe74 	bl	800bda0 <__errno>
 80010b8:	4603      	mov	r3, r0
 80010ba:	220c      	movs	r2, #12
 80010bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	e009      	b.n	80010d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ca:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <_sbrk+0x64>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <_sbrk+0x64>)
 80010d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	24080000 	.word	0x24080000
 80010e4:	00000400 	.word	0x00000400
 80010e8:	240005b4 	.word	0x240005b4
 80010ec:	24000828 	.word	0x24000828

080010f0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800110e:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001110:	4a20      	ldr	r2, [pc, #128]	@ (8001194 <MX_TIM1_Init+0xa4>)
 8001112:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001114:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001116:	2200      	movs	r2, #0
 8001118:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_TIM1_Init+0xa0>)
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001120:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001122:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001126:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001128:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <MX_TIM1_Init+0xa0>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001134:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800113a:	4815      	ldr	r0, [pc, #84]	@ (8001190 <MX_TIM1_Init+0xa0>)
 800113c:	f004 f99a 	bl	8005474 <HAL_TIM_Base_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001146:	f7ff ff4d 	bl	8000fe4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	4619      	mov	r1, r3
 8001156:	480e      	ldr	r0, [pc, #56]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001158:	f004 f9e4 	bl	8005524 <HAL_TIM_ConfigClockSource>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001162:	f7ff ff3f 	bl	8000fe4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001166:	2300      	movs	r3, #0
 8001168:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	@ (8001190 <MX_TIM1_Init+0xa0>)
 8001178:	f004 fc0a 	bl	8005990 <HAL_TIMEx_MasterConfigSynchronization>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001182:	f7ff ff2f 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	3720      	adds	r7, #32
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	240005b8 	.word	0x240005b8
 8001194:	40010000 	.word	0x40010000

08001198 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0b      	ldr	r2, [pc, #44]	@ (80011d4 <HAL_TIM_Base_MspInit+0x3c>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d10e      	bne.n	80011c8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011aa:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <HAL_TIM_Base_MspInit+0x40>)
 80011ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011b0:	4a09      	ldr	r2, [pc, #36]	@ (80011d8 <HAL_TIM_Base_MspInit+0x40>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <HAL_TIM_Base_MspInit+0x40>)
 80011bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	40010000 	.word	0x40010000
 80011d8:	58024400 	.word	0x58024400

080011dc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011e0:	4b22      	ldr	r3, [pc, #136]	@ (800126c <MX_USART3_UART_Init+0x90>)
 80011e2:	4a23      	ldr	r2, [pc, #140]	@ (8001270 <MX_USART3_UART_Init+0x94>)
 80011e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011e6:	4b21      	ldr	r3, [pc, #132]	@ (800126c <MX_USART3_UART_Init+0x90>)
 80011e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ee:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <MX_USART3_UART_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011f4:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <MX_USART3_UART_Init+0x90>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011fa:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_USART3_UART_Init+0x90>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001200:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_USART3_UART_Init+0x90>)
 8001202:	220c      	movs	r2, #12
 8001204:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001206:	4b19      	ldr	r3, [pc, #100]	@ (800126c <MX_USART3_UART_Init+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800120c:	4b17      	ldr	r3, [pc, #92]	@ (800126c <MX_USART3_UART_Init+0x90>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001212:	4b16      	ldr	r3, [pc, #88]	@ (800126c <MX_USART3_UART_Init+0x90>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001218:	4b14      	ldr	r3, [pc, #80]	@ (800126c <MX_USART3_UART_Init+0x90>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800121e:	4b13      	ldr	r3, [pc, #76]	@ (800126c <MX_USART3_UART_Init+0x90>)
 8001220:	2200      	movs	r2, #0
 8001222:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001224:	4811      	ldr	r0, [pc, #68]	@ (800126c <MX_USART3_UART_Init+0x90>)
 8001226:	f004 fc41 	bl	8005aac <HAL_UART_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001230:	f7ff fed8 	bl	8000fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001234:	2100      	movs	r1, #0
 8001236:	480d      	ldr	r0, [pc, #52]	@ (800126c <MX_USART3_UART_Init+0x90>)
 8001238:	f005 fcd7 	bl	8006bea <HAL_UARTEx_SetTxFifoThreshold>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001242:	f7ff fecf 	bl	8000fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001246:	2100      	movs	r1, #0
 8001248:	4808      	ldr	r0, [pc, #32]	@ (800126c <MX_USART3_UART_Init+0x90>)
 800124a:	f005 fd0c 	bl	8006c66 <HAL_UARTEx_SetRxFifoThreshold>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001254:	f7ff fec6 	bl	8000fe4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	@ (800126c <MX_USART3_UART_Init+0x90>)
 800125a:	f005 fc8d 	bl	8006b78 <HAL_UARTEx_DisableFifoMode>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001264:	f7ff febe 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	24000604 	.word	0x24000604
 8001270:	40004800 	.word	0x40004800

08001274 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b0ba      	sub	sp, #232	@ 0xe8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	22c0      	movs	r2, #192	@ 0xc0
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f00a fd7b 	bl	800bd90 <memset>
  if(uartHandle->Instance==USART3)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a27      	ldr	r2, [pc, #156]	@ (800133c <HAL_UART_MspInit+0xc8>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d146      	bne.n	8001332 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012a4:	f04f 0202 	mov.w	r2, #2
 80012a8:	f04f 0300 	mov.w	r3, #0
 80012ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012b6:	f107 0310 	add.w	r3, r7, #16
 80012ba:	4618      	mov	r0, r3
 80012bc:	f002 faae 	bl	800381c <HAL_RCCEx_PeriphCLKConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80012c6:	f7ff fe8d 	bl	8000fe4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001340 <HAL_UART_MspInit+0xcc>)
 80012cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001340 <HAL_UART_MspInit+0xcc>)
 80012d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012da:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <HAL_UART_MspInit+0xcc>)
 80012dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e8:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_UART_MspInit+0xcc>)
 80012ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ee:	4a14      	ldr	r2, [pc, #80]	@ (8001340 <HAL_UART_MspInit+0xcc>)
 80012f0:	f043 0308 	orr.w	r3, r3, #8
 80012f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <HAL_UART_MspInit+0xcc>)
 80012fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fe:	f003 0308 	and.w	r3, r3, #8
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001306:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800130a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	2302      	movs	r3, #2
 8001310:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001320:	2307      	movs	r3, #7
 8001322:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001326:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <HAL_UART_MspInit+0xd0>)
 800132e:	f000 fa55 	bl	80017dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001332:	bf00      	nop
 8001334:	37e8      	adds	r7, #232	@ 0xe8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40004800 	.word	0x40004800
 8001340:	58024400 	.word	0x58024400
 8001344:	58020c00 	.word	0x58020c00

08001348 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001348:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001384 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800134c:	f7ff fa3e 	bl	80007cc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001350:	f7ff f98e 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f00a fd17 	bl	800bdac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137e:	f7ff fca3 	bl	8000cc8 <main>
  bx  lr
 8001382:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001384:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001388:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800138c:	24000320 	.word	0x24000320
  ldr r2, =_sidata
 8001390:	0800c78c 	.word	0x0800c78c
  ldr r2, =_sbss
 8001394:	24000320 	.word	0x24000320
  ldr r4, =_ebss
 8001398:	24000824 	.word	0x24000824

0800139c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC3_IRQHandler>
	...

080013a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a6:	2003      	movs	r0, #3
 80013a8:	f000 f96e 	bl	8001688 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80013ac:	f002 f860 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 80013b0:	4602      	mov	r2, r0
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <HAL_Init+0x68>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	0a1b      	lsrs	r3, r3, #8
 80013b8:	f003 030f 	and.w	r3, r3, #15
 80013bc:	4913      	ldr	r1, [pc, #76]	@ (800140c <HAL_Init+0x6c>)
 80013be:	5ccb      	ldrb	r3, [r1, r3]
 80013c0:	f003 031f 	and.w	r3, r3, #31
 80013c4:	fa22 f303 	lsr.w	r3, r2, r3
 80013c8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <HAL_Init+0x68>)
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	4a0e      	ldr	r2, [pc, #56]	@ (800140c <HAL_Init+0x6c>)
 80013d4:	5cd3      	ldrb	r3, [r2, r3]
 80013d6:	f003 031f 	and.w	r3, r3, #31
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	fa22 f303 	lsr.w	r3, r2, r3
 80013e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001410 <HAL_Init+0x70>)
 80013e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001414 <HAL_Init+0x74>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013ea:	200f      	movs	r0, #15
 80013ec:	f000 f814 	bl	8001418 <HAL_InitTick>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e002      	b.n	8001400 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013fa:	f7ff fdf9 	bl	8000ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013fe:	2300      	movs	r3, #0
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	58024400 	.word	0x58024400
 800140c:	0800c710 	.word	0x0800c710
 8001410:	24000004 	.word	0x24000004
 8001414:	24000000 	.word	0x24000000

08001418 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001420:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <HAL_InitTick+0x60>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e021      	b.n	8001470 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800142c:	4b13      	ldr	r3, [pc, #76]	@ (800147c <HAL_InitTick+0x64>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <HAL_InitTick+0x60>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	4619      	mov	r1, r3
 8001436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800143a:	fbb3 f3f1 	udiv	r3, r3, r1
 800143e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001442:	4618      	mov	r0, r3
 8001444:	f000 f945 	bl	80016d2 <HAL_SYSTICK_Config>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e00e      	b.n	8001470 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b0f      	cmp	r3, #15
 8001456:	d80a      	bhi.n	800146e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001458:	2200      	movs	r2, #0
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	f04f 30ff 	mov.w	r0, #4294967295
 8001460:	f000 f91d 	bl	800169e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001464:	4a06      	ldr	r2, [pc, #24]	@ (8001480 <HAL_InitTick+0x68>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
 800146c:	e000      	b.n	8001470 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
}
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	24000010 	.word	0x24000010
 800147c:	24000000 	.word	0x24000000
 8001480:	2400000c 	.word	0x2400000c

08001484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001488:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <HAL_IncTick+0x20>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	461a      	mov	r2, r3
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_IncTick+0x24>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4413      	add	r3, r2
 8001494:	4a04      	ldr	r2, [pc, #16]	@ (80014a8 <HAL_IncTick+0x24>)
 8001496:	6013      	str	r3, [r2, #0]
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	24000010 	.word	0x24000010
 80014a8:	24000698 	.word	0x24000698

080014ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return uwTick;
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <HAL_GetTick+0x14>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	24000698 	.word	0x24000698

080014c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014cc:	f7ff ffee 	bl	80014ac <HAL_GetTick>
 80014d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014dc:	d005      	beq.n	80014ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014de:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <HAL_Delay+0x44>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	461a      	mov	r2, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4413      	add	r3, r2
 80014e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014ea:	bf00      	nop
 80014ec:	f7ff ffde 	bl	80014ac <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d8f7      	bhi.n	80014ec <HAL_Delay+0x28>
  {
  }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	24000010 	.word	0x24000010

0800150c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001510:	4b03      	ldr	r3, [pc, #12]	@ (8001520 <HAL_GetREVID+0x14>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	0c1b      	lsrs	r3, r3, #16
}
 8001516:	4618      	mov	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	5c001000 	.word	0x5c001000

08001524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001534:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <__NVIC_SetPriorityGrouping+0x40>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800153a:	68ba      	ldr	r2, [r7, #8]
 800153c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001540:	4013      	ands	r3, r2
 8001542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <__NVIC_SetPriorityGrouping+0x44>)
 800154e:	4313      	orrs	r3, r2
 8001550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001552:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <__NVIC_SetPriorityGrouping+0x40>)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	60d3      	str	r3, [r2, #12]
}
 8001558:	bf00      	nop
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	e000ed00 	.word	0xe000ed00
 8001568:	05fa0000 	.word	0x05fa0000

0800156c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001570:	4b04      	ldr	r3, [pc, #16]	@ (8001584 <__NVIC_GetPriorityGrouping+0x18>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	0a1b      	lsrs	r3, r3, #8
 8001576:	f003 0307 	and.w	r3, r3, #7
}
 800157a:	4618      	mov	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001594:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001598:	2b00      	cmp	r3, #0
 800159a:	db0a      	blt.n	80015b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	490c      	ldr	r1, [pc, #48]	@ (80015d4 <__NVIC_SetPriority+0x4c>)
 80015a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015a6:	0112      	lsls	r2, r2, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	440b      	add	r3, r1
 80015ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015b0:	e00a      	b.n	80015c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4908      	ldr	r1, [pc, #32]	@ (80015d8 <__NVIC_SetPriority+0x50>)
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	3b04      	subs	r3, #4
 80015c0:	0112      	lsls	r2, r2, #4
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	440b      	add	r3, r1
 80015c6:	761a      	strb	r2, [r3, #24]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000e100 	.word	0xe000e100
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	@ 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f1c3 0307 	rsb	r3, r3, #7
 80015f6:	2b04      	cmp	r3, #4
 80015f8:	bf28      	it	cs
 80015fa:	2304      	movcs	r3, #4
 80015fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3304      	adds	r3, #4
 8001602:	2b06      	cmp	r3, #6
 8001604:	d902      	bls.n	800160c <NVIC_EncodePriority+0x30>
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3b03      	subs	r3, #3
 800160a:	e000      	b.n	800160e <NVIC_EncodePriority+0x32>
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	f04f 32ff 	mov.w	r2, #4294967295
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43da      	mvns	r2, r3
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	401a      	ands	r2, r3
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001624:	f04f 31ff 	mov.w	r1, #4294967295
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa01 f303 	lsl.w	r3, r1, r3
 800162e:	43d9      	mvns	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	4313      	orrs	r3, r2
         );
}
 8001636:	4618      	mov	r0, r3
 8001638:	3724      	adds	r7, #36	@ 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001654:	d301      	bcc.n	800165a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001656:	2301      	movs	r3, #1
 8001658:	e00f      	b.n	800167a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800165a:	4a0a      	ldr	r2, [pc, #40]	@ (8001684 <SysTick_Config+0x40>)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001662:	210f      	movs	r1, #15
 8001664:	f04f 30ff 	mov.w	r0, #4294967295
 8001668:	f7ff ff8e 	bl	8001588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800166c:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <SysTick_Config+0x40>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001672:	4b04      	ldr	r3, [pc, #16]	@ (8001684 <SysTick_Config+0x40>)
 8001674:	2207      	movs	r2, #7
 8001676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	e000e010 	.word	0xe000e010

08001688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff ff47 	bl	8001524 <__NVIC_SetPriorityGrouping>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016ac:	f7ff ff5e 	bl	800156c <__NVIC_GetPriorityGrouping>
 80016b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	6978      	ldr	r0, [r7, #20]
 80016b8:	f7ff ff90 	bl	80015dc <NVIC_EncodePriority>
 80016bc:	4602      	mov	r2, r0
 80016be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff5f 	bl	8001588 <__NVIC_SetPriority>
}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff ffb2 	bl	8001644 <SysTick_Config>
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80016f0:	f3bf 8f5f 	dmb	sy
}
 80016f4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80016f6:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <HAL_MPU_Disable+0x28>)
 80016f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fa:	4a06      	ldr	r2, [pc, #24]	@ (8001714 <HAL_MPU_Disable+0x28>)
 80016fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001700:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001702:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_MPU_Disable+0x2c>)
 8001704:	2200      	movs	r2, #0
 8001706:	605a      	str	r2, [r3, #4]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000ed00 	.word	0xe000ed00
 8001718:	e000ed90 	.word	0xe000ed90

0800171c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001724:	4a0b      	ldr	r2, [pc, #44]	@ (8001754 <HAL_MPU_Enable+0x38>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800172e:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <HAL_MPU_Enable+0x3c>)
 8001730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001732:	4a09      	ldr	r2, [pc, #36]	@ (8001758 <HAL_MPU_Enable+0x3c>)
 8001734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001738:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800173a:	f3bf 8f4f 	dsb	sy
}
 800173e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001740:	f3bf 8f6f 	isb	sy
}
 8001744:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000ed90 	.word	0xe000ed90
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	785a      	ldrb	r2, [r3, #1]
 8001768:	4b1b      	ldr	r3, [pc, #108]	@ (80017d8 <HAL_MPU_ConfigRegion+0x7c>)
 800176a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800176c:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <HAL_MPU_ConfigRegion+0x7c>)
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	4a19      	ldr	r2, [pc, #100]	@ (80017d8 <HAL_MPU_ConfigRegion+0x7c>)
 8001772:	f023 0301 	bic.w	r3, r3, #1
 8001776:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001778:	4a17      	ldr	r2, [pc, #92]	@ (80017d8 <HAL_MPU_ConfigRegion+0x7c>)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7b1b      	ldrb	r3, [r3, #12]
 8001784:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	7adb      	ldrb	r3, [r3, #11]
 800178a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800178c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	7a9b      	ldrb	r3, [r3, #10]
 8001792:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001794:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	7b5b      	ldrb	r3, [r3, #13]
 800179a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800179c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	7b9b      	ldrb	r3, [r3, #14]
 80017a2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	7bdb      	ldrb	r3, [r3, #15]
 80017aa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	7a5b      	ldrb	r3, [r3, #9]
 80017b2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	7a1b      	ldrb	r3, [r3, #8]
 80017ba:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017bc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	7812      	ldrb	r2, [r2, #0]
 80017c2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017c4:	4a04      	ldr	r2, [pc, #16]	@ (80017d8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017c6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017c8:	6113      	str	r3, [r2, #16]
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000ed90 	.word	0xe000ed90

080017dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80017dc:	b480      	push	{r7}
 80017de:	b089      	sub	sp, #36	@ 0x24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80017ea:	4b89      	ldr	r3, [pc, #548]	@ (8001a10 <HAL_GPIO_Init+0x234>)
 80017ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017ee:	e194      	b.n	8001b1a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	2101      	movs	r1, #1
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	4013      	ands	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 8186 	beq.w	8001b14 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	2b01      	cmp	r3, #1
 8001812:	d005      	beq.n	8001820 <HAL_GPIO_Init+0x44>
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d130      	bne.n	8001882 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	2203      	movs	r2, #3
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68da      	ldr	r2, [r3, #12]
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001856:	2201      	movs	r2, #1
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	091b      	lsrs	r3, r3, #4
 800186c:	f003 0201 	and.w	r2, r3, #1
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	2b03      	cmp	r3, #3
 800188c:	d017      	beq.n	80018be <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	2203      	movs	r2, #3
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43db      	mvns	r3, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4013      	ands	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d123      	bne.n	8001912 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	08da      	lsrs	r2, r3, #3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3208      	adds	r2, #8
 80018d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	220f      	movs	r2, #15
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43db      	mvns	r3, r3
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	4013      	ands	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	691a      	ldr	r2, [r3, #16]
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4313      	orrs	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	08da      	lsrs	r2, r3, #3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3208      	adds	r2, #8
 800190c:	69b9      	ldr	r1, [r7, #24]
 800190e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	2203      	movs	r2, #3
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	43db      	mvns	r3, r3
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	4013      	ands	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 0203 	and.w	r2, r3, #3
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4313      	orrs	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 80e0 	beq.w	8001b14 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001954:	4b2f      	ldr	r3, [pc, #188]	@ (8001a14 <HAL_GPIO_Init+0x238>)
 8001956:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800195a:	4a2e      	ldr	r2, [pc, #184]	@ (8001a14 <HAL_GPIO_Init+0x238>)
 800195c:	f043 0302 	orr.w	r3, r3, #2
 8001960:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001964:	4b2b      	ldr	r3, [pc, #172]	@ (8001a14 <HAL_GPIO_Init+0x238>)
 8001966:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001972:	4a29      	ldr	r2, [pc, #164]	@ (8001a18 <HAL_GPIO_Init+0x23c>)
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	089b      	lsrs	r3, r3, #2
 8001978:	3302      	adds	r3, #2
 800197a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800197e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	220f      	movs	r2, #15
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43db      	mvns	r3, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4013      	ands	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a20      	ldr	r2, [pc, #128]	@ (8001a1c <HAL_GPIO_Init+0x240>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d052      	beq.n	8001a44 <HAL_GPIO_Init+0x268>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001a20 <HAL_GPIO_Init+0x244>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d031      	beq.n	8001a0a <HAL_GPIO_Init+0x22e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a24 <HAL_GPIO_Init+0x248>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d02b      	beq.n	8001a06 <HAL_GPIO_Init+0x22a>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a28 <HAL_GPIO_Init+0x24c>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d025      	beq.n	8001a02 <HAL_GPIO_Init+0x226>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a2c <HAL_GPIO_Init+0x250>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d01f      	beq.n	80019fe <HAL_GPIO_Init+0x222>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a30 <HAL_GPIO_Init+0x254>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d019      	beq.n	80019fa <HAL_GPIO_Init+0x21e>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a34 <HAL_GPIO_Init+0x258>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d013      	beq.n	80019f6 <HAL_GPIO_Init+0x21a>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a19      	ldr	r2, [pc, #100]	@ (8001a38 <HAL_GPIO_Init+0x25c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d00d      	beq.n	80019f2 <HAL_GPIO_Init+0x216>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a18      	ldr	r2, [pc, #96]	@ (8001a3c <HAL_GPIO_Init+0x260>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d007      	beq.n	80019ee <HAL_GPIO_Init+0x212>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a17      	ldr	r2, [pc, #92]	@ (8001a40 <HAL_GPIO_Init+0x264>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d101      	bne.n	80019ea <HAL_GPIO_Init+0x20e>
 80019e6:	2309      	movs	r3, #9
 80019e8:	e02d      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 80019ea:	230a      	movs	r3, #10
 80019ec:	e02b      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 80019ee:	2308      	movs	r3, #8
 80019f0:	e029      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 80019f2:	2307      	movs	r3, #7
 80019f4:	e027      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 80019f6:	2306      	movs	r3, #6
 80019f8:	e025      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 80019fa:	2305      	movs	r3, #5
 80019fc:	e023      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 80019fe:	2304      	movs	r3, #4
 8001a00:	e021      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 8001a02:	2303      	movs	r3, #3
 8001a04:	e01f      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e01d      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e01b      	b.n	8001a46 <HAL_GPIO_Init+0x26a>
 8001a0e:	bf00      	nop
 8001a10:	58000080 	.word	0x58000080
 8001a14:	58024400 	.word	0x58024400
 8001a18:	58000400 	.word	0x58000400
 8001a1c:	58020000 	.word	0x58020000
 8001a20:	58020400 	.word	0x58020400
 8001a24:	58020800 	.word	0x58020800
 8001a28:	58020c00 	.word	0x58020c00
 8001a2c:	58021000 	.word	0x58021000
 8001a30:	58021400 	.word	0x58021400
 8001a34:	58021800 	.word	0x58021800
 8001a38:	58021c00 	.word	0x58021c00
 8001a3c:	58022000 	.word	0x58022000
 8001a40:	58022400 	.word	0x58022400
 8001a44:	2300      	movs	r3, #0
 8001a46:	69fa      	ldr	r2, [r7, #28]
 8001a48:	f002 0203 	and.w	r2, r2, #3
 8001a4c:	0092      	lsls	r2, r2, #2
 8001a4e:	4093      	lsls	r3, r2
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a56:	4938      	ldr	r1, [pc, #224]	@ (8001b38 <HAL_GPIO_Init+0x35c>)
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	089b      	lsrs	r3, r3, #2
 8001a5c:	3302      	adds	r3, #2
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4013      	ands	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d003      	beq.n	8001a8a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001a8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ab8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4013      	ands	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	43db      	mvns	r3, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4013      	ands	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	3301      	adds	r3, #1
 8001b18:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	fa22 f303 	lsr.w	r3, r2, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f47f ae63 	bne.w	80017f0 <HAL_GPIO_Init+0x14>
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	bf00      	nop
 8001b2e:	3724      	adds	r7, #36	@ 0x24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	58000400 	.word	0x58000400

08001b3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	807b      	strh	r3, [r7, #2]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b4c:	787b      	ldrb	r3, [r7, #1]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b52:	887a      	ldrh	r2, [r7, #2]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001b58:	e003      	b.n	8001b62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	041a      	lsls	r2, r3, #16
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	619a      	str	r2, [r3, #24]
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001b78:	4a08      	ldr	r2, [pc, #32]	@ (8001b9c <HAL_HSEM_FastTake+0x2c>)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3320      	adds	r3, #32
 8001b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b82:	4a07      	ldr	r2, [pc, #28]	@ (8001ba0 <HAL_HSEM_FastTake+0x30>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	e000      	b.n	8001b8e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	58026400 	.word	0x58026400
 8001ba0:	80000300 	.word	0x80000300

08001ba4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001bae:	4906      	ldr	r1, [pc, #24]	@ (8001bc8 <HAL_HSEM_Release+0x24>)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	58026400 	.word	0x58026400

08001bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e08b      	b.n	8001cf6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d106      	bne.n	8001bf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7fe fedc 	bl	80009b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2224      	movs	r2, #36	@ 0x24
 8001bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0201 	bic.w	r2, r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d107      	bne.n	8001c46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	e006      	b.n	8001c54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689a      	ldr	r2, [r3, #8]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001c52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d108      	bne.n	8001c6e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c6a:	605a      	str	r2, [r3, #4]
 8001c6c:	e007      	b.n	8001c7e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6859      	ldr	r1, [r3, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b1d      	ldr	r3, [pc, #116]	@ (8001d00 <HAL_I2C_Init+0x134>)
 8001c8a:	430b      	orrs	r3, r1
 8001c8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68da      	ldr	r2, [r3, #12]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691a      	ldr	r2, [r3, #16]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	69d9      	ldr	r1, [r3, #28]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a1a      	ldr	r2, [r3, #32]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0201 	orr.w	r2, r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	02008000 	.word	0x02008000

08001d04 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af02      	add	r7, sp, #8
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	460b      	mov	r3, r1
 8001d12:	817b      	strh	r3, [r7, #10]
 8001d14:	4613      	mov	r3, r2
 8001d16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	f040 80fd 	bne.w	8001f20 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_I2C_Master_Transmit+0x30>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e0f6      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d3c:	f7ff fbb6 	bl	80014ac <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	2319      	movs	r3, #25
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d4e:	68f8      	ldr	r0, [r7, #12]
 8001d50:	f000 fa0a 	bl	8002168 <I2C_WaitOnFlagUntilTimeout>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0e1      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2221      	movs	r2, #33	@ 0x21
 8001d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2210      	movs	r2, #16
 8001d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	893a      	ldrh	r2, [r7, #8]
 8001d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	2bff      	cmp	r3, #255	@ 0xff
 8001d8e:	d906      	bls.n	8001d9e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	22ff      	movs	r2, #255	@ 0xff
 8001d94:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001d96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	e007      	b.n	8001dae <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001da8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dac:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d024      	beq.n	8001e00 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dba:	781a      	ldrb	r2, [r3, #0]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc6:	1c5a      	adds	r2, r3, #1
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dde:	3b01      	subs	r3, #1
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	3301      	adds	r3, #1
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	8979      	ldrh	r1, [r7, #10]
 8001df2:	4b4e      	ldr	r3, [pc, #312]	@ (8001f2c <HAL_I2C_Master_Transmit+0x228>)
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f000 fc05 	bl	8002608 <I2C_TransferConfig>
 8001dfe:	e066      	b.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	8979      	ldrh	r1, [r7, #10]
 8001e08:	4b48      	ldr	r3, [pc, #288]	@ (8001f2c <HAL_I2C_Master_Transmit+0x228>)
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f000 fbfa 	bl	8002608 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001e14:	e05b      	b.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	6a39      	ldr	r1, [r7, #32]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f000 f9fd 	bl	800221a <I2C_WaitOnTXISFlagUntilTimeout>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e07b      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	781a      	ldrb	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e52:	3b01      	subs	r3, #1
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d034      	beq.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d130      	bne.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2180      	movs	r1, #128	@ 0x80
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 f976 	bl	8002168 <I2C_WaitOnFlagUntilTimeout>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e04d      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	2bff      	cmp	r3, #255	@ 0xff
 8001e8e:	d90e      	bls.n	8001eae <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	22ff      	movs	r2, #255	@ 0xff
 8001e94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	8979      	ldrh	r1, [r7, #10]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f000 fbae 	bl	8002608 <I2C_TransferConfig>
 8001eac:	e00f      	b.n	8001ece <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	8979      	ldrh	r1, [r7, #10]
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f000 fb9d 	bl	8002608 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d19e      	bne.n	8001e16 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	6a39      	ldr	r1, [r7, #32]
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	f000 f9e3 	bl	80022a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e01a      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6859      	ldr	r1, [r3, #4]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <HAL_I2C_Master_Transmit+0x22c>)
 8001f00:	400b      	ands	r3, r1
 8001f02:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2220      	movs	r2, #32
 8001f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e000      	b.n	8001f22 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001f20:	2302      	movs	r3, #2
  }
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	80002000 	.word	0x80002000
 8001f30:	fe00e800 	.word	0xfe00e800

08001f34 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	607a      	str	r2, [r7, #4]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	460b      	mov	r3, r1
 8001f42:	817b      	strh	r3, [r7, #10]
 8001f44:	4613      	mov	r3, r2
 8001f46:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b20      	cmp	r3, #32
 8001f52:	f040 80db 	bne.w	800210c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_I2C_Master_Receive+0x30>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e0d4      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f6c:	f7ff fa9e 	bl	80014ac <HAL_GetTick>
 8001f70:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	9300      	str	r3, [sp, #0]
 8001f76:	2319      	movs	r3, #25
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 f8f2 	bl	8002168 <I2C_WaitOnFlagUntilTimeout>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e0bf      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2222      	movs	r2, #34	@ 0x22
 8001f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2210      	movs	r2, #16
 8001f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	893a      	ldrh	r2, [r7, #8]
 8001fae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	2bff      	cmp	r3, #255	@ 0xff
 8001fbe:	d90e      	bls.n	8001fde <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	22ff      	movs	r2, #255	@ 0xff
 8001fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	8979      	ldrh	r1, [r7, #10]
 8001fce:	4b52      	ldr	r3, [pc, #328]	@ (8002118 <HAL_I2C_Master_Receive+0x1e4>)
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 fb16 	bl	8002608 <I2C_TransferConfig>
 8001fdc:	e06d      	b.n	80020ba <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	8979      	ldrh	r1, [r7, #10]
 8001ff0:	4b49      	ldr	r3, [pc, #292]	@ (8002118 <HAL_I2C_Master_Receive+0x1e4>)
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 fb05 	bl	8002608 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001ffe:	e05c      	b.n	80020ba <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	6a39      	ldr	r1, [r7, #32]
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f000 f993 	bl	8002330 <I2C_WaitOnRXNEFlagUntilTimeout>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e07c      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002030:	3b01      	subs	r3, #1
 8002032:	b29a      	uxth	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800203c:	b29b      	uxth	r3, r3
 800203e:	3b01      	subs	r3, #1
 8002040:	b29a      	uxth	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800204a:	b29b      	uxth	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d034      	beq.n	80020ba <HAL_I2C_Master_Receive+0x186>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002054:	2b00      	cmp	r3, #0
 8002056:	d130      	bne.n	80020ba <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	6a3b      	ldr	r3, [r7, #32]
 800205e:	2200      	movs	r2, #0
 8002060:	2180      	movs	r1, #128	@ 0x80
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f000 f880 	bl	8002168 <I2C_WaitOnFlagUntilTimeout>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e04d      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002076:	b29b      	uxth	r3, r3
 8002078:	2bff      	cmp	r3, #255	@ 0xff
 800207a:	d90e      	bls.n	800209a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	22ff      	movs	r2, #255	@ 0xff
 8002080:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002086:	b2da      	uxtb	r2, r3
 8002088:	8979      	ldrh	r1, [r7, #10]
 800208a:	2300      	movs	r3, #0
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f000 fab8 	bl	8002608 <I2C_TransferConfig>
 8002098:	e00f      	b.n	80020ba <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209e:	b29a      	uxth	r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	8979      	ldrh	r1, [r7, #10]
 80020ac:	2300      	movs	r3, #0
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f000 faa7 	bl	8002608 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020be:	b29b      	uxth	r3, r3
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d19d      	bne.n	8002000 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	6a39      	ldr	r1, [r7, #32]
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 f8ed 	bl	80022a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e01a      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2220      	movs	r2, #32
 80020de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6859      	ldr	r1, [r3, #4]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <HAL_I2C_Master_Receive+0x1e8>)
 80020ec:	400b      	ands	r3, r1
 80020ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2220      	movs	r2, #32
 80020f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e000      	b.n	800210e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800210c:	2302      	movs	r3, #2
  }
}
 800210e:	4618      	mov	r0, r3
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	80002400 	.word	0x80002400
 800211c:	fe00e800 	.word	0xfe00e800

08002120 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b02      	cmp	r3, #2
 8002134:	d103      	bne.n	800213e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2200      	movs	r2, #0
 800213c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b01      	cmp	r3, #1
 800214a:	d007      	beq.n	800215c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	699a      	ldr	r2, [r3, #24]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	619a      	str	r2, [r3, #24]
  }
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	4613      	mov	r3, r2
 8002176:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002178:	e03b      	b.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	6839      	ldr	r1, [r7, #0]
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f000 f962 	bl	8002448 <I2C_IsErrorOccurred>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e041      	b.n	8002212 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002194:	d02d      	beq.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002196:	f7ff f989 	bl	80014ac <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	683a      	ldr	r2, [r7, #0]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d302      	bcc.n	80021ac <I2C_WaitOnFlagUntilTimeout+0x44>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d122      	bne.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	699a      	ldr	r2, [r3, #24]
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	4013      	ands	r3, r2
 80021b6:	68ba      	ldr	r2, [r7, #8]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	bf0c      	ite	eq
 80021bc:	2301      	moveq	r3, #1
 80021be:	2300      	movne	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	461a      	mov	r2, r3
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d113      	bne.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ce:	f043 0220 	orr.w	r2, r3, #32
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2220      	movs	r2, #32
 80021da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e00f      	b.n	8002212 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	699a      	ldr	r2, [r3, #24]
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	4013      	ands	r3, r2
 80021fc:	68ba      	ldr	r2, [r7, #8]
 80021fe:	429a      	cmp	r2, r3
 8002200:	bf0c      	ite	eq
 8002202:	2301      	moveq	r3, #1
 8002204:	2300      	movne	r3, #0
 8002206:	b2db      	uxtb	r3, r3
 8002208:	461a      	mov	r2, r3
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	429a      	cmp	r2, r3
 800220e:	d0b4      	beq.n	800217a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002226:	e033      	b.n	8002290 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	68b9      	ldr	r1, [r7, #8]
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f000 f90b 	bl	8002448 <I2C_IsErrorOccurred>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e031      	b.n	80022a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002242:	d025      	beq.n	8002290 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002244:	f7ff f932 	bl	80014ac <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	429a      	cmp	r2, r3
 8002252:	d302      	bcc.n	800225a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d11a      	bne.n	8002290 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b02      	cmp	r3, #2
 8002266:	d013      	beq.n	8002290 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	f043 0220 	orr.w	r2, r3, #32
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2220      	movs	r2, #32
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e007      	b.n	80022a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b02      	cmp	r3, #2
 800229c:	d1c4      	bne.n	8002228 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022b4:	e02f      	b.n	8002316 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	68b9      	ldr	r1, [r7, #8]
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 f8c4 	bl	8002448 <I2C_IsErrorOccurred>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e02d      	b.n	8002326 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ca:	f7ff f8ef 	bl	80014ac <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d302      	bcc.n	80022e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d11a      	bne.n	8002316 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	f003 0320 	and.w	r3, r3, #32
 80022ea:	2b20      	cmp	r3, #32
 80022ec:	d013      	beq.n	8002316 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	f043 0220 	orr.w	r2, r3, #32
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2220      	movs	r2, #32
 80022fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e007      	b.n	8002326 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0320 	and.w	r3, r3, #32
 8002320:	2b20      	cmp	r3, #32
 8002322:	d1c8      	bne.n	80022b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
	...

08002330 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002340:	e071      	b.n	8002426 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68b9      	ldr	r1, [r7, #8]
 8002346:	68f8      	ldr	r0, [r7, #12]
 8002348:	f000 f87e 	bl	8002448 <I2C_IsErrorOccurred>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0320 	and.w	r3, r3, #32
 8002360:	2b20      	cmp	r3, #32
 8002362:	d13b      	bne.n	80023dc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002364:	7dfb      	ldrb	r3, [r7, #23]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d138      	bne.n	80023dc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b04      	cmp	r3, #4
 8002376:	d105      	bne.n	8002384 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	f003 0310 	and.w	r3, r3, #16
 800238e:	2b10      	cmp	r3, #16
 8002390:	d121      	bne.n	80023d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2210      	movs	r2, #16
 8002398:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2204      	movs	r2, #4
 800239e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2220      	movs	r2, #32
 80023a6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6859      	ldr	r1, [r3, #4]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	4b24      	ldr	r3, [pc, #144]	@ (8002444 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80023b4:	400b      	ands	r3, r1
 80023b6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2220      	movs	r2, #32
 80023bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	75fb      	strb	r3, [r7, #23]
 80023d4:	e002      	b.n	80023dc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80023dc:	f7ff f866 	bl	80014ac <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	68ba      	ldr	r2, [r7, #8]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d302      	bcc.n	80023f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d119      	bne.n	8002426 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80023f2:	7dfb      	ldrb	r3, [r7, #23]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d116      	bne.n	8002426 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	2b04      	cmp	r3, #4
 8002404:	d00f      	beq.n	8002426 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240a:	f043 0220 	orr.w	r2, r3, #32
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2220      	movs	r2, #32
 8002416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b04      	cmp	r3, #4
 8002432:	d002      	beq.n	800243a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002434:	7dfb      	ldrb	r3, [r7, #23]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d083      	beq.n	8002342 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800243a:	7dfb      	ldrb	r3, [r7, #23]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3718      	adds	r7, #24
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	fe00e800 	.word	0xfe00e800

08002448 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	@ 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	f003 0310 	and.w	r3, r3, #16
 8002470:	2b00      	cmp	r3, #0
 8002472:	d068      	beq.n	8002546 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2210      	movs	r2, #16
 800247a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800247c:	e049      	b.n	8002512 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d045      	beq.n	8002512 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002486:	f7ff f811 	bl	80014ac <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	429a      	cmp	r2, r3
 8002494:	d302      	bcc.n	800249c <I2C_IsErrorOccurred+0x54>
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d13a      	bne.n	8002512 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024be:	d121      	bne.n	8002504 <I2C_IsErrorOccurred+0xbc>
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80024c6:	d01d      	beq.n	8002504 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80024c8:	7cfb      	ldrb	r3, [r7, #19]
 80024ca:	2b20      	cmp	r3, #32
 80024cc:	d01a      	beq.n	8002504 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80024de:	f7fe ffe5 	bl	80014ac <HAL_GetTick>
 80024e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024e4:	e00e      	b.n	8002504 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80024e6:	f7fe ffe1 	bl	80014ac <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b19      	cmp	r3, #25
 80024f2:	d907      	bls.n	8002504 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80024f4:	6a3b      	ldr	r3, [r7, #32]
 80024f6:	f043 0320 	orr.w	r3, r3, #32
 80024fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002502:	e006      	b.n	8002512 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	f003 0320 	and.w	r3, r3, #32
 800250e:	2b20      	cmp	r3, #32
 8002510:	d1e9      	bne.n	80024e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	f003 0320 	and.w	r3, r3, #32
 800251c:	2b20      	cmp	r3, #32
 800251e:	d003      	beq.n	8002528 <I2C_IsErrorOccurred+0xe0>
 8002520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0aa      	beq.n	800247e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800252c:	2b00      	cmp	r3, #0
 800252e:	d103      	bne.n	8002538 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2220      	movs	r2, #32
 8002536:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	f043 0304 	orr.w	r3, r3, #4
 800253e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00b      	beq.n	8002570 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002568:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00b      	beq.n	8002592 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800257a:	6a3b      	ldr	r3, [r7, #32]
 800257c:	f043 0308 	orr.w	r3, r3, #8
 8002580:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800258a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00b      	beq.n	80025b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	f043 0302 	orr.w	r3, r3, #2
 80025a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80025b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d01c      	beq.n	80025f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f7ff fdaf 	bl	8002120 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6859      	ldr	r1, [r3, #4]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002604 <I2C_IsErrorOccurred+0x1bc>)
 80025ce:	400b      	ands	r3, r1
 80025d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025d6:	6a3b      	ldr	r3, [r7, #32]
 80025d8:	431a      	orrs	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2220      	movs	r2, #32
 80025e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80025f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3728      	adds	r7, #40	@ 0x28
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	fe00e800 	.word	0xfe00e800

08002608 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	460b      	mov	r3, r1
 8002614:	817b      	strh	r3, [r7, #10]
 8002616:	4613      	mov	r3, r2
 8002618:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800261a:	897b      	ldrh	r3, [r7, #10]
 800261c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002620:	7a7b      	ldrb	r3, [r7, #9]
 8002622:	041b      	lsls	r3, r3, #16
 8002624:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002628:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	4313      	orrs	r3, r2
 8002632:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002636:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	6a3b      	ldr	r3, [r7, #32]
 8002640:	0d5b      	lsrs	r3, r3, #21
 8002642:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002646:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <I2C_TransferConfig+0x60>)
 8002648:	430b      	orrs	r3, r1
 800264a:	43db      	mvns	r3, r3
 800264c:	ea02 0103 	and.w	r1, r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	430a      	orrs	r2, r1
 8002658:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800265a:	bf00      	nop
 800265c:	371c      	adds	r7, #28
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	03ff63ff 	.word	0x03ff63ff

0800266c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b20      	cmp	r3, #32
 8002680:	d138      	bne.n	80026f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002688:	2b01      	cmp	r3, #1
 800268a:	d101      	bne.n	8002690 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800268c:	2302      	movs	r3, #2
 800268e:	e032      	b.n	80026f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2224      	movs	r2, #36	@ 0x24
 800269c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0201 	bic.w	r2, r2, #1
 80026ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80026be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6819      	ldr	r1, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 0201 	orr.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026f0:	2300      	movs	r3, #0
 80026f2:	e000      	b.n	80026f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026f4:	2302      	movs	r3, #2
  }
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002702:	b480      	push	{r7}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b20      	cmp	r3, #32
 8002716:	d139      	bne.n	800278c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800271e:	2b01      	cmp	r3, #1
 8002720:	d101      	bne.n	8002726 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002722:	2302      	movs	r3, #2
 8002724:	e033      	b.n	800278e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2224      	movs	r2, #36	@ 0x24
 8002732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0201 	bic.w	r2, r2, #1
 8002744:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002754:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	021b      	lsls	r3, r3, #8
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	4313      	orrs	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002788:	2300      	movs	r3, #0
 800278a:	e000      	b.n	800278e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800278c:	2302      	movs	r3, #2
  }
}
 800278e:	4618      	mov	r0, r3
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
	...

0800279c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80027a4:	4b29      	ldr	r3, [pc, #164]	@ (800284c <HAL_PWREx_ConfigSupply+0xb0>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	2b06      	cmp	r3, #6
 80027ae:	d00a      	beq.n	80027c6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80027b0:	4b26      	ldr	r3, [pc, #152]	@ (800284c <HAL_PWREx_ConfigSupply+0xb0>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d001      	beq.n	80027c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e040      	b.n	8002844 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80027c2:	2300      	movs	r3, #0
 80027c4:	e03e      	b.n	8002844 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80027c6:	4b21      	ldr	r3, [pc, #132]	@ (800284c <HAL_PWREx_ConfigSupply+0xb0>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80027ce:	491f      	ldr	r1, [pc, #124]	@ (800284c <HAL_PWREx_ConfigSupply+0xb0>)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80027d6:	f7fe fe69 	bl	80014ac <HAL_GetTick>
 80027da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027dc:	e009      	b.n	80027f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027de:	f7fe fe65 	bl	80014ac <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027ec:	d901      	bls.n	80027f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e028      	b.n	8002844 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027f2:	4b16      	ldr	r3, [pc, #88]	@ (800284c <HAL_PWREx_ConfigSupply+0xb0>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027fe:	d1ee      	bne.n	80027de <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b1e      	cmp	r3, #30
 8002804:	d008      	beq.n	8002818 <HAL_PWREx_ConfigSupply+0x7c>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b2e      	cmp	r3, #46	@ 0x2e
 800280a:	d005      	beq.n	8002818 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b1d      	cmp	r3, #29
 8002810:	d002      	beq.n	8002818 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b2d      	cmp	r3, #45	@ 0x2d
 8002816:	d114      	bne.n	8002842 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002818:	f7fe fe48 	bl	80014ac <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800281e:	e009      	b.n	8002834 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002820:	f7fe fe44 	bl	80014ac <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800282e:	d901      	bls.n	8002834 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e007      	b.n	8002844 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002834:	4b05      	ldr	r3, [pc, #20]	@ (800284c <HAL_PWREx_ConfigSupply+0xb0>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800283c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002840:	d1ee      	bne.n	8002820 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	58024800 	.word	0x58024800

08002850 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08c      	sub	sp, #48	@ 0x30
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d102      	bne.n	8002864 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	f000 bc48 	b.w	80030f4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b00      	cmp	r3, #0
 800286e:	f000 8088 	beq.w	8002982 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002872:	4b99      	ldr	r3, [pc, #612]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800287c:	4b96      	ldr	r3, [pc, #600]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 800287e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002880:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002884:	2b10      	cmp	r3, #16
 8002886:	d007      	beq.n	8002898 <HAL_RCC_OscConfig+0x48>
 8002888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800288a:	2b18      	cmp	r3, #24
 800288c:	d111      	bne.n	80028b2 <HAL_RCC_OscConfig+0x62>
 800288e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002890:	f003 0303 	and.w	r3, r3, #3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d10c      	bne.n	80028b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002898:	4b8f      	ldr	r3, [pc, #572]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d06d      	beq.n	8002980 <HAL_RCC_OscConfig+0x130>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d169      	bne.n	8002980 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	f000 bc21 	b.w	80030f4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ba:	d106      	bne.n	80028ca <HAL_RCC_OscConfig+0x7a>
 80028bc:	4b86      	ldr	r3, [pc, #536]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a85      	ldr	r2, [pc, #532]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	e02e      	b.n	8002928 <HAL_RCC_OscConfig+0xd8>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0x9c>
 80028d2:	4b81      	ldr	r3, [pc, #516]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a80      	ldr	r2, [pc, #512]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	4b7e      	ldr	r3, [pc, #504]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a7d      	ldr	r2, [pc, #500]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e01d      	b.n	8002928 <HAL_RCC_OscConfig+0xd8>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028f4:	d10c      	bne.n	8002910 <HAL_RCC_OscConfig+0xc0>
 80028f6:	4b78      	ldr	r3, [pc, #480]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a77      	ldr	r2, [pc, #476]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80028fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b75      	ldr	r3, [pc, #468]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a74      	ldr	r2, [pc, #464]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e00b      	b.n	8002928 <HAL_RCC_OscConfig+0xd8>
 8002910:	4b71      	ldr	r3, [pc, #452]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b6e      	ldr	r3, [pc, #440]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6d      	ldr	r2, [pc, #436]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d013      	beq.n	8002958 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe fdbc 	bl	80014ac <HAL_GetTick>
 8002934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002938:	f7fe fdb8 	bl	80014ac <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b64      	cmp	r3, #100	@ 0x64
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e3d4      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800294a:	4b63      	ldr	r3, [pc, #396]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0xe8>
 8002956:	e014      	b.n	8002982 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fda8 	bl	80014ac <HAL_GetTick>
 800295c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002960:	f7fe fda4 	bl	80014ac <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b64      	cmp	r3, #100	@ 0x64
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e3c0      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002972:	4b59      	ldr	r3, [pc, #356]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x110>
 800297e:	e000      	b.n	8002982 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80ca 	beq.w	8002b24 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002990:	4b51      	ldr	r3, [pc, #324]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002998:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800299a:	4b4f      	ldr	r3, [pc, #316]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 800299c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80029a0:	6a3b      	ldr	r3, [r7, #32]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d007      	beq.n	80029b6 <HAL_RCC_OscConfig+0x166>
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	2b18      	cmp	r3, #24
 80029aa:	d156      	bne.n	8002a5a <HAL_RCC_OscConfig+0x20a>
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f003 0303 	and.w	r3, r3, #3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d151      	bne.n	8002a5a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029b6:	4b48      	ldr	r3, [pc, #288]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d005      	beq.n	80029ce <HAL_RCC_OscConfig+0x17e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e392      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029ce:	4b42      	ldr	r3, [pc, #264]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f023 0219 	bic.w	r2, r3, #25
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	493f      	ldr	r1, [pc, #252]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e0:	f7fe fd64 	bl	80014ac <HAL_GetTick>
 80029e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e8:	f7fe fd60 	bl	80014ac <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e37c      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029fa:	4b37      	ldr	r3, [pc, #220]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a06:	f7fe fd81 	bl	800150c <HAL_GetREVID>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d817      	bhi.n	8002a44 <HAL_RCC_OscConfig+0x1f4>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	2b40      	cmp	r3, #64	@ 0x40
 8002a1a:	d108      	bne.n	8002a2e <HAL_RCC_OscConfig+0x1de>
 8002a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a24:	4a2c      	ldr	r2, [pc, #176]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a2a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a2c:	e07a      	b.n	8002b24 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	031b      	lsls	r3, r3, #12
 8002a3c:	4926      	ldr	r1, [pc, #152]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a42:	e06f      	b.n	8002b24 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a44:	4b24      	ldr	r3, [pc, #144]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	061b      	lsls	r3, r3, #24
 8002a52:	4921      	ldr	r1, [pc, #132]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a58:	e064      	b.n	8002b24 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d047      	beq.n	8002af2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a62:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 0219 	bic.w	r2, r3, #25
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	491a      	ldr	r1, [pc, #104]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7fe fd1a 	bl	80014ac <HAL_GetTick>
 8002a78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7c:	f7fe fd16 	bl	80014ac <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e332      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0f0      	beq.n	8002a7c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a9a:	f7fe fd37 	bl	800150c <HAL_GetREVID>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d819      	bhi.n	8002adc <HAL_RCC_OscConfig+0x28c>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	2b40      	cmp	r3, #64	@ 0x40
 8002aae:	d108      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x272>
 8002ab0:	4b09      	ldr	r3, [pc, #36]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002ab8:	4a07      	ldr	r2, [pc, #28]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002aba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002abe:	6053      	str	r3, [r2, #4]
 8002ac0:	e030      	b.n	8002b24 <HAL_RCC_OscConfig+0x2d4>
 8002ac2:	4b05      	ldr	r3, [pc, #20]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	031b      	lsls	r3, r3, #12
 8002ad0:	4901      	ldr	r1, [pc, #4]	@ (8002ad8 <HAL_RCC_OscConfig+0x288>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]
 8002ad6:	e025      	b.n	8002b24 <HAL_RCC_OscConfig+0x2d4>
 8002ad8:	58024400 	.word	0x58024400
 8002adc:	4b9a      	ldr	r3, [pc, #616]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	061b      	lsls	r3, r3, #24
 8002aea:	4997      	ldr	r1, [pc, #604]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	604b      	str	r3, [r1, #4]
 8002af0:	e018      	b.n	8002b24 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002af2:	4b95      	ldr	r3, [pc, #596]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a94      	ldr	r2, [pc, #592]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002af8:	f023 0301 	bic.w	r3, r3, #1
 8002afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afe:	f7fe fcd5 	bl	80014ac <HAL_GetTick>
 8002b02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b04:	e008      	b.n	8002b18 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b06:	f7fe fcd1 	bl	80014ac <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e2ed      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b18:	4b8b      	ldr	r3, [pc, #556]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1f0      	bne.n	8002b06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 80a9 	beq.w	8002c84 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b32:	4b85      	ldr	r3, [pc, #532]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b3a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b3c:	4b82      	ldr	r3, [pc, #520]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b40:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	2b08      	cmp	r3, #8
 8002b46:	d007      	beq.n	8002b58 <HAL_RCC_OscConfig+0x308>
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	2b18      	cmp	r3, #24
 8002b4c:	d13a      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x374>
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d135      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b58:	4b7b      	ldr	r3, [pc, #492]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_RCC_OscConfig+0x320>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	2b80      	cmp	r3, #128	@ 0x80
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e2c1      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b70:	f7fe fccc 	bl	800150c <HAL_GetREVID>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d817      	bhi.n	8002bae <HAL_RCC_OscConfig+0x35e>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	2b20      	cmp	r3, #32
 8002b84:	d108      	bne.n	8002b98 <HAL_RCC_OscConfig+0x348>
 8002b86:	4b70      	ldr	r3, [pc, #448]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b8e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b94:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b96:	e075      	b.n	8002c84 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b98:	4b6b      	ldr	r3, [pc, #428]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	069b      	lsls	r3, r3, #26
 8002ba6:	4968      	ldr	r1, [pc, #416]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bac:	e06a      	b.n	8002c84 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bae:	4b66      	ldr	r3, [pc, #408]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	061b      	lsls	r3, r3, #24
 8002bbc:	4962      	ldr	r1, [pc, #392]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bc2:	e05f      	b.n	8002c84 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d042      	beq.n	8002c52 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002bcc:	4b5e      	ldr	r3, [pc, #376]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a5d      	ldr	r2, [pc, #372]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7fe fc68 	bl	80014ac <HAL_GetTick>
 8002bdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002be0:	f7fe fc64 	bl	80014ac <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e280      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bf2:	4b55      	ldr	r3, [pc, #340]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bfe:	f7fe fc85 	bl	800150c <HAL_GetREVID>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d817      	bhi.n	8002c3c <HAL_RCC_OscConfig+0x3ec>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	2b20      	cmp	r3, #32
 8002c12:	d108      	bne.n	8002c26 <HAL_RCC_OscConfig+0x3d6>
 8002c14:	4b4c      	ldr	r3, [pc, #304]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002c22:	6053      	str	r3, [r2, #4]
 8002c24:	e02e      	b.n	8002c84 <HAL_RCC_OscConfig+0x434>
 8002c26:	4b48      	ldr	r3, [pc, #288]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	069b      	lsls	r3, r3, #26
 8002c34:	4944      	ldr	r1, [pc, #272]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	604b      	str	r3, [r1, #4]
 8002c3a:	e023      	b.n	8002c84 <HAL_RCC_OscConfig+0x434>
 8002c3c:	4b42      	ldr	r3, [pc, #264]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	061b      	lsls	r3, r3, #24
 8002c4a:	493f      	ldr	r1, [pc, #252]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	60cb      	str	r3, [r1, #12]
 8002c50:	e018      	b.n	8002c84 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002c52:	4b3d      	ldr	r3, [pc, #244]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a3c      	ldr	r2, [pc, #240]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7fe fc25 	bl	80014ac <HAL_GetTick>
 8002c62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c66:	f7fe fc21 	bl	80014ac <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e23d      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c78:	4b33      	ldr	r3, [pc, #204]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1f0      	bne.n	8002c66 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0308 	and.w	r3, r3, #8
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d036      	beq.n	8002cfe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d019      	beq.n	8002ccc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c98:	4b2b      	ldr	r3, [pc, #172]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca4:	f7fe fc02 	bl	80014ac <HAL_GetTick>
 8002ca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cac:	f7fe fbfe 	bl	80014ac <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e21a      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cbe:	4b22      	ldr	r3, [pc, #136]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0x45c>
 8002cca:	e018      	b.n	8002cfe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002cce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002cd2:	f023 0301 	bic.w	r3, r3, #1
 8002cd6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7fe fbe8 	bl	80014ac <HAL_GetTick>
 8002cdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7fe fbe4 	bl	80014ac <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e200      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cf2:	4b15      	ldr	r3, [pc, #84]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0320 	and.w	r3, r3, #32
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d039      	beq.n	8002d7e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d01c      	beq.n	8002d4c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a0c      	ldr	r2, [pc, #48]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002d18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d1c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fbc5 	bl	80014ac <HAL_GetTick>
 8002d22:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d26:	f7fe fbc1 	bl	80014ac <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e1dd      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d38:	4b03      	ldr	r3, [pc, #12]	@ (8002d48 <HAL_RCC_OscConfig+0x4f8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x4d6>
 8002d44:	e01b      	b.n	8002d7e <HAL_RCC_OscConfig+0x52e>
 8002d46:	bf00      	nop
 8002d48:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d4c:	4b9b      	ldr	r3, [pc, #620]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a9a      	ldr	r2, [pc, #616]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002d52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d56:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d58:	f7fe fba8 	bl	80014ac <HAL_GetTick>
 8002d5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d60:	f7fe fba4 	bl	80014ac <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e1c0      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d72:	4b92      	ldr	r3, [pc, #584]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1f0      	bne.n	8002d60 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0304 	and.w	r3, r3, #4
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 8081 	beq.w	8002e8e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d8c:	4b8c      	ldr	r3, [pc, #560]	@ (8002fc0 <HAL_RCC_OscConfig+0x770>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a8b      	ldr	r2, [pc, #556]	@ (8002fc0 <HAL_RCC_OscConfig+0x770>)
 8002d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d98:	f7fe fb88 	bl	80014ac <HAL_GetTick>
 8002d9c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da0:	f7fe fb84 	bl	80014ac <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b64      	cmp	r3, #100	@ 0x64
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e1a0      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002db2:	4b83      	ldr	r3, [pc, #524]	@ (8002fc0 <HAL_RCC_OscConfig+0x770>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f0      	beq.n	8002da0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d106      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x584>
 8002dc6:	4b7d      	ldr	r3, [pc, #500]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dca:	4a7c      	ldr	r2, [pc, #496]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd2:	e02d      	b.n	8002e30 <HAL_RCC_OscConfig+0x5e0>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d10c      	bne.n	8002df6 <HAL_RCC_OscConfig+0x5a6>
 8002ddc:	4b77      	ldr	r3, [pc, #476]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de0:	4a76      	ldr	r2, [pc, #472]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002de2:	f023 0301 	bic.w	r3, r3, #1
 8002de6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de8:	4b74      	ldr	r3, [pc, #464]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dec:	4a73      	ldr	r2, [pc, #460]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002dee:	f023 0304 	bic.w	r3, r3, #4
 8002df2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df4:	e01c      	b.n	8002e30 <HAL_RCC_OscConfig+0x5e0>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	2b05      	cmp	r3, #5
 8002dfc:	d10c      	bne.n	8002e18 <HAL_RCC_OscConfig+0x5c8>
 8002dfe:	4b6f      	ldr	r3, [pc, #444]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e02:	4a6e      	ldr	r2, [pc, #440]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e04:	f043 0304 	orr.w	r3, r3, #4
 8002e08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e0a:	4b6c      	ldr	r3, [pc, #432]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0e:	4a6b      	ldr	r2, [pc, #428]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e16:	e00b      	b.n	8002e30 <HAL_RCC_OscConfig+0x5e0>
 8002e18:	4b68      	ldr	r3, [pc, #416]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e1c:	4a67      	ldr	r2, [pc, #412]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e24:	4b65      	ldr	r3, [pc, #404]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e28:	4a64      	ldr	r2, [pc, #400]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e2a:	f023 0304 	bic.w	r3, r3, #4
 8002e2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d015      	beq.n	8002e64 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e38:	f7fe fb38 	bl	80014ac <HAL_GetTick>
 8002e3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e40:	f7fe fb34 	bl	80014ac <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e14e      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e56:	4b59      	ldr	r3, [pc, #356]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0ee      	beq.n	8002e40 <HAL_RCC_OscConfig+0x5f0>
 8002e62:	e014      	b.n	8002e8e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7fe fb22 	bl	80014ac <HAL_GetTick>
 8002e68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e6a:	e00a      	b.n	8002e82 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7fe fb1e 	bl	80014ac <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e138      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e82:	4b4e      	ldr	r3, [pc, #312]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1ee      	bne.n	8002e6c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 812d 	beq.w	80030f2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e98:	4b48      	ldr	r3, [pc, #288]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ea0:	2b18      	cmp	r3, #24
 8002ea2:	f000 80bd 	beq.w	8003020 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	f040 809e 	bne.w	8002fec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb0:	4b42      	ldr	r3, [pc, #264]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a41      	ldr	r2, [pc, #260]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002eb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebc:	f7fe faf6 	bl	80014ac <HAL_GetTick>
 8002ec0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec4:	f7fe faf2 	bl	80014ac <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e10e      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ed6:	4b39      	ldr	r3, [pc, #228]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1f0      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee2:	4b36      	ldr	r3, [pc, #216]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002ee4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ee6:	4b37      	ldr	r3, [pc, #220]	@ (8002fc4 <HAL_RCC_OscConfig+0x774>)
 8002ee8:	4013      	ands	r3, r2
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ef2:	0112      	lsls	r2, r2, #4
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	4931      	ldr	r1, [pc, #196]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	628b      	str	r3, [r1, #40]	@ 0x28
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f00:	3b01      	subs	r3, #1
 8002f02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	025b      	lsls	r3, r3, #9
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f16:	3b01      	subs	r3, #1
 8002f18:	041b      	lsls	r3, r3, #16
 8002f1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f24:	3b01      	subs	r3, #1
 8002f26:	061b      	lsls	r3, r3, #24
 8002f28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002f2c:	4923      	ldr	r1, [pc, #140]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002f32:	4b22      	ldr	r3, [pc, #136]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f36:	4a21      	ldr	r2, [pc, #132]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f38:	f023 0301 	bic.w	r3, r3, #1
 8002f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f42:	4b21      	ldr	r3, [pc, #132]	@ (8002fc8 <HAL_RCC_OscConfig+0x778>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f4a:	00d2      	lsls	r2, r2, #3
 8002f4c:	491b      	ldr	r1, [pc, #108]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002f52:	4b1a      	ldr	r3, [pc, #104]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f56:	f023 020c 	bic.w	r2, r3, #12
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	4917      	ldr	r1, [pc, #92]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f64:	4b15      	ldr	r3, [pc, #84]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f68:	f023 0202 	bic.w	r2, r3, #2
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f70:	4912      	ldr	r1, [pc, #72]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f76:	4b11      	ldr	r3, [pc, #68]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	4a10      	ldr	r2, [pc, #64]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f82:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f86:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f92:	4a0a      	ldr	r2, [pc, #40]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f9a:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9e:	4a07      	ldr	r2, [pc, #28]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fa6:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a04      	ldr	r2, [pc, #16]	@ (8002fbc <HAL_RCC_OscConfig+0x76c>)
 8002fac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb2:	f7fe fa7b 	bl	80014ac <HAL_GetTick>
 8002fb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fb8:	e011      	b.n	8002fde <HAL_RCC_OscConfig+0x78e>
 8002fba:	bf00      	nop
 8002fbc:	58024400 	.word	0x58024400
 8002fc0:	58024800 	.word	0x58024800
 8002fc4:	fffffc0c 	.word	0xfffffc0c
 8002fc8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fcc:	f7fe fa6e 	bl	80014ac <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e08a      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fde:	4b47      	ldr	r3, [pc, #284]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x77c>
 8002fea:	e082      	b.n	80030f2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fec:	4b43      	ldr	r3, [pc, #268]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a42      	ldr	r2, [pc, #264]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 8002ff2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff8:	f7fe fa58 	bl	80014ac <HAL_GetTick>
 8002ffc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003000:	f7fe fa54 	bl	80014ac <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e070      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003012:	4b3a      	ldr	r3, [pc, #232]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x7b0>
 800301e:	e068      	b.n	80030f2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003020:	4b36      	ldr	r3, [pc, #216]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 8003022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003024:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003026:	4b35      	ldr	r3, [pc, #212]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003030:	2b01      	cmp	r3, #1
 8003032:	d031      	beq.n	8003098 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f003 0203 	and.w	r2, r3, #3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800303e:	429a      	cmp	r2, r3
 8003040:	d12a      	bne.n	8003098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	091b      	lsrs	r3, r3, #4
 8003046:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d122      	bne.n	8003098 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800305e:	429a      	cmp	r2, r3
 8003060:	d11a      	bne.n	8003098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	0a5b      	lsrs	r3, r3, #9
 8003066:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800306e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003070:	429a      	cmp	r2, r3
 8003072:	d111      	bne.n	8003098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	0c1b      	lsrs	r3, r3, #16
 8003078:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003080:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003082:	429a      	cmp	r2, r3
 8003084:	d108      	bne.n	8003098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	0e1b      	lsrs	r3, r3, #24
 800308a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003092:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003094:	429a      	cmp	r2, r3
 8003096:	d001      	beq.n	800309c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e02b      	b.n	80030f4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800309c:	4b17      	ldr	r3, [pc, #92]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 800309e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a0:	08db      	lsrs	r3, r3, #3
 80030a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030a6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d01f      	beq.n	80030f2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80030b2:	4b12      	ldr	r3, [pc, #72]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 80030b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b6:	4a11      	ldr	r2, [pc, #68]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 80030b8:	f023 0301 	bic.w	r3, r3, #1
 80030bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030be:	f7fe f9f5 	bl	80014ac <HAL_GetTick>
 80030c2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80030c4:	bf00      	nop
 80030c6:	f7fe f9f1 	bl	80014ac <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d0f9      	beq.n	80030c6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030d2:	4b0a      	ldr	r3, [pc, #40]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 80030d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003100 <HAL_RCC_OscConfig+0x8b0>)
 80030d8:	4013      	ands	r3, r2
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030de:	00d2      	lsls	r2, r2, #3
 80030e0:	4906      	ldr	r1, [pc, #24]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80030e6:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 80030e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ea:	4a04      	ldr	r2, [pc, #16]	@ (80030fc <HAL_RCC_OscConfig+0x8ac>)
 80030ec:	f043 0301 	orr.w	r3, r3, #1
 80030f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3730      	adds	r7, #48	@ 0x30
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	58024400 	.word	0x58024400
 8003100:	ffff0007 	.word	0xffff0007

08003104 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e19c      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003118:	4b8a      	ldr	r3, [pc, #552]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 030f 	and.w	r3, r3, #15
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d910      	bls.n	8003148 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003126:	4b87      	ldr	r3, [pc, #540]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f023 020f 	bic.w	r2, r3, #15
 800312e:	4985      	ldr	r1, [pc, #532]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	4313      	orrs	r3, r2
 8003134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003136:	4b83      	ldr	r3, [pc, #524]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e184      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	d010      	beq.n	8003176 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	4b7b      	ldr	r3, [pc, #492]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003160:	429a      	cmp	r2, r3
 8003162:	d908      	bls.n	8003176 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003164:	4b78      	ldr	r3, [pc, #480]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	4975      	ldr	r1, [pc, #468]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003172:	4313      	orrs	r3, r2
 8003174:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d010      	beq.n	80031a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	4b70      	ldr	r3, [pc, #448]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800318e:	429a      	cmp	r2, r3
 8003190:	d908      	bls.n	80031a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003192:	4b6d      	ldr	r3, [pc, #436]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	496a      	ldr	r1, [pc, #424]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0310 	and.w	r3, r3, #16
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d010      	beq.n	80031d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	699a      	ldr	r2, [r3, #24]
 80031b4:	4b64      	ldr	r3, [pc, #400]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80031bc:	429a      	cmp	r2, r3
 80031be:	d908      	bls.n	80031d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80031c0:	4b61      	ldr	r3, [pc, #388]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	495e      	ldr	r1, [pc, #376]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d010      	beq.n	8003200 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69da      	ldr	r2, [r3, #28]
 80031e2:	4b59      	ldr	r3, [pc, #356]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d908      	bls.n	8003200 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80031ee:	4b56      	ldr	r3, [pc, #344]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	69db      	ldr	r3, [r3, #28]
 80031fa:	4953      	ldr	r1, [pc, #332]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d010      	beq.n	800322e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68da      	ldr	r2, [r3, #12]
 8003210:	4b4d      	ldr	r3, [pc, #308]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 030f 	and.w	r3, r3, #15
 8003218:	429a      	cmp	r2, r3
 800321a:	d908      	bls.n	800322e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800321c:	4b4a      	ldr	r3, [pc, #296]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	f023 020f 	bic.w	r2, r3, #15
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	4947      	ldr	r1, [pc, #284]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 800322a:	4313      	orrs	r3, r2
 800322c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b00      	cmp	r3, #0
 8003238:	d055      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800323a:	4b43      	ldr	r3, [pc, #268]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	4940      	ldr	r1, [pc, #256]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003248:	4313      	orrs	r3, r2
 800324a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b02      	cmp	r3, #2
 8003252:	d107      	bne.n	8003264 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003254:	4b3c      	ldr	r3, [pc, #240]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d121      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e0f6      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b03      	cmp	r3, #3
 800326a:	d107      	bne.n	800327c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800326c:	4b36      	ldr	r3, [pc, #216]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d115      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0ea      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d107      	bne.n	8003294 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003284:	4b30      	ldr	r3, [pc, #192]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328c:	2b00      	cmp	r3, #0
 800328e:	d109      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0de      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003294:	4b2c      	ldr	r3, [pc, #176]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e0d6      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032a4:	4b28      	ldr	r3, [pc, #160]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	f023 0207 	bic.w	r2, r3, #7
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	4925      	ldr	r1, [pc, #148]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b6:	f7fe f8f9 	bl	80014ac <HAL_GetTick>
 80032ba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032bc:	e00a      	b.n	80032d4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032be:	f7fe f8f5 	bl	80014ac <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e0be      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d1eb      	bne.n	80032be <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d010      	beq.n	8003314 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	4b14      	ldr	r3, [pc, #80]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	429a      	cmp	r2, r3
 8003300:	d208      	bcs.n	8003314 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003302:	4b11      	ldr	r3, [pc, #68]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	f023 020f 	bic.w	r2, r3, #15
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	490e      	ldr	r1, [pc, #56]	@ (8003348 <HAL_RCC_ClockConfig+0x244>)
 8003310:	4313      	orrs	r3, r2
 8003312:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003314:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 030f 	and.w	r3, r3, #15
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	429a      	cmp	r2, r3
 8003320:	d214      	bcs.n	800334c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003322:	4b08      	ldr	r3, [pc, #32]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f023 020f 	bic.w	r2, r3, #15
 800332a:	4906      	ldr	r1, [pc, #24]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003332:	4b04      	ldr	r3, [pc, #16]	@ (8003344 <HAL_RCC_ClockConfig+0x240>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	429a      	cmp	r2, r3
 800333e:	d005      	beq.n	800334c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e086      	b.n	8003452 <HAL_RCC_ClockConfig+0x34e>
 8003344:	52002000 	.word	0x52002000
 8003348:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d010      	beq.n	800337a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	4b3f      	ldr	r3, [pc, #252]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003364:	429a      	cmp	r2, r3
 8003366:	d208      	bcs.n	800337a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003368:	4b3c      	ldr	r3, [pc, #240]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	4939      	ldr	r1, [pc, #228]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 8003376:	4313      	orrs	r3, r2
 8003378:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d010      	beq.n	80033a8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695a      	ldr	r2, [r3, #20]
 800338a:	4b34      	ldr	r3, [pc, #208]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003392:	429a      	cmp	r2, r3
 8003394:	d208      	bcs.n	80033a8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003396:	4b31      	ldr	r3, [pc, #196]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	492e      	ldr	r1, [pc, #184]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0310 	and.w	r3, r3, #16
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d010      	beq.n	80033d6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699a      	ldr	r2, [r3, #24]
 80033b8:	4b28      	ldr	r3, [pc, #160]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d208      	bcs.n	80033d6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80033c4:	4b25      	ldr	r3, [pc, #148]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 80033c6:	69db      	ldr	r3, [r3, #28]
 80033c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	4922      	ldr	r1, [pc, #136]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0320 	and.w	r3, r3, #32
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d010      	beq.n	8003404 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69da      	ldr	r2, [r3, #28]
 80033e6:	4b1d      	ldr	r3, [pc, #116]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d208      	bcs.n	8003404 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80033f2:	4b1a      	ldr	r3, [pc, #104]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	4917      	ldr	r1, [pc, #92]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 8003400:	4313      	orrs	r3, r2
 8003402:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003404:	f000 f834 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 8003408:	4602      	mov	r2, r0
 800340a:	4b14      	ldr	r3, [pc, #80]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	0a1b      	lsrs	r3, r3, #8
 8003410:	f003 030f 	and.w	r3, r3, #15
 8003414:	4912      	ldr	r1, [pc, #72]	@ (8003460 <HAL_RCC_ClockConfig+0x35c>)
 8003416:	5ccb      	ldrb	r3, [r1, r3]
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	fa22 f303 	lsr.w	r3, r2, r3
 8003420:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003422:	4b0e      	ldr	r3, [pc, #56]	@ (800345c <HAL_RCC_ClockConfig+0x358>)
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	f003 030f 	and.w	r3, r3, #15
 800342a:	4a0d      	ldr	r2, [pc, #52]	@ (8003460 <HAL_RCC_ClockConfig+0x35c>)
 800342c:	5cd3      	ldrb	r3, [r2, r3]
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	fa22 f303 	lsr.w	r3, r2, r3
 8003438:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_RCC_ClockConfig+0x360>)
 800343a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800343c:	4a0a      	ldr	r2, [pc, #40]	@ (8003468 <HAL_RCC_ClockConfig+0x364>)
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003442:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <HAL_RCC_ClockConfig+0x368>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7fd ffe6 	bl	8001418 <HAL_InitTick>
 800344c:	4603      	mov	r3, r0
 800344e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3718      	adds	r7, #24
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	58024400 	.word	0x58024400
 8003460:	0800c710 	.word	0x0800c710
 8003464:	24000004 	.word	0x24000004
 8003468:	24000000 	.word	0x24000000
 800346c:	2400000c 	.word	0x2400000c

08003470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003470:	b480      	push	{r7}
 8003472:	b089      	sub	sp, #36	@ 0x24
 8003474:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003476:	4bb3      	ldr	r3, [pc, #716]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800347e:	2b18      	cmp	r3, #24
 8003480:	f200 8155 	bhi.w	800372e <HAL_RCC_GetSysClockFreq+0x2be>
 8003484:	a201      	add	r2, pc, #4	@ (adr r2, 800348c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348a:	bf00      	nop
 800348c:	080034f1 	.word	0x080034f1
 8003490:	0800372f 	.word	0x0800372f
 8003494:	0800372f 	.word	0x0800372f
 8003498:	0800372f 	.word	0x0800372f
 800349c:	0800372f 	.word	0x0800372f
 80034a0:	0800372f 	.word	0x0800372f
 80034a4:	0800372f 	.word	0x0800372f
 80034a8:	0800372f 	.word	0x0800372f
 80034ac:	08003517 	.word	0x08003517
 80034b0:	0800372f 	.word	0x0800372f
 80034b4:	0800372f 	.word	0x0800372f
 80034b8:	0800372f 	.word	0x0800372f
 80034bc:	0800372f 	.word	0x0800372f
 80034c0:	0800372f 	.word	0x0800372f
 80034c4:	0800372f 	.word	0x0800372f
 80034c8:	0800372f 	.word	0x0800372f
 80034cc:	0800351d 	.word	0x0800351d
 80034d0:	0800372f 	.word	0x0800372f
 80034d4:	0800372f 	.word	0x0800372f
 80034d8:	0800372f 	.word	0x0800372f
 80034dc:	0800372f 	.word	0x0800372f
 80034e0:	0800372f 	.word	0x0800372f
 80034e4:	0800372f 	.word	0x0800372f
 80034e8:	0800372f 	.word	0x0800372f
 80034ec:	08003523 	.word	0x08003523
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034f0:	4b94      	ldr	r3, [pc, #592]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0320 	and.w	r3, r3, #32
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d009      	beq.n	8003510 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034fc:	4b91      	ldr	r3, [pc, #580]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	08db      	lsrs	r3, r3, #3
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	4a90      	ldr	r2, [pc, #576]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003508:	fa22 f303 	lsr.w	r3, r2, r3
 800350c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800350e:	e111      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003510:	4b8d      	ldr	r3, [pc, #564]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003512:	61bb      	str	r3, [r7, #24]
      break;
 8003514:	e10e      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003516:	4b8d      	ldr	r3, [pc, #564]	@ (800374c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003518:	61bb      	str	r3, [r7, #24]
      break;
 800351a:	e10b      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800351c:	4b8c      	ldr	r3, [pc, #560]	@ (8003750 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800351e:	61bb      	str	r3, [r7, #24]
      break;
 8003520:	e108      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003522:	4b88      	ldr	r3, [pc, #544]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800352c:	4b85      	ldr	r3, [pc, #532]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	091b      	lsrs	r3, r3, #4
 8003532:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003536:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003538:	4b82      	ldr	r3, [pc, #520]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800353a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003542:	4b80      	ldr	r3, [pc, #512]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003546:	08db      	lsrs	r3, r3, #3
 8003548:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	ee07 3a90 	vmov	s15, r3
 8003556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800355a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 80e1 	beq.w	8003728 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2b02      	cmp	r3, #2
 800356a:	f000 8083 	beq.w	8003674 <HAL_RCC_GetSysClockFreq+0x204>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	2b02      	cmp	r3, #2
 8003572:	f200 80a1 	bhi.w	80036b8 <HAL_RCC_GetSysClockFreq+0x248>
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0x114>
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d056      	beq.n	8003630 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003582:	e099      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003584:	4b6f      	ldr	r3, [pc, #444]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	2b00      	cmp	r3, #0
 800358e:	d02d      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003590:	4b6c      	ldr	r3, [pc, #432]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	08db      	lsrs	r3, r3, #3
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	4a6b      	ldr	r2, [pc, #428]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800359c:	fa22 f303 	lsr.w	r3, r2, r3
 80035a0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	ee07 3a90 	vmov	s15, r3
 80035a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	ee07 3a90 	vmov	s15, r3
 80035b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035ba:	4b62      	ldr	r3, [pc, #392]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c2:	ee07 3a90 	vmov	s15, r3
 80035c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035e6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80035ea:	e087      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	ee07 3a90 	vmov	s15, r3
 80035f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2e8>
 80035fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035fe:	4b51      	ldr	r3, [pc, #324]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003612:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800361e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800362e:	e065      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	ee07 3a90 	vmov	s15, r3
 8003636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800375c <HAL_RCC_GetSysClockFreq+0x2ec>
 800363e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003642:	4b40      	ldr	r3, [pc, #256]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364a:	ee07 3a90 	vmov	s15, r3
 800364e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003652:	ed97 6a02 	vldr	s12, [r7, #8]
 8003656:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2e4>
 800365a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800365e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800366a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800366e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003672:	e043      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	ee07 3a90 	vmov	s15, r3
 800367a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800367e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003760 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003686:	4b2f      	ldr	r3, [pc, #188]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003696:	ed97 6a02 	vldr	s12, [r7, #8]
 800369a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2e4>
 800369e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036b6:	e021      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800375c <HAL_RCC_GetSysClockFreq+0x2ec>
 80036c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d2:	ee07 3a90 	vmov	s15, r3
 80036d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036da:	ed97 6a02 	vldr	s12, [r7, #8]
 80036de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80036fc:	4b11      	ldr	r3, [pc, #68]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003700:	0a5b      	lsrs	r3, r3, #9
 8003702:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003706:	3301      	adds	r3, #1
 8003708:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	ee07 3a90 	vmov	s15, r3
 8003710:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003714:	edd7 6a07 	vldr	s13, [r7, #28]
 8003718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800371c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003720:	ee17 3a90 	vmov	r3, s15
 8003724:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003726:	e005      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	61bb      	str	r3, [r7, #24]
      break;
 800372c:	e002      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800372e:	4b07      	ldr	r3, [pc, #28]	@ (800374c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003730:	61bb      	str	r3, [r7, #24]
      break;
 8003732:	bf00      	nop
  }

  return sysclockfreq;
 8003734:	69bb      	ldr	r3, [r7, #24]
}
 8003736:	4618      	mov	r0, r3
 8003738:	3724      	adds	r7, #36	@ 0x24
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	58024400 	.word	0x58024400
 8003748:	03d09000 	.word	0x03d09000
 800374c:	003d0900 	.word	0x003d0900
 8003750:	017d7840 	.word	0x017d7840
 8003754:	46000000 	.word	0x46000000
 8003758:	4c742400 	.word	0x4c742400
 800375c:	4a742400 	.word	0x4a742400
 8003760:	4bbebc20 	.word	0x4bbebc20

08003764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800376a:	f7ff fe81 	bl	8003470 <HAL_RCC_GetSysClockFreq>
 800376e:	4602      	mov	r2, r0
 8003770:	4b10      	ldr	r3, [pc, #64]	@ (80037b4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	490f      	ldr	r1, [pc, #60]	@ (80037b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800377c:	5ccb      	ldrb	r3, [r1, r3]
 800377e:	f003 031f 	and.w	r3, r3, #31
 8003782:	fa22 f303 	lsr.w	r3, r2, r3
 8003786:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003788:	4b0a      	ldr	r3, [pc, #40]	@ (80037b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	f003 030f 	and.w	r3, r3, #15
 8003790:	4a09      	ldr	r2, [pc, #36]	@ (80037b8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003792:	5cd3      	ldrb	r3, [r2, r3]
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	fa22 f303 	lsr.w	r3, r2, r3
 800379e:	4a07      	ldr	r2, [pc, #28]	@ (80037bc <HAL_RCC_GetHCLKFreq+0x58>)
 80037a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80037a2:	4a07      	ldr	r2, [pc, #28]	@ (80037c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80037a8:	4b04      	ldr	r3, [pc, #16]	@ (80037bc <HAL_RCC_GetHCLKFreq+0x58>)
 80037aa:	681b      	ldr	r3, [r3, #0]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	58024400 	.word	0x58024400
 80037b8:	0800c710 	.word	0x0800c710
 80037bc:	24000004 	.word	0x24000004
 80037c0:	24000000 	.word	0x24000000

080037c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80037c8:	f7ff ffcc 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b06      	ldr	r3, [pc, #24]	@ (80037e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	091b      	lsrs	r3, r3, #4
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4904      	ldr	r1, [pc, #16]	@ (80037ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	f003 031f 	and.w	r3, r3, #31
 80037e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	58024400 	.word	0x58024400
 80037ec:	0800c710 	.word	0x0800c710

080037f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80037f4:	f7ff ffb6 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 80037f8:	4602      	mov	r2, r0
 80037fa:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	0a1b      	lsrs	r3, r3, #8
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	4904      	ldr	r1, [pc, #16]	@ (8003818 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003806:	5ccb      	ldrb	r3, [r1, r3]
 8003808:	f003 031f 	and.w	r3, r3, #31
 800380c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003810:	4618      	mov	r0, r3
 8003812:	bd80      	pop	{r7, pc}
 8003814:	58024400 	.word	0x58024400
 8003818:	0800c710 	.word	0x0800c710

0800381c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800381c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003820:	b0ca      	sub	sp, #296	@ 0x128
 8003822:	af00      	add	r7, sp, #0
 8003824:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003828:	2300      	movs	r3, #0
 800382a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800382e:	2300      	movs	r3, #0
 8003830:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003840:	2500      	movs	r5, #0
 8003842:	ea54 0305 	orrs.w	r3, r4, r5
 8003846:	d049      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800384e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003852:	d02f      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003854:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003858:	d828      	bhi.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800385a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800385e:	d01a      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003860:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003864:	d822      	bhi.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800386a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800386e:	d007      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003870:	e01c      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003872:	4bb8      	ldr	r3, [pc, #736]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003876:	4ab7      	ldr	r2, [pc, #732]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800387c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800387e:	e01a      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003884:	3308      	adds	r3, #8
 8003886:	2102      	movs	r1, #2
 8003888:	4618      	mov	r0, r3
 800388a:	f001 fc8f 	bl	80051ac <RCCEx_PLL2_Config>
 800388e:	4603      	mov	r3, r0
 8003890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003894:	e00f      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389a:	3328      	adds	r3, #40	@ 0x28
 800389c:	2102      	movs	r1, #2
 800389e:	4618      	mov	r0, r3
 80038a0:	f001 fd36 	bl	8005310 <RCCEx_PLL3_Config>
 80038a4:	4603      	mov	r3, r0
 80038a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80038aa:	e004      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038b2:	e000      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80038b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10a      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80038be:	4ba5      	ldr	r3, [pc, #660]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80038c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038cc:	4aa1      	ldr	r2, [pc, #644]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038ce:	430b      	orrs	r3, r1
 80038d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80038d2:	e003      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80038dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80038e8:	f04f 0900 	mov.w	r9, #0
 80038ec:	ea58 0309 	orrs.w	r3, r8, r9
 80038f0:	d047      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80038f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d82a      	bhi.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80038fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003904 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80038fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003902:	bf00      	nop
 8003904:	08003919 	.word	0x08003919
 8003908:	08003927 	.word	0x08003927
 800390c:	0800393d 	.word	0x0800393d
 8003910:	0800395b 	.word	0x0800395b
 8003914:	0800395b 	.word	0x0800395b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003918:	4b8e      	ldr	r3, [pc, #568]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800391a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391c:	4a8d      	ldr	r2, [pc, #564]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800391e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003922:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003924:	e01a      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392a:	3308      	adds	r3, #8
 800392c:	2100      	movs	r1, #0
 800392e:	4618      	mov	r0, r3
 8003930:	f001 fc3c 	bl	80051ac <RCCEx_PLL2_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800393a:	e00f      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800393c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003940:	3328      	adds	r3, #40	@ 0x28
 8003942:	2100      	movs	r1, #0
 8003944:	4618      	mov	r0, r3
 8003946:	f001 fce3 	bl	8005310 <RCCEx_PLL3_Config>
 800394a:	4603      	mov	r3, r0
 800394c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003950:	e004      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003958:	e000      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800395a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800395c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10a      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003964:	4b7b      	ldr	r3, [pc, #492]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003968:	f023 0107 	bic.w	r1, r3, #7
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	4a78      	ldr	r2, [pc, #480]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003974:	430b      	orrs	r3, r1
 8003976:	6513      	str	r3, [r2, #80]	@ 0x50
 8003978:	e003      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800397a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800397e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800398e:	f04f 0b00 	mov.w	fp, #0
 8003992:	ea5a 030b 	orrs.w	r3, sl, fp
 8003996:	d04c      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a2:	d030      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80039a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a8:	d829      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80039aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80039ac:	d02d      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80039ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80039b0:	d825      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80039b2:	2b80      	cmp	r3, #128	@ 0x80
 80039b4:	d018      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80039b6:	2b80      	cmp	r3, #128	@ 0x80
 80039b8:	d821      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80039be:	2b40      	cmp	r3, #64	@ 0x40
 80039c0:	d007      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80039c2:	e01c      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039c4:	4b63      	ldr	r3, [pc, #396]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	4a62      	ldr	r2, [pc, #392]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80039d0:	e01c      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d6:	3308      	adds	r3, #8
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f001 fbe6 	bl	80051ac <RCCEx_PLL2_Config>
 80039e0:	4603      	mov	r3, r0
 80039e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80039e6:	e011      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	3328      	adds	r3, #40	@ 0x28
 80039ee:	2100      	movs	r1, #0
 80039f0:	4618      	mov	r0, r3
 80039f2:	f001 fc8d 	bl	8005310 <RCCEx_PLL3_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80039fc:	e006      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a04:	e002      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003a06:	bf00      	nop
 8003a08:	e000      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10a      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003a14:	4b4f      	ldr	r3, [pc, #316]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a18:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a22:	4a4c      	ldr	r2, [pc, #304]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a24:	430b      	orrs	r3, r1
 8003a26:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a28:	e003      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003a3e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003a42:	2300      	movs	r3, #0
 8003a44:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003a48:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	d053      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a56:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a5e:	d035      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003a60:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a64:	d82e      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003a66:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003a6a:	d031      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003a6c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003a70:	d828      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003a72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a76:	d01a      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003a78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a7c:	d822      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003a82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a86:	d007      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003a88:	e01c      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a8a:	4b32      	ldr	r3, [pc, #200]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8e:	4a31      	ldr	r2, [pc, #196]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a96:	e01c      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9c:	3308      	adds	r3, #8
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f001 fb83 	bl	80051ac <RCCEx_PLL2_Config>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003aac:	e011      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab2:	3328      	adds	r3, #40	@ 0x28
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f001 fc2a 	bl	8005310 <RCCEx_PLL3_Config>
 8003abc:	4603      	mov	r3, r0
 8003abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ac2:	e006      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003aca:	e002      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003acc:	bf00      	nop
 8003ace:	e000      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10b      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003ada:	4b1e      	ldr	r3, [pc, #120]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ade:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003aea:	4a1a      	ldr	r2, [pc, #104]	@ (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aec:	430b      	orrs	r3, r1
 8003aee:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af0:	e003      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003b06:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003b10:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003b14:	460b      	mov	r3, r1
 8003b16:	4313      	orrs	r3, r2
 8003b18:	d056      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b26:	d038      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003b28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b2c:	d831      	bhi.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b32:	d034      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003b34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b38:	d82b      	bhi.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b3e:	d01d      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003b40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b44:	d825      	bhi.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d006      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003b4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b4e:	d00a      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003b50:	e01f      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b52:	bf00      	nop
 8003b54:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b58:	4ba2      	ldr	r3, [pc, #648]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5c:	4aa1      	ldr	r2, [pc, #644]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b64:	e01c      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6a:	3308      	adds	r3, #8
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f001 fb1c 	bl	80051ac <RCCEx_PLL2_Config>
 8003b74:	4603      	mov	r3, r0
 8003b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003b7a:	e011      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b80:	3328      	adds	r3, #40	@ 0x28
 8003b82:	2100      	movs	r1, #0
 8003b84:	4618      	mov	r0, r3
 8003b86:	f001 fbc3 	bl	8005310 <RCCEx_PLL3_Config>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b90:	e006      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b98:	e002      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003b9a:	bf00      	nop
 8003b9c:	e000      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003b9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ba0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10b      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003ba8:	4b8e      	ldr	r3, [pc, #568]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003bb8:	4a8a      	ldr	r2, [pc, #552]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bba:	430b      	orrs	r3, r1
 8003bbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bbe:	e003      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003bd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003bde:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003be2:	460b      	mov	r3, r1
 8003be4:	4313      	orrs	r3, r2
 8003be6:	d03a      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bee:	2b30      	cmp	r3, #48	@ 0x30
 8003bf0:	d01f      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003bf2:	2b30      	cmp	r3, #48	@ 0x30
 8003bf4:	d819      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003bf6:	2b20      	cmp	r3, #32
 8003bf8:	d00c      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003bfa:	2b20      	cmp	r3, #32
 8003bfc:	d815      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d019      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003c02:	2b10      	cmp	r3, #16
 8003c04:	d111      	bne.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c06:	4b77      	ldr	r3, [pc, #476]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	4a76      	ldr	r2, [pc, #472]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003c12:	e011      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c18:	3308      	adds	r3, #8
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f001 fac5 	bl	80051ac <RCCEx_PLL2_Config>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003c28:	e006      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c30:	e002      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003c32:	bf00      	nop
 8003c34:	e000      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10a      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c40:	4b68      	ldr	r3, [pc, #416]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c44:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4e:	4a65      	ldr	r2, [pc, #404]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c50:	430b      	orrs	r3, r1
 8003c52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c54:	e003      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c66:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003c6a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003c74:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003c78:	460b      	mov	r3, r1
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	d051      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c88:	d035      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c8e:	d82e      	bhi.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c94:	d031      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003c96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c9a:	d828      	bhi.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ca0:	d01a      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ca6:	d822      	bhi.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003cac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cb0:	d007      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003cb2:	e01c      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb8:	4a4a      	ldr	r2, [pc, #296]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003cc0:	e01c      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc6:	3308      	adds	r3, #8
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f001 fa6e 	bl	80051ac <RCCEx_PLL2_Config>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003cd6:	e011      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cdc:	3328      	adds	r3, #40	@ 0x28
 8003cde:	2100      	movs	r1, #0
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f001 fb15 	bl	8005310 <RCCEx_PLL3_Config>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003cec:	e006      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cf4:	e002      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003cf6:	bf00      	nop
 8003cf8:	e000      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10a      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003d04:	4b37      	ldr	r3, [pc, #220]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d08:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d12:	4a34      	ldr	r2, [pc, #208]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d18:	e003      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003d2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d32:	2300      	movs	r3, #0
 8003d34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003d38:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	d056      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d4c:	d033      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003d4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d52:	d82c      	bhi.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003d54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d58:	d02f      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003d5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d5e:	d826      	bhi.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003d60:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d64:	d02b      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003d66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d6a:	d820      	bhi.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003d6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d70:	d012      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003d72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d76:	d81a      	bhi.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d022      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d80:	d115      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d86:	3308      	adds	r3, #8
 8003d88:	2101      	movs	r1, #1
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f001 fa0e 	bl	80051ac <RCCEx_PLL2_Config>
 8003d90:	4603      	mov	r3, r0
 8003d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003d96:	e015      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9c:	3328      	adds	r3, #40	@ 0x28
 8003d9e:	2101      	movs	r1, #1
 8003da0:	4618      	mov	r0, r3
 8003da2:	f001 fab5 	bl	8005310 <RCCEx_PLL3_Config>
 8003da6:	4603      	mov	r3, r0
 8003da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003dac:	e00a      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003db4:	e006      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003db6:	bf00      	nop
 8003db8:	e004      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003dba:	bf00      	nop
 8003dbc:	e002      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003dbe:	bf00      	nop
 8003dc0:	e000      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003dc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10d      	bne.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003dcc:	4b05      	ldr	r3, [pc, #20]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dd0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dda:	4a02      	ldr	r2, [pc, #8]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ddc:	430b      	orrs	r3, r1
 8003dde:	6513      	str	r3, [r2, #80]	@ 0x50
 8003de0:	e006      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003de2:	bf00      	nop
 8003de4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e00:	2300      	movs	r3, #0
 8003e02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e06:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	d055      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e14:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e1c:	d033      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003e1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e22:	d82c      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e28:	d02f      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e2e:	d826      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e34:	d02b      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003e36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e3a:	d820      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e40:	d012      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003e42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e46:	d81a      	bhi.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d022      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003e4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e50:	d115      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e56:	3308      	adds	r3, #8
 8003e58:	2101      	movs	r1, #1
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f001 f9a6 	bl	80051ac <RCCEx_PLL2_Config>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003e66:	e015      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6c:	3328      	adds	r3, #40	@ 0x28
 8003e6e:	2101      	movs	r1, #1
 8003e70:	4618      	mov	r0, r3
 8003e72:	f001 fa4d 	bl	8005310 <RCCEx_PLL3_Config>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003e7c:	e00a      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e84:	e006      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e86:	bf00      	nop
 8003e88:	e004      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e8a:	bf00      	nop
 8003e8c:	e002      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e8e:	bf00      	nop
 8003e90:	e000      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003e92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10b      	bne.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003e9c:	4ba3      	ldr	r3, [pc, #652]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003eac:	4a9f      	ldr	r2, [pc, #636]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eae:	430b      	orrs	r3, r1
 8003eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eb2:	e003      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ec8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ecc:	2300      	movs	r3, #0
 8003ece:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003ed2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	d037      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ee6:	d00e      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003ee8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003eec:	d816      	bhi.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d018      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003ef2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ef6:	d111      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efc:	4a8b      	ldr	r2, [pc, #556]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003f04:	e00f      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0a:	3308      	adds	r3, #8
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f001 f94c 	bl	80051ac <RCCEx_PLL2_Config>
 8003f14:	4603      	mov	r3, r0
 8003f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003f1a:	e004      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f22:	e000      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003f24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10a      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f2e:	4b7f      	ldr	r3, [pc, #508]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3c:	4a7b      	ldr	r2, [pc, #492]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f3e:	430b      	orrs	r3, r1
 8003f40:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f42:	e003      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f54:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003f58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003f62:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003f66:	460b      	mov	r3, r1
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	d039      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d81c      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003f76:	a201      	add	r2, pc, #4	@ (adr r2, 8003f7c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7c:	08003fb9 	.word	0x08003fb9
 8003f80:	08003f8d 	.word	0x08003f8d
 8003f84:	08003f9b 	.word	0x08003f9b
 8003f88:	08003fb9 	.word	0x08003fb9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f8c:	4b67      	ldr	r3, [pc, #412]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f90:	4a66      	ldr	r2, [pc, #408]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003f98:	e00f      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	2102      	movs	r1, #2
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f001 f902 	bl	80051ac <RCCEx_PLL2_Config>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003fae:	e004      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fb6:	e000      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003fb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10a      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003fc2:	4b5a      	ldr	r3, [pc, #360]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fc6:	f023 0103 	bic.w	r1, r3, #3
 8003fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fd0:	4a56      	ldr	r2, [pc, #344]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd2:	430b      	orrs	r3, r1
 8003fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fd6:	e003      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003fec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003ff6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	f000 809f 	beq.w	8004140 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004002:	4b4b      	ldr	r3, [pc, #300]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a4a      	ldr	r2, [pc, #296]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800400c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800400e:	f7fd fa4d 	bl	80014ac <HAL_GetTick>
 8004012:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004016:	e00b      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004018:	f7fd fa48 	bl	80014ac <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b64      	cmp	r3, #100	@ 0x64
 8004026:	d903      	bls.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800402e:	e005      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004030:	4b3f      	ldr	r3, [pc, #252]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0ed      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800403c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004040:	2b00      	cmp	r3, #0
 8004042:	d179      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004044:	4b39      	ldr	r3, [pc, #228]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004046:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004050:	4053      	eors	r3, r2
 8004052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004056:	2b00      	cmp	r3, #0
 8004058:	d015      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800405a:	4b34      	ldr	r3, [pc, #208]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800405c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004062:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004066:	4b31      	ldr	r3, [pc, #196]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406a:	4a30      	ldr	r2, [pc, #192]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800406c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004070:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004072:	4b2e      	ldr	r3, [pc, #184]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004076:	4a2d      	ldr	r2, [pc, #180]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004078:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800407c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800407e:	4a2b      	ldr	r2, [pc, #172]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004080:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004084:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800408e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004092:	d118      	bne.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004094:	f7fd fa0a 	bl	80014ac <HAL_GetTick>
 8004098:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800409c:	e00d      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409e:	f7fd fa05 	bl	80014ac <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80040a8:	1ad2      	subs	r2, r2, r3
 80040aa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d903      	bls.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80040b8:	e005      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040ba:	4b1c      	ldr	r3, [pc, #112]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0eb      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80040c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d129      	bne.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040de:	d10e      	bne.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80040e0:	4b12      	ldr	r3, [pc, #72]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80040e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040f0:	091a      	lsrs	r2, r3, #4
 80040f2:	4b10      	ldr	r3, [pc, #64]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80040f4:	4013      	ands	r3, r2
 80040f6:	4a0d      	ldr	r2, [pc, #52]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040f8:	430b      	orrs	r3, r1
 80040fa:	6113      	str	r3, [r2, #16]
 80040fc:	e005      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80040fe:	4b0b      	ldr	r3, [pc, #44]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	4a0a      	ldr	r2, [pc, #40]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004104:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004108:	6113      	str	r3, [r2, #16]
 800410a:	4b08      	ldr	r3, [pc, #32]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800410c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800411a:	4a04      	ldr	r2, [pc, #16]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800411c:	430b      	orrs	r3, r1
 800411e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004120:	e00e      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800412a:	e009      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800412c:	58024400 	.word	0x58024400
 8004130:	58024800 	.word	0x58024800
 8004134:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004138:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800413c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004148:	f002 0301 	and.w	r3, r2, #1
 800414c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004150:	2300      	movs	r3, #0
 8004152:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004156:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800415a:	460b      	mov	r3, r1
 800415c:	4313      	orrs	r3, r2
 800415e:	f000 8089 	beq.w	8004274 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004166:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004168:	2b28      	cmp	r3, #40	@ 0x28
 800416a:	d86b      	bhi.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800416c:	a201      	add	r2, pc, #4	@ (adr r2, 8004174 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800416e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004172:	bf00      	nop
 8004174:	0800424d 	.word	0x0800424d
 8004178:	08004245 	.word	0x08004245
 800417c:	08004245 	.word	0x08004245
 8004180:	08004245 	.word	0x08004245
 8004184:	08004245 	.word	0x08004245
 8004188:	08004245 	.word	0x08004245
 800418c:	08004245 	.word	0x08004245
 8004190:	08004245 	.word	0x08004245
 8004194:	08004219 	.word	0x08004219
 8004198:	08004245 	.word	0x08004245
 800419c:	08004245 	.word	0x08004245
 80041a0:	08004245 	.word	0x08004245
 80041a4:	08004245 	.word	0x08004245
 80041a8:	08004245 	.word	0x08004245
 80041ac:	08004245 	.word	0x08004245
 80041b0:	08004245 	.word	0x08004245
 80041b4:	0800422f 	.word	0x0800422f
 80041b8:	08004245 	.word	0x08004245
 80041bc:	08004245 	.word	0x08004245
 80041c0:	08004245 	.word	0x08004245
 80041c4:	08004245 	.word	0x08004245
 80041c8:	08004245 	.word	0x08004245
 80041cc:	08004245 	.word	0x08004245
 80041d0:	08004245 	.word	0x08004245
 80041d4:	0800424d 	.word	0x0800424d
 80041d8:	08004245 	.word	0x08004245
 80041dc:	08004245 	.word	0x08004245
 80041e0:	08004245 	.word	0x08004245
 80041e4:	08004245 	.word	0x08004245
 80041e8:	08004245 	.word	0x08004245
 80041ec:	08004245 	.word	0x08004245
 80041f0:	08004245 	.word	0x08004245
 80041f4:	0800424d 	.word	0x0800424d
 80041f8:	08004245 	.word	0x08004245
 80041fc:	08004245 	.word	0x08004245
 8004200:	08004245 	.word	0x08004245
 8004204:	08004245 	.word	0x08004245
 8004208:	08004245 	.word	0x08004245
 800420c:	08004245 	.word	0x08004245
 8004210:	08004245 	.word	0x08004245
 8004214:	0800424d 	.word	0x0800424d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421c:	3308      	adds	r3, #8
 800421e:	2101      	movs	r1, #1
 8004220:	4618      	mov	r0, r3
 8004222:	f000 ffc3 	bl	80051ac <RCCEx_PLL2_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800422c:	e00f      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800422e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004232:	3328      	adds	r3, #40	@ 0x28
 8004234:	2101      	movs	r1, #1
 8004236:	4618      	mov	r0, r3
 8004238:	f001 f86a 	bl	8005310 <RCCEx_PLL3_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004242:	e004      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800424a:	e000      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800424c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800424e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10a      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004256:	4bbf      	ldr	r3, [pc, #764]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800425e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004262:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004264:	4abb      	ldr	r2, [pc, #748]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004266:	430b      	orrs	r3, r1
 8004268:	6553      	str	r3, [r2, #84]	@ 0x54
 800426a:	e003      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800426c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004270:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f002 0302 	and.w	r3, r2, #2
 8004280:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004284:	2300      	movs	r3, #0
 8004286:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800428a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800428e:	460b      	mov	r3, r1
 8004290:	4313      	orrs	r3, r2
 8004292:	d041      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004298:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800429a:	2b05      	cmp	r3, #5
 800429c:	d824      	bhi.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800429e:	a201      	add	r2, pc, #4	@ (adr r2, 80042a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80042a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a4:	080042f1 	.word	0x080042f1
 80042a8:	080042bd 	.word	0x080042bd
 80042ac:	080042d3 	.word	0x080042d3
 80042b0:	080042f1 	.word	0x080042f1
 80042b4:	080042f1 	.word	0x080042f1
 80042b8:	080042f1 	.word	0x080042f1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	3308      	adds	r3, #8
 80042c2:	2101      	movs	r1, #1
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 ff71 	bl	80051ac <RCCEx_PLL2_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80042d0:	e00f      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d6:	3328      	adds	r3, #40	@ 0x28
 80042d8:	2101      	movs	r1, #1
 80042da:	4618      	mov	r0, r3
 80042dc:	f001 f818 	bl	8005310 <RCCEx_PLL3_Config>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80042e6:	e004      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042ee:	e000      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80042f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10a      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80042fa:	4b96      	ldr	r3, [pc, #600]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042fe:	f023 0107 	bic.w	r1, r3, #7
 8004302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004306:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004308:	4a92      	ldr	r2, [pc, #584]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800430a:	430b      	orrs	r3, r1
 800430c:	6553      	str	r3, [r2, #84]	@ 0x54
 800430e:	e003      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004314:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004320:	f002 0304 	and.w	r3, r2, #4
 8004324:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800432e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004332:	460b      	mov	r3, r1
 8004334:	4313      	orrs	r3, r2
 8004336:	d044      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004340:	2b05      	cmp	r3, #5
 8004342:	d825      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004344:	a201      	add	r2, pc, #4	@ (adr r2, 800434c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434a:	bf00      	nop
 800434c:	08004399 	.word	0x08004399
 8004350:	08004365 	.word	0x08004365
 8004354:	0800437b 	.word	0x0800437b
 8004358:	08004399 	.word	0x08004399
 800435c:	08004399 	.word	0x08004399
 8004360:	08004399 	.word	0x08004399
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004368:	3308      	adds	r3, #8
 800436a:	2101      	movs	r1, #1
 800436c:	4618      	mov	r0, r3
 800436e:	f000 ff1d 	bl	80051ac <RCCEx_PLL2_Config>
 8004372:	4603      	mov	r3, r0
 8004374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004378:	e00f      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800437a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437e:	3328      	adds	r3, #40	@ 0x28
 8004380:	2101      	movs	r1, #1
 8004382:	4618      	mov	r0, r3
 8004384:	f000 ffc4 	bl	8005310 <RCCEx_PLL3_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800438e:	e004      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004396:	e000      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10b      	bne.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043a2:	4b6c      	ldr	r3, [pc, #432]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a6:	f023 0107 	bic.w	r1, r3, #7
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043b2:	4a68      	ldr	r2, [pc, #416]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80043b8:	e003      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ca:	f002 0320 	and.w	r3, r2, #32
 80043ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80043d2:	2300      	movs	r3, #0
 80043d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80043dc:	460b      	mov	r3, r1
 80043de:	4313      	orrs	r3, r2
 80043e0:	d055      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80043e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043ee:	d033      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80043f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043f4:	d82c      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80043f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043fa:	d02f      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80043fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004400:	d826      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004402:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004406:	d02b      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004408:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800440c:	d820      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800440e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004412:	d012      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004414:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004418:	d81a      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800441a:	2b00      	cmp	r3, #0
 800441c:	d022      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800441e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004422:	d115      	bne.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004428:	3308      	adds	r3, #8
 800442a:	2100      	movs	r1, #0
 800442c:	4618      	mov	r0, r3
 800442e:	f000 febd 	bl	80051ac <RCCEx_PLL2_Config>
 8004432:	4603      	mov	r3, r0
 8004434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004438:	e015      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800443a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443e:	3328      	adds	r3, #40	@ 0x28
 8004440:	2102      	movs	r1, #2
 8004442:	4618      	mov	r0, r3
 8004444:	f000 ff64 	bl	8005310 <RCCEx_PLL3_Config>
 8004448:	4603      	mov	r3, r0
 800444a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800444e:	e00a      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004456:	e006      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004458:	bf00      	nop
 800445a:	e004      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800445c:	bf00      	nop
 800445e:	e002      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004460:	bf00      	nop
 8004462:	e000      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004464:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10b      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800446e:	4b39      	ldr	r3, [pc, #228]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004472:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447e:	4a35      	ldr	r2, [pc, #212]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004480:	430b      	orrs	r3, r1
 8004482:	6553      	str	r3, [r2, #84]	@ 0x54
 8004484:	e003      	b.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004486:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800448a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004496:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800449a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800449e:	2300      	movs	r3, #0
 80044a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80044a4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80044a8:	460b      	mov	r3, r1
 80044aa:	4313      	orrs	r3, r2
 80044ac:	d058      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80044ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044b6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80044ba:	d033      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80044bc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80044c0:	d82c      	bhi.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80044c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c6:	d02f      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80044c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044cc:	d826      	bhi.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80044ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044d2:	d02b      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80044d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044d8:	d820      	bhi.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80044da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044de:	d012      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80044e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044e4:	d81a      	bhi.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d022      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80044ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ee:	d115      	bne.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f4:	3308      	adds	r3, #8
 80044f6:	2100      	movs	r1, #0
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 fe57 	bl	80051ac <RCCEx_PLL2_Config>
 80044fe:	4603      	mov	r3, r0
 8004500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004504:	e015      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450a:	3328      	adds	r3, #40	@ 0x28
 800450c:	2102      	movs	r1, #2
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fefe 	bl	8005310 <RCCEx_PLL3_Config>
 8004514:	4603      	mov	r3, r0
 8004516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800451a:	e00a      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004522:	e006      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004524:	bf00      	nop
 8004526:	e004      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004528:	bf00      	nop
 800452a:	e002      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800452c:	bf00      	nop
 800452e:	e000      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004530:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10e      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800453a:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800453c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004546:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800454a:	4a02      	ldr	r2, [pc, #8]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800454c:	430b      	orrs	r3, r1
 800454e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004550:	e006      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004552:	bf00      	nop
 8004554:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004558:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004568:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800456c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004570:	2300      	movs	r3, #0
 8004572:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004576:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800457a:	460b      	mov	r3, r1
 800457c:	4313      	orrs	r3, r2
 800457e:	d055      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004588:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800458c:	d033      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800458e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004592:	d82c      	bhi.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004598:	d02f      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800459a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800459e:	d826      	bhi.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045a0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80045a4:	d02b      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80045a6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80045aa:	d820      	bhi.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045b0:	d012      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80045b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045b6:	d81a      	bhi.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d022      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80045bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045c0:	d115      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c6:	3308      	adds	r3, #8
 80045c8:	2100      	movs	r1, #0
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fdee 	bl	80051ac <RCCEx_PLL2_Config>
 80045d0:	4603      	mov	r3, r0
 80045d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80045d6:	e015      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80045d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045dc:	3328      	adds	r3, #40	@ 0x28
 80045de:	2102      	movs	r1, #2
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fe95 	bl	8005310 <RCCEx_PLL3_Config>
 80045e6:	4603      	mov	r3, r0
 80045e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80045ec:	e00a      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045f4:	e006      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80045f6:	bf00      	nop
 80045f8:	e004      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80045fa:	bf00      	nop
 80045fc:	e002      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80045fe:	bf00      	nop
 8004600:	e000      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10b      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800460c:	4ba1      	ldr	r3, [pc, #644]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800460e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004610:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004618:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800461c:	4a9d      	ldr	r2, [pc, #628]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800461e:	430b      	orrs	r3, r1
 8004620:	6593      	str	r3, [r2, #88]	@ 0x58
 8004622:	e003      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004628:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800462c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004634:	f002 0308 	and.w	r3, r2, #8
 8004638:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800463c:	2300      	movs	r3, #0
 800463e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004642:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004646:	460b      	mov	r3, r1
 8004648:	4313      	orrs	r3, r2
 800464a:	d01e      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800464c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004658:	d10c      	bne.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800465a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465e:	3328      	adds	r3, #40	@ 0x28
 8004660:	2102      	movs	r1, #2
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fe54 	bl	8005310 <RCCEx_PLL3_Config>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d002      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004674:	4b87      	ldr	r3, [pc, #540]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004684:	4a83      	ldr	r2, [pc, #524]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004686:	430b      	orrs	r3, r1
 8004688:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	f002 0310 	and.w	r3, r2, #16
 8004696:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800469a:	2300      	movs	r3, #0
 800469c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80046a0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80046a4:	460b      	mov	r3, r1
 80046a6:	4313      	orrs	r3, r2
 80046a8:	d01e      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80046aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b6:	d10c      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	3328      	adds	r3, #40	@ 0x28
 80046be:	2102      	movs	r1, #2
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 fe25 	bl	8005310 <RCCEx_PLL3_Config>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d002      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046d2:	4b70      	ldr	r3, [pc, #448]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046e2:	4a6c      	ldr	r2, [pc, #432]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046e4:	430b      	orrs	r3, r1
 80046e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80046f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046f8:	2300      	movs	r3, #0
 80046fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046fe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004702:	460b      	mov	r3, r1
 8004704:	4313      	orrs	r3, r2
 8004706:	d03e      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004710:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004714:	d022      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004716:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800471a:	d81b      	bhi.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004724:	d00b      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004726:	e015      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472c:	3308      	adds	r3, #8
 800472e:	2100      	movs	r1, #0
 8004730:	4618      	mov	r0, r3
 8004732:	f000 fd3b 	bl	80051ac <RCCEx_PLL2_Config>
 8004736:	4603      	mov	r3, r0
 8004738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800473c:	e00f      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	3328      	adds	r3, #40	@ 0x28
 8004744:	2102      	movs	r1, #2
 8004746:	4618      	mov	r0, r3
 8004748:	f000 fde2 	bl	8005310 <RCCEx_PLL3_Config>
 800474c:	4603      	mov	r3, r0
 800474e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004752:	e004      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800475a:	e000      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800475c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800475e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10b      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004766:	4b4b      	ldr	r3, [pc, #300]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800476e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004772:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004776:	4a47      	ldr	r2, [pc, #284]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004778:	430b      	orrs	r3, r1
 800477a:	6593      	str	r3, [r2, #88]	@ 0x58
 800477c:	e003      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800477e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004782:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004792:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004794:	2300      	movs	r3, #0
 8004796:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004798:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800479c:	460b      	mov	r3, r1
 800479e:	4313      	orrs	r3, r2
 80047a0:	d03b      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80047a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80047ae:	d01f      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80047b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80047b4:	d818      	bhi.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80047b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047ba:	d003      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80047bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047c0:	d007      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80047c2:	e011      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047c4:	4b33      	ldr	r3, [pc, #204]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c8:	4a32      	ldr	r2, [pc, #200]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80047d0:	e00f      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d6:	3328      	adds	r3, #40	@ 0x28
 80047d8:	2101      	movs	r1, #1
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fd98 	bl	8005310 <RCCEx_PLL3_Config>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80047e6:	e004      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047ee:	e000      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80047f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10b      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047fa:	4b26      	ldr	r3, [pc, #152]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	4a22      	ldr	r2, [pc, #136]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800480c:	430b      	orrs	r3, r1
 800480e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004810:	e003      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800481a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004822:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004826:	673b      	str	r3, [r7, #112]	@ 0x70
 8004828:	2300      	movs	r3, #0
 800482a:	677b      	str	r3, [r7, #116]	@ 0x74
 800482c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004830:	460b      	mov	r3, r1
 8004832:	4313      	orrs	r3, r2
 8004834:	d034      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004844:	d007      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004846:	e011      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004848:	4b12      	ldr	r3, [pc, #72]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	4a11      	ldr	r2, [pc, #68]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800484e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004852:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004854:	e00e      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485a:	3308      	adds	r3, #8
 800485c:	2102      	movs	r1, #2
 800485e:	4618      	mov	r0, r3
 8004860:	f000 fca4 	bl	80051ac <RCCEx_PLL2_Config>
 8004864:	4603      	mov	r3, r0
 8004866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800486a:	e003      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004872:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004878:	2b00      	cmp	r3, #0
 800487a:	d10d      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800487c:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800487e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004880:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800488a:	4a02      	ldr	r2, [pc, #8]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800488c:	430b      	orrs	r3, r1
 800488e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004890:	e006      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004892:	bf00      	nop
 8004894:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80048a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80048ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048ae:	2300      	movs	r3, #0
 80048b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80048b6:	460b      	mov	r3, r1
 80048b8:	4313      	orrs	r3, r2
 80048ba:	d00c      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	3328      	adds	r3, #40	@ 0x28
 80048c2:	2102      	movs	r1, #2
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 fd23 	bl	8005310 <RCCEx_PLL3_Config>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80048d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80048e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80048e4:	2300      	movs	r3, #0
 80048e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80048e8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80048ec:	460b      	mov	r3, r1
 80048ee:	4313      	orrs	r3, r2
 80048f0:	d038      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80048f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048fe:	d018      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004900:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004904:	d811      	bhi.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004906:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800490a:	d014      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800490c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004910:	d80b      	bhi.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004912:	2b00      	cmp	r3, #0
 8004914:	d011      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004916:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800491a:	d106      	bne.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800491c:	4bc3      	ldr	r3, [pc, #780]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800491e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004920:	4ac2      	ldr	r2, [pc, #776]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004928:	e008      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004930:	e004      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004932:	bf00      	nop
 8004934:	e002      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004936:	bf00      	nop
 8004938:	e000      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800493a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800493c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10b      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004944:	4bb9      	ldr	r3, [pc, #740]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004948:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800494c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004954:	4ab5      	ldr	r2, [pc, #724]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004956:	430b      	orrs	r3, r1
 8004958:	6553      	str	r3, [r2, #84]	@ 0x54
 800495a:	e003      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800495c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004970:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004972:	2300      	movs	r3, #0
 8004974:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004976:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800497a:	460b      	mov	r3, r1
 800497c:	4313      	orrs	r3, r2
 800497e:	d009      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004980:	4baa      	ldr	r3, [pc, #680]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004984:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800498e:	4aa7      	ldr	r2, [pc, #668]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004990:	430b      	orrs	r3, r1
 8004992:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80049a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80049a2:	2300      	movs	r3, #0
 80049a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80049a6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80049aa:	460b      	mov	r3, r1
 80049ac:	4313      	orrs	r3, r2
 80049ae:	d00a      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80049b0:	4b9e      	ldr	r3, [pc, #632]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80049b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80049c0:	4a9a      	ldr	r2, [pc, #616]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049c2:	430b      	orrs	r3, r1
 80049c4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80049c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80049d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049d4:	2300      	movs	r3, #0
 80049d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80049dc:	460b      	mov	r3, r1
 80049de:	4313      	orrs	r3, r2
 80049e0:	d009      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80049e2:	4b92      	ldr	r3, [pc, #584]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049e6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80049ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049f0:	4a8e      	ldr	r2, [pc, #568]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049f2:	430b      	orrs	r3, r1
 80049f4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80049f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004a02:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a04:	2300      	movs	r3, #0
 8004a06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a08:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	d00e      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a12:	4b86      	ldr	r3, [pc, #536]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	4a85      	ldr	r2, [pc, #532]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a18:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004a1c:	6113      	str	r3, [r2, #16]
 8004a1e:	4b83      	ldr	r3, [pc, #524]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a20:	6919      	ldr	r1, [r3, #16]
 8004a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a26:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004a2a:	4a80      	ldr	r2, [pc, #512]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a38:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004a3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a3e:	2300      	movs	r3, #0
 8004a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a42:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004a46:	460b      	mov	r3, r1
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	d009      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004a4c:	4b77      	ldr	r3, [pc, #476]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a50:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5a:	4a74      	ldr	r2, [pc, #464]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a5c:	430b      	orrs	r3, r1
 8004a5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a68:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a6e:	2300      	movs	r3, #0
 8004a70:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a72:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004a76:	460b      	mov	r3, r1
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	d00a      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a7c:	4b6b      	ldr	r3, [pc, #428]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a80:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a8c:	4a67      	ldr	r2, [pc, #412]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a8e:	430b      	orrs	r3, r1
 8004a90:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aa4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	d011      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	3308      	adds	r3, #8
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fb78 	bl	80051ac <RCCEx_PLL2_Config>
 8004abc:	4603      	mov	r3, r0
 8004abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ada:	2100      	movs	r1, #0
 8004adc:	6239      	str	r1, [r7, #32]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4313      	orrs	r3, r2
 8004aec:	d011      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	3308      	adds	r3, #8
 8004af4:	2101      	movs	r1, #1
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fb58 	bl	80051ac <RCCEx_PLL2_Config>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	61b9      	str	r1, [r7, #24]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	61fb      	str	r3, [r7, #28]
 8004b24:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	d011      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	3308      	adds	r3, #8
 8004b34:	2102      	movs	r1, #2
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fb38 	bl	80051ac <RCCEx_PLL2_Config>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	6139      	str	r1, [r7, #16]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	617b      	str	r3, [r7, #20]
 8004b64:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	d011      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b72:	3328      	adds	r3, #40	@ 0x28
 8004b74:	2100      	movs	r1, #0
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fbca 	bl	8005310 <RCCEx_PLL3_Config>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	60fb      	str	r3, [r7, #12]
 8004ba4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4313      	orrs	r3, r2
 8004bac:	d011      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb2:	3328      	adds	r3, #40	@ 0x28
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fbaa 	bl	8005310 <RCCEx_PLL3_Config>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bda:	2100      	movs	r1, #0
 8004bdc:	6039      	str	r1, [r7, #0]
 8004bde:	f003 0320 	and.w	r3, r3, #32
 8004be2:	607b      	str	r3, [r7, #4]
 8004be4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004be8:	460b      	mov	r3, r1
 8004bea:	4313      	orrs	r3, r2
 8004bec:	d011      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf2:	3328      	adds	r3, #40	@ 0x28
 8004bf4:	2102      	movs	r1, #2
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f000 fb8a 	bl	8005310 <RCCEx_PLL3_Config>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004c12:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e000      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004c26:	46bd      	mov	sp, r7
 8004c28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c2c:	58024400 	.word	0x58024400

08004c30 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004c34:	f7fe fd96 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	4b06      	ldr	r3, [pc, #24]	@ (8004c54 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	091b      	lsrs	r3, r3, #4
 8004c40:	f003 0307 	and.w	r3, r3, #7
 8004c44:	4904      	ldr	r1, [pc, #16]	@ (8004c58 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004c46:	5ccb      	ldrb	r3, [r1, r3]
 8004c48:	f003 031f 	and.w	r3, r3, #31
 8004c4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	58024400 	.word	0x58024400
 8004c58:	0800c710 	.word	0x0800c710

08004c5c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b089      	sub	sp, #36	@ 0x24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c64:	4ba1      	ldr	r3, [pc, #644]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004c6e:	4b9f      	ldr	r3, [pc, #636]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c72:	0b1b      	lsrs	r3, r3, #12
 8004c74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c78:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004c7a:	4b9c      	ldr	r3, [pc, #624]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7e:	091b      	lsrs	r3, r3, #4
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004c86:	4b99      	ldr	r3, [pc, #612]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8a:	08db      	lsrs	r3, r3, #3
 8004c8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	fb02 f303 	mul.w	r3, r2, r3
 8004c96:	ee07 3a90 	vmov	s15, r3
 8004c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 8111 	beq.w	8004ecc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	f000 8083 	beq.w	8004db8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	f200 80a1 	bhi.w	8004dfc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d003      	beq.n	8004cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d056      	beq.n	8004d74 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004cc6:	e099      	b.n	8004dfc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cc8:	4b88      	ldr	r3, [pc, #544]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0320 	and.w	r3, r3, #32
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d02d      	beq.n	8004d30 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cd4:	4b85      	ldr	r3, [pc, #532]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	08db      	lsrs	r3, r3, #3
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	4a84      	ldr	r2, [pc, #528]	@ (8004ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	ee07 3a90 	vmov	s15, r3
 8004cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	ee07 3a90 	vmov	s15, r3
 8004cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cfe:	4b7b      	ldr	r3, [pc, #492]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d06:	ee07 3a90 	vmov	s15, r3
 8004d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d12:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d2a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d2e:	e087      	b.n	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	ee07 3a90 	vmov	s15, r3
 8004d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d3a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d42:	4b6a      	ldr	r3, [pc, #424]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d52:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d56:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d72:	e065      	b.n	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	ee07 3a90 	vmov	s15, r3
 8004d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004efc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d86:	4b59      	ldr	r3, [pc, #356]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d8e:	ee07 3a90 	vmov	s15, r3
 8004d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d9a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004db6:	e043      	b.n	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	ee07 3a90 	vmov	s15, r3
 8004dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dc2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dca:	4b48      	ldr	r3, [pc, #288]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dda:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dde:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004df6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dfa:	e021      	b.n	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	ee07 3a90 	vmov	s15, r3
 8004e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e06:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004efc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e0e:	4b37      	ldr	r3, [pc, #220]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e16:	ee07 3a90 	vmov	s15, r3
 8004e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e22:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e3e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004e40:	4b2a      	ldr	r3, [pc, #168]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e44:	0a5b      	lsrs	r3, r3, #9
 8004e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e4a:	ee07 3a90 	vmov	s15, r3
 8004e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e66:	ee17 2a90 	vmov	r2, s15
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004e6e:	4b1f      	ldr	r3, [pc, #124]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e72:	0c1b      	lsrs	r3, r3, #16
 8004e74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e78:	ee07 3a90 	vmov	s15, r3
 8004e7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e88:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e94:	ee17 2a90 	vmov	r2, s15
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004e9c:	4b13      	ldr	r3, [pc, #76]	@ (8004eec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea0:	0e1b      	lsrs	r3, r3, #24
 8004ea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ea6:	ee07 3a90 	vmov	s15, r3
 8004eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004eb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004eb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004eba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ec2:	ee17 2a90 	vmov	r2, s15
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004eca:	e008      	b.n	8004ede <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	609a      	str	r2, [r3, #8]
}
 8004ede:	bf00      	nop
 8004ee0:	3724      	adds	r7, #36	@ 0x24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	58024400 	.word	0x58024400
 8004ef0:	03d09000 	.word	0x03d09000
 8004ef4:	46000000 	.word	0x46000000
 8004ef8:	4c742400 	.word	0x4c742400
 8004efc:	4a742400 	.word	0x4a742400
 8004f00:	4bbebc20 	.word	0x4bbebc20

08004f04 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b089      	sub	sp, #36	@ 0x24
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f0c:	4ba1      	ldr	r3, [pc, #644]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f10:	f003 0303 	and.w	r3, r3, #3
 8004f14:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004f16:	4b9f      	ldr	r3, [pc, #636]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1a:	0d1b      	lsrs	r3, r3, #20
 8004f1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f20:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004f22:	4b9c      	ldr	r3, [pc, #624]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f26:	0a1b      	lsrs	r3, r3, #8
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004f2e:	4b99      	ldr	r3, [pc, #612]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f32:	08db      	lsrs	r3, r3, #3
 8004f34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	ee07 3a90 	vmov	s15, r3
 8004f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 8111 	beq.w	8005174 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	f000 8083 	beq.w	8005060 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	f200 80a1 	bhi.w	80050a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d056      	beq.n	800501c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004f6e:	e099      	b.n	80050a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f70:	4b88      	ldr	r3, [pc, #544]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0320 	and.w	r3, r3, #32
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d02d      	beq.n	8004fd8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f7c:	4b85      	ldr	r3, [pc, #532]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	08db      	lsrs	r3, r3, #3
 8004f82:	f003 0303 	and.w	r3, r3, #3
 8004f86:	4a84      	ldr	r2, [pc, #528]	@ (8005198 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004f88:	fa22 f303 	lsr.w	r3, r2, r3
 8004f8c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	ee07 3a90 	vmov	s15, r3
 8004f94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	ee07 3a90 	vmov	s15, r3
 8004f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fa6:	4b7b      	ldr	r3, [pc, #492]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fae:	ee07 3a90 	vmov	s15, r3
 8004fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800519c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fd2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004fd6:	e087      	b.n	80050e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	ee07 3a90 	vmov	s15, r3
 8004fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80051a0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fea:	4b6a      	ldr	r3, [pc, #424]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ff2:	ee07 3a90 	vmov	s15, r3
 8004ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ffa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ffe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800519c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800500a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800500e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005016:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800501a:	e065      	b.n	80050e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	ee07 3a90 	vmov	s15, r3
 8005022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005026:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80051a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800502a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800502e:	4b59      	ldr	r3, [pc, #356]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005036:	ee07 3a90 	vmov	s15, r3
 800503a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800503e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005042:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800519c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800504a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800504e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800505a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800505e:	e043      	b.n	80050e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800506a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80051a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800506e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005072:	4b48      	ldr	r3, [pc, #288]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005082:	ed97 6a03 	vldr	s12, [r7, #12]
 8005086:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800519c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800508a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800508e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800509a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800509e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050a2:	e021      	b.n	80050e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80051a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80050b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050b6:	4b37      	ldr	r3, [pc, #220]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050be:	ee07 3a90 	vmov	s15, r3
 80050c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80050ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800519c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80050ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80050e8:	4b2a      	ldr	r3, [pc, #168]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ec:	0a5b      	lsrs	r3, r3, #9
 80050ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050f2:	ee07 3a90 	vmov	s15, r3
 80050f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80050fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005102:	edd7 6a07 	vldr	s13, [r7, #28]
 8005106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800510a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800510e:	ee17 2a90 	vmov	r2, s15
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005116:	4b1f      	ldr	r3, [pc, #124]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	0c1b      	lsrs	r3, r3, #16
 800511c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005120:	ee07 3a90 	vmov	s15, r3
 8005124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005128:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800512c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005130:	edd7 6a07 	vldr	s13, [r7, #28]
 8005134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800513c:	ee17 2a90 	vmov	r2, s15
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005144:	4b13      	ldr	r3, [pc, #76]	@ (8005194 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005148:	0e1b      	lsrs	r3, r3, #24
 800514a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800514e:	ee07 3a90 	vmov	s15, r3
 8005152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005156:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800515a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800515e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005162:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800516a:	ee17 2a90 	vmov	r2, s15
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005172:	e008      	b.n	8005186 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	609a      	str	r2, [r3, #8]
}
 8005186:	bf00      	nop
 8005188:	3724      	adds	r7, #36	@ 0x24
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	58024400 	.word	0x58024400
 8005198:	03d09000 	.word	0x03d09000
 800519c:	46000000 	.word	0x46000000
 80051a0:	4c742400 	.word	0x4c742400
 80051a4:	4a742400 	.word	0x4a742400
 80051a8:	4bbebc20 	.word	0x4bbebc20

080051ac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051b6:	2300      	movs	r3, #0
 80051b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051ba:	4b53      	ldr	r3, [pc, #332]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	2b03      	cmp	r3, #3
 80051c4:	d101      	bne.n	80051ca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e099      	b.n	80052fe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80051ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a4e      	ldr	r2, [pc, #312]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051d0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80051d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d6:	f7fc f969 	bl	80014ac <HAL_GetTick>
 80051da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80051dc:	e008      	b.n	80051f0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80051de:	f7fc f965 	bl	80014ac <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e086      	b.n	80052fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80051f0:	4b45      	ldr	r3, [pc, #276]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1f0      	bne.n	80051de <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80051fc:	4b42      	ldr	r3, [pc, #264]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005200:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	031b      	lsls	r3, r3, #12
 800520a:	493f      	ldr	r1, [pc, #252]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800520c:	4313      	orrs	r3, r2
 800520e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	3b01      	subs	r3, #1
 8005216:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	3b01      	subs	r3, #1
 8005220:	025b      	lsls	r3, r3, #9
 8005222:	b29b      	uxth	r3, r3
 8005224:	431a      	orrs	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	3b01      	subs	r3, #1
 800522c:	041b      	lsls	r3, r3, #16
 800522e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	3b01      	subs	r3, #1
 800523a:	061b      	lsls	r3, r3, #24
 800523c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005240:	4931      	ldr	r1, [pc, #196]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005242:	4313      	orrs	r3, r2
 8005244:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005246:	4b30      	ldr	r3, [pc, #192]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	492d      	ldr	r1, [pc, #180]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005254:	4313      	orrs	r3, r2
 8005256:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005258:	4b2b      	ldr	r3, [pc, #172]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800525a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525c:	f023 0220 	bic.w	r2, r3, #32
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	4928      	ldr	r1, [pc, #160]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005266:	4313      	orrs	r3, r2
 8005268:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800526a:	4b27      	ldr	r3, [pc, #156]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	4a26      	ldr	r2, [pc, #152]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005270:	f023 0310 	bic.w	r3, r3, #16
 8005274:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005276:	4b24      	ldr	r3, [pc, #144]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005278:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800527a:	4b24      	ldr	r3, [pc, #144]	@ (800530c <RCCEx_PLL2_Config+0x160>)
 800527c:	4013      	ands	r3, r2
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	69d2      	ldr	r2, [r2, #28]
 8005282:	00d2      	lsls	r2, r2, #3
 8005284:	4920      	ldr	r1, [pc, #128]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005286:	4313      	orrs	r3, r2
 8005288:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800528a:	4b1f      	ldr	r3, [pc, #124]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800528c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528e:	4a1e      	ldr	r2, [pc, #120]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005290:	f043 0310 	orr.w	r3, r3, #16
 8005294:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d106      	bne.n	80052aa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800529c:	4b1a      	ldr	r3, [pc, #104]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800529e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a0:	4a19      	ldr	r2, [pc, #100]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80052a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052a8:	e00f      	b.n	80052ca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d106      	bne.n	80052be <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80052b0:	4b15      	ldr	r3, [pc, #84]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b4:	4a14      	ldr	r2, [pc, #80]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052bc:	e005      	b.n	80052ca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80052be:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	4a11      	ldr	r2, [pc, #68]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80052c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80052ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a0e      	ldr	r2, [pc, #56]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052d6:	f7fc f8e9 	bl	80014ac <HAL_GetTick>
 80052da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80052dc:	e008      	b.n	80052f0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80052de:	f7fc f8e5 	bl	80014ac <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e006      	b.n	80052fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0f0      	beq.n	80052de <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80052fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	58024400 	.word	0x58024400
 800530c:	ffff0007 	.word	0xffff0007

08005310 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800531e:	4b53      	ldr	r3, [pc, #332]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	2b03      	cmp	r3, #3
 8005328:	d101      	bne.n	800532e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e099      	b.n	8005462 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800532e:	4b4f      	ldr	r3, [pc, #316]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a4e      	ldr	r2, [pc, #312]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005338:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800533a:	f7fc f8b7 	bl	80014ac <HAL_GetTick>
 800533e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005340:	e008      	b.n	8005354 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005342:	f7fc f8b3 	bl	80014ac <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d901      	bls.n	8005354 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e086      	b.n	8005462 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005354:	4b45      	ldr	r3, [pc, #276]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1f0      	bne.n	8005342 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005360:	4b42      	ldr	r3, [pc, #264]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005364:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	051b      	lsls	r3, r3, #20
 800536e:	493f      	ldr	r1, [pc, #252]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005370:	4313      	orrs	r3, r2
 8005372:	628b      	str	r3, [r1, #40]	@ 0x28
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	3b01      	subs	r3, #1
 800537a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	3b01      	subs	r3, #1
 8005384:	025b      	lsls	r3, r3, #9
 8005386:	b29b      	uxth	r3, r3
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	3b01      	subs	r3, #1
 8005390:	041b      	lsls	r3, r3, #16
 8005392:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	3b01      	subs	r3, #1
 800539e:	061b      	lsls	r3, r3, #24
 80053a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80053a4:	4931      	ldr	r1, [pc, #196]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80053aa:	4b30      	ldr	r3, [pc, #192]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	492d      	ldr	r1, [pc, #180]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80053bc:	4b2b      	ldr	r3, [pc, #172]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	4928      	ldr	r1, [pc, #160]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80053ce:	4b27      	ldr	r3, [pc, #156]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d2:	4a26      	ldr	r2, [pc, #152]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80053da:	4b24      	ldr	r3, [pc, #144]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053de:	4b24      	ldr	r3, [pc, #144]	@ (8005470 <RCCEx_PLL3_Config+0x160>)
 80053e0:	4013      	ands	r3, r2
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	69d2      	ldr	r2, [r2, #28]
 80053e6:	00d2      	lsls	r2, r2, #3
 80053e8:	4920      	ldr	r1, [pc, #128]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80053ee:	4b1f      	ldr	r3, [pc, #124]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f2:	4a1e      	ldr	r2, [pc, #120]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d106      	bne.n	800540e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005400:	4b1a      	ldr	r3, [pc, #104]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	4a19      	ldr	r2, [pc, #100]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005406:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800540a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800540c:	e00f      	b.n	800542e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d106      	bne.n	8005422 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005414:	4b15      	ldr	r3, [pc, #84]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005418:	4a14      	ldr	r2, [pc, #80]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 800541a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800541e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005420:	e005      	b.n	800542e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005422:	4b12      	ldr	r3, [pc, #72]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005426:	4a11      	ldr	r2, [pc, #68]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005428:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800542c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800542e:	4b0f      	ldr	r3, [pc, #60]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a0e      	ldr	r2, [pc, #56]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005438:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800543a:	f7fc f837 	bl	80014ac <HAL_GetTick>
 800543e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005440:	e008      	b.n	8005454 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005442:	f7fc f833 	bl	80014ac <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d901      	bls.n	8005454 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e006      	b.n	8005462 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005454:	4b05      	ldr	r3, [pc, #20]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0f0      	beq.n	8005442 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005460:	7bfb      	ldrb	r3, [r7, #15]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	58024400 	.word	0x58024400
 8005470:	ffff0007 	.word	0xffff0007

08005474 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e049      	b.n	800551a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d106      	bne.n	80054a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f7fb fe7c 	bl	8001198 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3304      	adds	r3, #4
 80054b0:	4619      	mov	r1, r3
 80054b2:	4610      	mov	r0, r2
 80054b4:	f000 f92e 	bl	8005714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3708      	adds	r7, #8
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800552e:	2300      	movs	r3, #0
 8005530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_TIM_ConfigClockSource+0x1c>
 800553c:	2302      	movs	r3, #2
 800553e:	e0dc      	b.n	80056fa <HAL_TIM_ConfigClockSource+0x1d6>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	4b6a      	ldr	r3, [pc, #424]	@ (8005704 <HAL_TIM_ConfigClockSource+0x1e0>)
 800555c:	4013      	ands	r3, r2
 800555e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005566:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a64      	ldr	r2, [pc, #400]	@ (8005708 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	f000 80a9 	beq.w	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 800557c:	4a62      	ldr	r2, [pc, #392]	@ (8005708 <HAL_TIM_ConfigClockSource+0x1e4>)
 800557e:	4293      	cmp	r3, r2
 8005580:	f200 80ae 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005584:	4a61      	ldr	r2, [pc, #388]	@ (800570c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005586:	4293      	cmp	r3, r2
 8005588:	f000 80a1 	beq.w	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 800558c:	4a5f      	ldr	r2, [pc, #380]	@ (800570c <HAL_TIM_ConfigClockSource+0x1e8>)
 800558e:	4293      	cmp	r3, r2
 8005590:	f200 80a6 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005594:	4a5e      	ldr	r2, [pc, #376]	@ (8005710 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005596:	4293      	cmp	r3, r2
 8005598:	f000 8099 	beq.w	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 800559c:	4a5c      	ldr	r2, [pc, #368]	@ (8005710 <HAL_TIM_ConfigClockSource+0x1ec>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	f200 809e 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80055a8:	f000 8091 	beq.w	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 80055ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80055b0:	f200 8096 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055b8:	f000 8089 	beq.w	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 80055bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055c0:	f200 808e 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c8:	d03e      	beq.n	8005648 <HAL_TIM_ConfigClockSource+0x124>
 80055ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055ce:	f200 8087 	bhi.w	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d6:	f000 8086 	beq.w	80056e6 <HAL_TIM_ConfigClockSource+0x1c2>
 80055da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055de:	d87f      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055e0:	2b70      	cmp	r3, #112	@ 0x70
 80055e2:	d01a      	beq.n	800561a <HAL_TIM_ConfigClockSource+0xf6>
 80055e4:	2b70      	cmp	r3, #112	@ 0x70
 80055e6:	d87b      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055e8:	2b60      	cmp	r3, #96	@ 0x60
 80055ea:	d050      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x16a>
 80055ec:	2b60      	cmp	r3, #96	@ 0x60
 80055ee:	d877      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055f0:	2b50      	cmp	r3, #80	@ 0x50
 80055f2:	d03c      	beq.n	800566e <HAL_TIM_ConfigClockSource+0x14a>
 80055f4:	2b50      	cmp	r3, #80	@ 0x50
 80055f6:	d873      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 80055f8:	2b40      	cmp	r3, #64	@ 0x40
 80055fa:	d058      	beq.n	80056ae <HAL_TIM_ConfigClockSource+0x18a>
 80055fc:	2b40      	cmp	r3, #64	@ 0x40
 80055fe:	d86f      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005600:	2b30      	cmp	r3, #48	@ 0x30
 8005602:	d064      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 8005604:	2b30      	cmp	r3, #48	@ 0x30
 8005606:	d86b      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005608:	2b20      	cmp	r3, #32
 800560a:	d060      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 800560c:	2b20      	cmp	r3, #32
 800560e:	d867      	bhi.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005610:	2b00      	cmp	r3, #0
 8005612:	d05c      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 8005614:	2b10      	cmp	r3, #16
 8005616:	d05a      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x1aa>
 8005618:	e062      	b.n	80056e0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800562a:	f000 f991 	bl	8005950 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800563c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	609a      	str	r2, [r3, #8]
      break;
 8005646:	e04f      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005658:	f000 f97a 	bl	8005950 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689a      	ldr	r2, [r3, #8]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800566a:	609a      	str	r2, [r3, #8]
      break;
 800566c:	e03c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800567a:	461a      	mov	r2, r3
 800567c:	f000 f8ea 	bl	8005854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2150      	movs	r1, #80	@ 0x50
 8005686:	4618      	mov	r0, r3
 8005688:	f000 f944 	bl	8005914 <TIM_ITRx_SetConfig>
      break;
 800568c:	e02c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800569a:	461a      	mov	r2, r3
 800569c:	f000 f909 	bl	80058b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2160      	movs	r1, #96	@ 0x60
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f934 	bl	8005914 <TIM_ITRx_SetConfig>
      break;
 80056ac:	e01c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ba:	461a      	mov	r2, r3
 80056bc:	f000 f8ca 	bl	8005854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2140      	movs	r1, #64	@ 0x40
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 f924 	bl	8005914 <TIM_ITRx_SetConfig>
      break;
 80056cc:	e00c      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f000 f91b 	bl	8005914 <TIM_ITRx_SetConfig>
      break;
 80056de:	e003      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	73fb      	strb	r3, [r7, #15]
      break;
 80056e4:	e000      	b.n	80056e8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80056e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	ffceff88 	.word	0xffceff88
 8005708:	00100040 	.word	0x00100040
 800570c:	00100030 	.word	0x00100030
 8005710:	00100020 	.word	0x00100020

08005714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a43      	ldr	r2, [pc, #268]	@ (8005834 <TIM_Base_SetConfig+0x120>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d013      	beq.n	8005754 <TIM_Base_SetConfig+0x40>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005732:	d00f      	beq.n	8005754 <TIM_Base_SetConfig+0x40>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a40      	ldr	r2, [pc, #256]	@ (8005838 <TIM_Base_SetConfig+0x124>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d00b      	beq.n	8005754 <TIM_Base_SetConfig+0x40>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a3f      	ldr	r2, [pc, #252]	@ (800583c <TIM_Base_SetConfig+0x128>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d007      	beq.n	8005754 <TIM_Base_SetConfig+0x40>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a3e      	ldr	r2, [pc, #248]	@ (8005840 <TIM_Base_SetConfig+0x12c>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d003      	beq.n	8005754 <TIM_Base_SetConfig+0x40>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a3d      	ldr	r2, [pc, #244]	@ (8005844 <TIM_Base_SetConfig+0x130>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d108      	bne.n	8005766 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800575a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a32      	ldr	r2, [pc, #200]	@ (8005834 <TIM_Base_SetConfig+0x120>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d01f      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005774:	d01b      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a2f      	ldr	r2, [pc, #188]	@ (8005838 <TIM_Base_SetConfig+0x124>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d017      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a2e      	ldr	r2, [pc, #184]	@ (800583c <TIM_Base_SetConfig+0x128>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d013      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a2d      	ldr	r2, [pc, #180]	@ (8005840 <TIM_Base_SetConfig+0x12c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d00f      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a2c      	ldr	r2, [pc, #176]	@ (8005844 <TIM_Base_SetConfig+0x130>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d00b      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a2b      	ldr	r2, [pc, #172]	@ (8005848 <TIM_Base_SetConfig+0x134>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d007      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a2a      	ldr	r2, [pc, #168]	@ (800584c <TIM_Base_SetConfig+0x138>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d003      	beq.n	80057ae <TIM_Base_SetConfig+0x9a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a29      	ldr	r2, [pc, #164]	@ (8005850 <TIM_Base_SetConfig+0x13c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d108      	bne.n	80057c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	689a      	ldr	r2, [r3, #8]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a14      	ldr	r2, [pc, #80]	@ (8005834 <TIM_Base_SetConfig+0x120>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d00f      	beq.n	8005806 <TIM_Base_SetConfig+0xf2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a16      	ldr	r2, [pc, #88]	@ (8005844 <TIM_Base_SetConfig+0x130>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d00b      	beq.n	8005806 <TIM_Base_SetConfig+0xf2>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a15      	ldr	r2, [pc, #84]	@ (8005848 <TIM_Base_SetConfig+0x134>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d007      	beq.n	8005806 <TIM_Base_SetConfig+0xf2>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a14      	ldr	r2, [pc, #80]	@ (800584c <TIM_Base_SetConfig+0x138>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d003      	beq.n	8005806 <TIM_Base_SetConfig+0xf2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a13      	ldr	r2, [pc, #76]	@ (8005850 <TIM_Base_SetConfig+0x13c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d103      	bne.n	800580e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	691a      	ldr	r2, [r3, #16]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f043 0204 	orr.w	r2, r3, #4
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	601a      	str	r2, [r3, #0]
}
 8005826:	bf00      	nop
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	40010000 	.word	0x40010000
 8005838:	40000400 	.word	0x40000400
 800583c:	40000800 	.word	0x40000800
 8005840:	40000c00 	.word	0x40000c00
 8005844:	40010400 	.word	0x40010400
 8005848:	40014000 	.word	0x40014000
 800584c:	40014400 	.word	0x40014400
 8005850:	40014800 	.word	0x40014800

08005854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005854:	b480      	push	{r7}
 8005856:	b087      	sub	sp, #28
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	f023 0201 	bic.w	r2, r3, #1
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800587e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	011b      	lsls	r3, r3, #4
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	4313      	orrs	r3, r2
 8005888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f023 030a 	bic.w	r3, r3, #10
 8005890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	4313      	orrs	r3, r2
 8005898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	621a      	str	r2, [r3, #32]
}
 80058a6:	bf00      	nop
 80058a8:	371c      	adds	r7, #28
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr

080058b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058b2:	b480      	push	{r7}
 80058b4:	b087      	sub	sp, #28
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	60f8      	str	r0, [r7, #12]
 80058ba:	60b9      	str	r1, [r7, #8]
 80058bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	f023 0210 	bic.w	r2, r3, #16
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	031b      	lsls	r3, r3, #12
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	011b      	lsls	r3, r3, #4
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	621a      	str	r2, [r3, #32]
}
 8005906:	bf00      	nop
 8005908:	371c      	adds	r7, #28
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
	...

08005914 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	4b09      	ldr	r3, [pc, #36]	@ (800594c <TIM_ITRx_SetConfig+0x38>)
 8005928:	4013      	ands	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	4313      	orrs	r3, r2
 8005932:	f043 0307 	orr.w	r3, r3, #7
 8005936:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	609a      	str	r2, [r3, #8]
}
 800593e:	bf00      	nop
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	ffcfff8f 	.word	0xffcfff8f

08005950 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800596a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	021a      	lsls	r2, r3, #8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	431a      	orrs	r2, r3
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4313      	orrs	r3, r2
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	4313      	orrs	r3, r2
 800597c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	609a      	str	r2, [r3, #8]
}
 8005984:	bf00      	nop
 8005986:	371c      	adds	r7, #28
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d101      	bne.n	80059a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059a4:	2302      	movs	r3, #2
 80059a6:	e06d      	b.n	8005a84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a30      	ldr	r2, [pc, #192]	@ (8005a90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d004      	beq.n	80059dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a2f      	ldr	r2, [pc, #188]	@ (8005a94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d108      	bne.n	80059ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80059e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a20      	ldr	r2, [pc, #128]	@ (8005a90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d022      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a1a:	d01d      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a1d      	ldr	r2, [pc, #116]	@ (8005a98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d018      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8005a9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d013      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a1a      	ldr	r2, [pc, #104]	@ (8005aa0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d00e      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a15      	ldr	r2, [pc, #84]	@ (8005a94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d009      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a16      	ldr	r2, [pc, #88]	@ (8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d004      	beq.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a15      	ldr	r2, [pc, #84]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d10c      	bne.n	8005a72 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	40010000 	.word	0x40010000
 8005a94:	40010400 	.word	0x40010400
 8005a98:	40000400 	.word	0x40000400
 8005a9c:	40000800 	.word	0x40000800
 8005aa0:	40000c00 	.word	0x40000c00
 8005aa4:	40001800 	.word	0x40001800
 8005aa8:	40014000 	.word	0x40014000

08005aac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e042      	b.n	8005b44 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d106      	bne.n	8005ad6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7fb fbcf 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2224      	movs	r2, #36	@ 0x24
 8005ada:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0201 	bic.w	r2, r2, #1
 8005aec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fe1e 	bl	8006738 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f8b3 	bl	8005c68 <UART_SetConfig>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d101      	bne.n	8005b0c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e01b      	b.n	8005b44 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 fe9d 	bl	800687c <UART_CheckIdleState>
 8005b42:	4603      	mov	r3, r0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08a      	sub	sp, #40	@ 0x28
 8005b50:	af02      	add	r7, sp, #8
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b62:	2b20      	cmp	r3, #32
 8005b64:	d17b      	bne.n	8005c5e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_UART_Transmit+0x26>
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e074      	b.n	8005c60 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2221      	movs	r2, #33	@ 0x21
 8005b82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b86:	f7fb fc91 	bl	80014ac <HAL_GetTick>
 8005b8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	88fa      	ldrh	r2, [r7, #6]
 8005b90:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	88fa      	ldrh	r2, [r7, #6]
 8005b98:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba4:	d108      	bne.n	8005bb8 <HAL_UART_Transmit+0x6c>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d104      	bne.n	8005bb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	61bb      	str	r3, [r7, #24]
 8005bb6:	e003      	b.n	8005bc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bc0:	e030      	b.n	8005c24 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	2180      	movs	r1, #128	@ 0x80
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 feff 	bl	80069d0 <UART_WaitOnFlagUntilTimeout>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e03d      	b.n	8005c60 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10b      	bne.n	8005c02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	3302      	adds	r3, #2
 8005bfe:	61bb      	str	r3, [r7, #24]
 8005c00:	e007      	b.n	8005c12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	781a      	ldrb	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1c8      	bne.n	8005bc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2200      	movs	r2, #0
 8005c38:	2140      	movs	r1, #64	@ 0x40
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 fec8 	bl	80069d0 <UART_WaitOnFlagUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d005      	beq.n	8005c52 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e006      	b.n	8005c60 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2220      	movs	r2, #32
 8005c56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e000      	b.n	8005c60 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005c5e:	2302      	movs	r3, #2
  }
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3720      	adds	r7, #32
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c6c:	b092      	sub	sp, #72	@ 0x48
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	431a      	orrs	r2, r3
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	431a      	orrs	r2, r3
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4bbe      	ldr	r3, [pc, #760]	@ (8005f90 <UART_SetConfig+0x328>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	6812      	ldr	r2, [r2, #0]
 8005c9e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	68da      	ldr	r2, [r3, #12]
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4ab3      	ldr	r2, [pc, #716]	@ (8005f94 <UART_SetConfig+0x32c>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d004      	beq.n	8005cd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689a      	ldr	r2, [r3, #8]
 8005cda:	4baf      	ldr	r3, [pc, #700]	@ (8005f98 <UART_SetConfig+0x330>)
 8005cdc:	4013      	ands	r3, r2
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ce4:	430b      	orrs	r3, r1
 8005ce6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cee:	f023 010f 	bic.w	r1, r3, #15
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4aa6      	ldr	r2, [pc, #664]	@ (8005f9c <UART_SetConfig+0x334>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d177      	bne.n	8005df8 <UART_SetConfig+0x190>
 8005d08:	4ba5      	ldr	r3, [pc, #660]	@ (8005fa0 <UART_SetConfig+0x338>)
 8005d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d10:	2b28      	cmp	r3, #40	@ 0x28
 8005d12:	d86d      	bhi.n	8005df0 <UART_SetConfig+0x188>
 8005d14:	a201      	add	r2, pc, #4	@ (adr r2, 8005d1c <UART_SetConfig+0xb4>)
 8005d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d1a:	bf00      	nop
 8005d1c:	08005dc1 	.word	0x08005dc1
 8005d20:	08005df1 	.word	0x08005df1
 8005d24:	08005df1 	.word	0x08005df1
 8005d28:	08005df1 	.word	0x08005df1
 8005d2c:	08005df1 	.word	0x08005df1
 8005d30:	08005df1 	.word	0x08005df1
 8005d34:	08005df1 	.word	0x08005df1
 8005d38:	08005df1 	.word	0x08005df1
 8005d3c:	08005dc9 	.word	0x08005dc9
 8005d40:	08005df1 	.word	0x08005df1
 8005d44:	08005df1 	.word	0x08005df1
 8005d48:	08005df1 	.word	0x08005df1
 8005d4c:	08005df1 	.word	0x08005df1
 8005d50:	08005df1 	.word	0x08005df1
 8005d54:	08005df1 	.word	0x08005df1
 8005d58:	08005df1 	.word	0x08005df1
 8005d5c:	08005dd1 	.word	0x08005dd1
 8005d60:	08005df1 	.word	0x08005df1
 8005d64:	08005df1 	.word	0x08005df1
 8005d68:	08005df1 	.word	0x08005df1
 8005d6c:	08005df1 	.word	0x08005df1
 8005d70:	08005df1 	.word	0x08005df1
 8005d74:	08005df1 	.word	0x08005df1
 8005d78:	08005df1 	.word	0x08005df1
 8005d7c:	08005dd9 	.word	0x08005dd9
 8005d80:	08005df1 	.word	0x08005df1
 8005d84:	08005df1 	.word	0x08005df1
 8005d88:	08005df1 	.word	0x08005df1
 8005d8c:	08005df1 	.word	0x08005df1
 8005d90:	08005df1 	.word	0x08005df1
 8005d94:	08005df1 	.word	0x08005df1
 8005d98:	08005df1 	.word	0x08005df1
 8005d9c:	08005de1 	.word	0x08005de1
 8005da0:	08005df1 	.word	0x08005df1
 8005da4:	08005df1 	.word	0x08005df1
 8005da8:	08005df1 	.word	0x08005df1
 8005dac:	08005df1 	.word	0x08005df1
 8005db0:	08005df1 	.word	0x08005df1
 8005db4:	08005df1 	.word	0x08005df1
 8005db8:	08005df1 	.word	0x08005df1
 8005dbc:	08005de9 	.word	0x08005de9
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dc6:	e222      	b.n	800620e <UART_SetConfig+0x5a6>
 8005dc8:	2304      	movs	r3, #4
 8005dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dce:	e21e      	b.n	800620e <UART_SetConfig+0x5a6>
 8005dd0:	2308      	movs	r3, #8
 8005dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dd6:	e21a      	b.n	800620e <UART_SetConfig+0x5a6>
 8005dd8:	2310      	movs	r3, #16
 8005dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dde:	e216      	b.n	800620e <UART_SetConfig+0x5a6>
 8005de0:	2320      	movs	r3, #32
 8005de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005de6:	e212      	b.n	800620e <UART_SetConfig+0x5a6>
 8005de8:	2340      	movs	r3, #64	@ 0x40
 8005dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dee:	e20e      	b.n	800620e <UART_SetConfig+0x5a6>
 8005df0:	2380      	movs	r3, #128	@ 0x80
 8005df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005df6:	e20a      	b.n	800620e <UART_SetConfig+0x5a6>
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a69      	ldr	r2, [pc, #420]	@ (8005fa4 <UART_SetConfig+0x33c>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d130      	bne.n	8005e64 <UART_SetConfig+0x1fc>
 8005e02:	4b67      	ldr	r3, [pc, #412]	@ (8005fa0 <UART_SetConfig+0x338>)
 8005e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e06:	f003 0307 	and.w	r3, r3, #7
 8005e0a:	2b05      	cmp	r3, #5
 8005e0c:	d826      	bhi.n	8005e5c <UART_SetConfig+0x1f4>
 8005e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e14 <UART_SetConfig+0x1ac>)
 8005e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e14:	08005e2d 	.word	0x08005e2d
 8005e18:	08005e35 	.word	0x08005e35
 8005e1c:	08005e3d 	.word	0x08005e3d
 8005e20:	08005e45 	.word	0x08005e45
 8005e24:	08005e4d 	.word	0x08005e4d
 8005e28:	08005e55 	.word	0x08005e55
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e32:	e1ec      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e34:	2304      	movs	r3, #4
 8005e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e3a:	e1e8      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e3c:	2308      	movs	r3, #8
 8005e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e42:	e1e4      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e44:	2310      	movs	r3, #16
 8005e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e4a:	e1e0      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e4c:	2320      	movs	r3, #32
 8005e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e52:	e1dc      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e54:	2340      	movs	r3, #64	@ 0x40
 8005e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e5a:	e1d8      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e62:	e1d4      	b.n	800620e <UART_SetConfig+0x5a6>
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a4f      	ldr	r2, [pc, #316]	@ (8005fa8 <UART_SetConfig+0x340>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d130      	bne.n	8005ed0 <UART_SetConfig+0x268>
 8005e6e:	4b4c      	ldr	r3, [pc, #304]	@ (8005fa0 <UART_SetConfig+0x338>)
 8005e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e72:	f003 0307 	and.w	r3, r3, #7
 8005e76:	2b05      	cmp	r3, #5
 8005e78:	d826      	bhi.n	8005ec8 <UART_SetConfig+0x260>
 8005e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e80 <UART_SetConfig+0x218>)
 8005e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e80:	08005e99 	.word	0x08005e99
 8005e84:	08005ea1 	.word	0x08005ea1
 8005e88:	08005ea9 	.word	0x08005ea9
 8005e8c:	08005eb1 	.word	0x08005eb1
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005ec1 	.word	0x08005ec1
 8005e98:	2300      	movs	r3, #0
 8005e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e9e:	e1b6      	b.n	800620e <UART_SetConfig+0x5a6>
 8005ea0:	2304      	movs	r3, #4
 8005ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ea6:	e1b2      	b.n	800620e <UART_SetConfig+0x5a6>
 8005ea8:	2308      	movs	r3, #8
 8005eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eae:	e1ae      	b.n	800620e <UART_SetConfig+0x5a6>
 8005eb0:	2310      	movs	r3, #16
 8005eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eb6:	e1aa      	b.n	800620e <UART_SetConfig+0x5a6>
 8005eb8:	2320      	movs	r3, #32
 8005eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ebe:	e1a6      	b.n	800620e <UART_SetConfig+0x5a6>
 8005ec0:	2340      	movs	r3, #64	@ 0x40
 8005ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ec6:	e1a2      	b.n	800620e <UART_SetConfig+0x5a6>
 8005ec8:	2380      	movs	r3, #128	@ 0x80
 8005eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ece:	e19e      	b.n	800620e <UART_SetConfig+0x5a6>
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a35      	ldr	r2, [pc, #212]	@ (8005fac <UART_SetConfig+0x344>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d130      	bne.n	8005f3c <UART_SetConfig+0x2d4>
 8005eda:	4b31      	ldr	r3, [pc, #196]	@ (8005fa0 <UART_SetConfig+0x338>)
 8005edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ede:	f003 0307 	and.w	r3, r3, #7
 8005ee2:	2b05      	cmp	r3, #5
 8005ee4:	d826      	bhi.n	8005f34 <UART_SetConfig+0x2cc>
 8005ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8005eec <UART_SetConfig+0x284>)
 8005ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eec:	08005f05 	.word	0x08005f05
 8005ef0:	08005f0d 	.word	0x08005f0d
 8005ef4:	08005f15 	.word	0x08005f15
 8005ef8:	08005f1d 	.word	0x08005f1d
 8005efc:	08005f25 	.word	0x08005f25
 8005f00:	08005f2d 	.word	0x08005f2d
 8005f04:	2300      	movs	r3, #0
 8005f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f0a:	e180      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f0c:	2304      	movs	r3, #4
 8005f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f12:	e17c      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f14:	2308      	movs	r3, #8
 8005f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f1a:	e178      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f1c:	2310      	movs	r3, #16
 8005f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f22:	e174      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f24:	2320      	movs	r3, #32
 8005f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f2a:	e170      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f2c:	2340      	movs	r3, #64	@ 0x40
 8005f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f32:	e16c      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f34:	2380      	movs	r3, #128	@ 0x80
 8005f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f3a:	e168      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a1b      	ldr	r2, [pc, #108]	@ (8005fb0 <UART_SetConfig+0x348>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d142      	bne.n	8005fcc <UART_SetConfig+0x364>
 8005f46:	4b16      	ldr	r3, [pc, #88]	@ (8005fa0 <UART_SetConfig+0x338>)
 8005f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4a:	f003 0307 	and.w	r3, r3, #7
 8005f4e:	2b05      	cmp	r3, #5
 8005f50:	d838      	bhi.n	8005fc4 <UART_SetConfig+0x35c>
 8005f52:	a201      	add	r2, pc, #4	@ (adr r2, 8005f58 <UART_SetConfig+0x2f0>)
 8005f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f58:	08005f71 	.word	0x08005f71
 8005f5c:	08005f79 	.word	0x08005f79
 8005f60:	08005f81 	.word	0x08005f81
 8005f64:	08005f89 	.word	0x08005f89
 8005f68:	08005fb5 	.word	0x08005fb5
 8005f6c:	08005fbd 	.word	0x08005fbd
 8005f70:	2300      	movs	r3, #0
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f76:	e14a      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f78:	2304      	movs	r3, #4
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f7e:	e146      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f80:	2308      	movs	r3, #8
 8005f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f86:	e142      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f88:	2310      	movs	r3, #16
 8005f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f8e:	e13e      	b.n	800620e <UART_SetConfig+0x5a6>
 8005f90:	cfff69f3 	.word	0xcfff69f3
 8005f94:	58000c00 	.word	0x58000c00
 8005f98:	11fff4ff 	.word	0x11fff4ff
 8005f9c:	40011000 	.word	0x40011000
 8005fa0:	58024400 	.word	0x58024400
 8005fa4:	40004400 	.word	0x40004400
 8005fa8:	40004800 	.word	0x40004800
 8005fac:	40004c00 	.word	0x40004c00
 8005fb0:	40005000 	.word	0x40005000
 8005fb4:	2320      	movs	r3, #32
 8005fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fba:	e128      	b.n	800620e <UART_SetConfig+0x5a6>
 8005fbc:	2340      	movs	r3, #64	@ 0x40
 8005fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fc2:	e124      	b.n	800620e <UART_SetConfig+0x5a6>
 8005fc4:	2380      	movs	r3, #128	@ 0x80
 8005fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fca:	e120      	b.n	800620e <UART_SetConfig+0x5a6>
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4acb      	ldr	r2, [pc, #812]	@ (8006300 <UART_SetConfig+0x698>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d176      	bne.n	80060c4 <UART_SetConfig+0x45c>
 8005fd6:	4bcb      	ldr	r3, [pc, #812]	@ (8006304 <UART_SetConfig+0x69c>)
 8005fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fde:	2b28      	cmp	r3, #40	@ 0x28
 8005fe0:	d86c      	bhi.n	80060bc <UART_SetConfig+0x454>
 8005fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe8 <UART_SetConfig+0x380>)
 8005fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe8:	0800608d 	.word	0x0800608d
 8005fec:	080060bd 	.word	0x080060bd
 8005ff0:	080060bd 	.word	0x080060bd
 8005ff4:	080060bd 	.word	0x080060bd
 8005ff8:	080060bd 	.word	0x080060bd
 8005ffc:	080060bd 	.word	0x080060bd
 8006000:	080060bd 	.word	0x080060bd
 8006004:	080060bd 	.word	0x080060bd
 8006008:	08006095 	.word	0x08006095
 800600c:	080060bd 	.word	0x080060bd
 8006010:	080060bd 	.word	0x080060bd
 8006014:	080060bd 	.word	0x080060bd
 8006018:	080060bd 	.word	0x080060bd
 800601c:	080060bd 	.word	0x080060bd
 8006020:	080060bd 	.word	0x080060bd
 8006024:	080060bd 	.word	0x080060bd
 8006028:	0800609d 	.word	0x0800609d
 800602c:	080060bd 	.word	0x080060bd
 8006030:	080060bd 	.word	0x080060bd
 8006034:	080060bd 	.word	0x080060bd
 8006038:	080060bd 	.word	0x080060bd
 800603c:	080060bd 	.word	0x080060bd
 8006040:	080060bd 	.word	0x080060bd
 8006044:	080060bd 	.word	0x080060bd
 8006048:	080060a5 	.word	0x080060a5
 800604c:	080060bd 	.word	0x080060bd
 8006050:	080060bd 	.word	0x080060bd
 8006054:	080060bd 	.word	0x080060bd
 8006058:	080060bd 	.word	0x080060bd
 800605c:	080060bd 	.word	0x080060bd
 8006060:	080060bd 	.word	0x080060bd
 8006064:	080060bd 	.word	0x080060bd
 8006068:	080060ad 	.word	0x080060ad
 800606c:	080060bd 	.word	0x080060bd
 8006070:	080060bd 	.word	0x080060bd
 8006074:	080060bd 	.word	0x080060bd
 8006078:	080060bd 	.word	0x080060bd
 800607c:	080060bd 	.word	0x080060bd
 8006080:	080060bd 	.word	0x080060bd
 8006084:	080060bd 	.word	0x080060bd
 8006088:	080060b5 	.word	0x080060b5
 800608c:	2301      	movs	r3, #1
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e0bc      	b.n	800620e <UART_SetConfig+0x5a6>
 8006094:	2304      	movs	r3, #4
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e0b8      	b.n	800620e <UART_SetConfig+0x5a6>
 800609c:	2308      	movs	r3, #8
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e0b4      	b.n	800620e <UART_SetConfig+0x5a6>
 80060a4:	2310      	movs	r3, #16
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e0b0      	b.n	800620e <UART_SetConfig+0x5a6>
 80060ac:	2320      	movs	r3, #32
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060b2:	e0ac      	b.n	800620e <UART_SetConfig+0x5a6>
 80060b4:	2340      	movs	r3, #64	@ 0x40
 80060b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ba:	e0a8      	b.n	800620e <UART_SetConfig+0x5a6>
 80060bc:	2380      	movs	r3, #128	@ 0x80
 80060be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060c2:	e0a4      	b.n	800620e <UART_SetConfig+0x5a6>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a8f      	ldr	r2, [pc, #572]	@ (8006308 <UART_SetConfig+0x6a0>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d130      	bne.n	8006130 <UART_SetConfig+0x4c8>
 80060ce:	4b8d      	ldr	r3, [pc, #564]	@ (8006304 <UART_SetConfig+0x69c>)
 80060d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	2b05      	cmp	r3, #5
 80060d8:	d826      	bhi.n	8006128 <UART_SetConfig+0x4c0>
 80060da:	a201      	add	r2, pc, #4	@ (adr r2, 80060e0 <UART_SetConfig+0x478>)
 80060dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e0:	080060f9 	.word	0x080060f9
 80060e4:	08006101 	.word	0x08006101
 80060e8:	08006109 	.word	0x08006109
 80060ec:	08006111 	.word	0x08006111
 80060f0:	08006119 	.word	0x08006119
 80060f4:	08006121 	.word	0x08006121
 80060f8:	2300      	movs	r3, #0
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e086      	b.n	800620e <UART_SetConfig+0x5a6>
 8006100:	2304      	movs	r3, #4
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e082      	b.n	800620e <UART_SetConfig+0x5a6>
 8006108:	2308      	movs	r3, #8
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e07e      	b.n	800620e <UART_SetConfig+0x5a6>
 8006110:	2310      	movs	r3, #16
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e07a      	b.n	800620e <UART_SetConfig+0x5a6>
 8006118:	2320      	movs	r3, #32
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800611e:	e076      	b.n	800620e <UART_SetConfig+0x5a6>
 8006120:	2340      	movs	r3, #64	@ 0x40
 8006122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006126:	e072      	b.n	800620e <UART_SetConfig+0x5a6>
 8006128:	2380      	movs	r3, #128	@ 0x80
 800612a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800612e:	e06e      	b.n	800620e <UART_SetConfig+0x5a6>
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a75      	ldr	r2, [pc, #468]	@ (800630c <UART_SetConfig+0x6a4>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d130      	bne.n	800619c <UART_SetConfig+0x534>
 800613a:	4b72      	ldr	r3, [pc, #456]	@ (8006304 <UART_SetConfig+0x69c>)
 800613c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	2b05      	cmp	r3, #5
 8006144:	d826      	bhi.n	8006194 <UART_SetConfig+0x52c>
 8006146:	a201      	add	r2, pc, #4	@ (adr r2, 800614c <UART_SetConfig+0x4e4>)
 8006148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614c:	08006165 	.word	0x08006165
 8006150:	0800616d 	.word	0x0800616d
 8006154:	08006175 	.word	0x08006175
 8006158:	0800617d 	.word	0x0800617d
 800615c:	08006185 	.word	0x08006185
 8006160:	0800618d 	.word	0x0800618d
 8006164:	2300      	movs	r3, #0
 8006166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616a:	e050      	b.n	800620e <UART_SetConfig+0x5a6>
 800616c:	2304      	movs	r3, #4
 800616e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006172:	e04c      	b.n	800620e <UART_SetConfig+0x5a6>
 8006174:	2308      	movs	r3, #8
 8006176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800617a:	e048      	b.n	800620e <UART_SetConfig+0x5a6>
 800617c:	2310      	movs	r3, #16
 800617e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006182:	e044      	b.n	800620e <UART_SetConfig+0x5a6>
 8006184:	2320      	movs	r3, #32
 8006186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800618a:	e040      	b.n	800620e <UART_SetConfig+0x5a6>
 800618c:	2340      	movs	r3, #64	@ 0x40
 800618e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006192:	e03c      	b.n	800620e <UART_SetConfig+0x5a6>
 8006194:	2380      	movs	r3, #128	@ 0x80
 8006196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619a:	e038      	b.n	800620e <UART_SetConfig+0x5a6>
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a5b      	ldr	r2, [pc, #364]	@ (8006310 <UART_SetConfig+0x6a8>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d130      	bne.n	8006208 <UART_SetConfig+0x5a0>
 80061a6:	4b57      	ldr	r3, [pc, #348]	@ (8006304 <UART_SetConfig+0x69c>)
 80061a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061aa:	f003 0307 	and.w	r3, r3, #7
 80061ae:	2b05      	cmp	r3, #5
 80061b0:	d826      	bhi.n	8006200 <UART_SetConfig+0x598>
 80061b2:	a201      	add	r2, pc, #4	@ (adr r2, 80061b8 <UART_SetConfig+0x550>)
 80061b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b8:	080061d1 	.word	0x080061d1
 80061bc:	080061d9 	.word	0x080061d9
 80061c0:	080061e1 	.word	0x080061e1
 80061c4:	080061e9 	.word	0x080061e9
 80061c8:	080061f1 	.word	0x080061f1
 80061cc:	080061f9 	.word	0x080061f9
 80061d0:	2302      	movs	r3, #2
 80061d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061d6:	e01a      	b.n	800620e <UART_SetConfig+0x5a6>
 80061d8:	2304      	movs	r3, #4
 80061da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061de:	e016      	b.n	800620e <UART_SetConfig+0x5a6>
 80061e0:	2308      	movs	r3, #8
 80061e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061e6:	e012      	b.n	800620e <UART_SetConfig+0x5a6>
 80061e8:	2310      	movs	r3, #16
 80061ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ee:	e00e      	b.n	800620e <UART_SetConfig+0x5a6>
 80061f0:	2320      	movs	r3, #32
 80061f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f6:	e00a      	b.n	800620e <UART_SetConfig+0x5a6>
 80061f8:	2340      	movs	r3, #64	@ 0x40
 80061fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061fe:	e006      	b.n	800620e <UART_SetConfig+0x5a6>
 8006200:	2380      	movs	r3, #128	@ 0x80
 8006202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006206:	e002      	b.n	800620e <UART_SetConfig+0x5a6>
 8006208:	2380      	movs	r3, #128	@ 0x80
 800620a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a3f      	ldr	r2, [pc, #252]	@ (8006310 <UART_SetConfig+0x6a8>)
 8006214:	4293      	cmp	r3, r2
 8006216:	f040 80f8 	bne.w	800640a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800621a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800621e:	2b20      	cmp	r3, #32
 8006220:	dc46      	bgt.n	80062b0 <UART_SetConfig+0x648>
 8006222:	2b02      	cmp	r3, #2
 8006224:	f2c0 8082 	blt.w	800632c <UART_SetConfig+0x6c4>
 8006228:	3b02      	subs	r3, #2
 800622a:	2b1e      	cmp	r3, #30
 800622c:	d87e      	bhi.n	800632c <UART_SetConfig+0x6c4>
 800622e:	a201      	add	r2, pc, #4	@ (adr r2, 8006234 <UART_SetConfig+0x5cc>)
 8006230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006234:	080062b7 	.word	0x080062b7
 8006238:	0800632d 	.word	0x0800632d
 800623c:	080062bf 	.word	0x080062bf
 8006240:	0800632d 	.word	0x0800632d
 8006244:	0800632d 	.word	0x0800632d
 8006248:	0800632d 	.word	0x0800632d
 800624c:	080062cf 	.word	0x080062cf
 8006250:	0800632d 	.word	0x0800632d
 8006254:	0800632d 	.word	0x0800632d
 8006258:	0800632d 	.word	0x0800632d
 800625c:	0800632d 	.word	0x0800632d
 8006260:	0800632d 	.word	0x0800632d
 8006264:	0800632d 	.word	0x0800632d
 8006268:	0800632d 	.word	0x0800632d
 800626c:	080062df 	.word	0x080062df
 8006270:	0800632d 	.word	0x0800632d
 8006274:	0800632d 	.word	0x0800632d
 8006278:	0800632d 	.word	0x0800632d
 800627c:	0800632d 	.word	0x0800632d
 8006280:	0800632d 	.word	0x0800632d
 8006284:	0800632d 	.word	0x0800632d
 8006288:	0800632d 	.word	0x0800632d
 800628c:	0800632d 	.word	0x0800632d
 8006290:	0800632d 	.word	0x0800632d
 8006294:	0800632d 	.word	0x0800632d
 8006298:	0800632d 	.word	0x0800632d
 800629c:	0800632d 	.word	0x0800632d
 80062a0:	0800632d 	.word	0x0800632d
 80062a4:	0800632d 	.word	0x0800632d
 80062a8:	0800632d 	.word	0x0800632d
 80062ac:	0800631f 	.word	0x0800631f
 80062b0:	2b40      	cmp	r3, #64	@ 0x40
 80062b2:	d037      	beq.n	8006324 <UART_SetConfig+0x6bc>
 80062b4:	e03a      	b.n	800632c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80062b6:	f7fe fcbb 	bl	8004c30 <HAL_RCCEx_GetD3PCLK1Freq>
 80062ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80062bc:	e03c      	b.n	8006338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7fe fcca 	bl	8004c5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80062c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062cc:	e034      	b.n	8006338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062ce:	f107 0318 	add.w	r3, r7, #24
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7fe fe16 	bl	8004f04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062dc:	e02c      	b.n	8006338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062de:	4b09      	ldr	r3, [pc, #36]	@ (8006304 <UART_SetConfig+0x69c>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0320 	and.w	r3, r3, #32
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d016      	beq.n	8006318 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80062ea:	4b06      	ldr	r3, [pc, #24]	@ (8006304 <UART_SetConfig+0x69c>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	08db      	lsrs	r3, r3, #3
 80062f0:	f003 0303 	and.w	r3, r3, #3
 80062f4:	4a07      	ldr	r2, [pc, #28]	@ (8006314 <UART_SetConfig+0x6ac>)
 80062f6:	fa22 f303 	lsr.w	r3, r2, r3
 80062fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062fc:	e01c      	b.n	8006338 <UART_SetConfig+0x6d0>
 80062fe:	bf00      	nop
 8006300:	40011400 	.word	0x40011400
 8006304:	58024400 	.word	0x58024400
 8006308:	40007800 	.word	0x40007800
 800630c:	40007c00 	.word	0x40007c00
 8006310:	58000c00 	.word	0x58000c00
 8006314:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006318:	4b9d      	ldr	r3, [pc, #628]	@ (8006590 <UART_SetConfig+0x928>)
 800631a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800631c:	e00c      	b.n	8006338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800631e:	4b9d      	ldr	r3, [pc, #628]	@ (8006594 <UART_SetConfig+0x92c>)
 8006320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006322:	e009      	b.n	8006338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006324:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800632a:	e005      	b.n	8006338 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006336:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 81de 	beq.w	80066fc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006344:	4a94      	ldr	r2, [pc, #592]	@ (8006598 <UART_SetConfig+0x930>)
 8006346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800634a:	461a      	mov	r2, r3
 800634c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800634e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006352:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	4613      	mov	r3, r2
 800635a:	005b      	lsls	r3, r3, #1
 800635c:	4413      	add	r3, r2
 800635e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006360:	429a      	cmp	r2, r3
 8006362:	d305      	bcc.n	8006370 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800636a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800636c:	429a      	cmp	r2, r3
 800636e:	d903      	bls.n	8006378 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006376:	e1c1      	b.n	80066fc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800637a:	2200      	movs	r2, #0
 800637c:	60bb      	str	r3, [r7, #8]
 800637e:	60fa      	str	r2, [r7, #12]
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006384:	4a84      	ldr	r2, [pc, #528]	@ (8006598 <UART_SetConfig+0x930>)
 8006386:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800638a:	b29b      	uxth	r3, r3
 800638c:	2200      	movs	r2, #0
 800638e:	603b      	str	r3, [r7, #0]
 8006390:	607a      	str	r2, [r7, #4]
 8006392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006396:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800639a:	f7f9 fff1 	bl	8000380 <__aeabi_uldivmod>
 800639e:	4602      	mov	r2, r0
 80063a0:	460b      	mov	r3, r1
 80063a2:	4610      	mov	r0, r2
 80063a4:	4619      	mov	r1, r3
 80063a6:	f04f 0200 	mov.w	r2, #0
 80063aa:	f04f 0300 	mov.w	r3, #0
 80063ae:	020b      	lsls	r3, r1, #8
 80063b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80063b4:	0202      	lsls	r2, r0, #8
 80063b6:	6979      	ldr	r1, [r7, #20]
 80063b8:	6849      	ldr	r1, [r1, #4]
 80063ba:	0849      	lsrs	r1, r1, #1
 80063bc:	2000      	movs	r0, #0
 80063be:	460c      	mov	r4, r1
 80063c0:	4605      	mov	r5, r0
 80063c2:	eb12 0804 	adds.w	r8, r2, r4
 80063c6:	eb43 0905 	adc.w	r9, r3, r5
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	469a      	mov	sl, r3
 80063d2:	4693      	mov	fp, r2
 80063d4:	4652      	mov	r2, sl
 80063d6:	465b      	mov	r3, fp
 80063d8:	4640      	mov	r0, r8
 80063da:	4649      	mov	r1, r9
 80063dc:	f7f9 ffd0 	bl	8000380 <__aeabi_uldivmod>
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	4613      	mov	r3, r2
 80063e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063ee:	d308      	bcc.n	8006402 <UART_SetConfig+0x79a>
 80063f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063f6:	d204      	bcs.n	8006402 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80063fe:	60da      	str	r2, [r3, #12]
 8006400:	e17c      	b.n	80066fc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006408:	e178      	b.n	80066fc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006412:	f040 80c5 	bne.w	80065a0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006416:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800641a:	2b20      	cmp	r3, #32
 800641c:	dc48      	bgt.n	80064b0 <UART_SetConfig+0x848>
 800641e:	2b00      	cmp	r3, #0
 8006420:	db7b      	blt.n	800651a <UART_SetConfig+0x8b2>
 8006422:	2b20      	cmp	r3, #32
 8006424:	d879      	bhi.n	800651a <UART_SetConfig+0x8b2>
 8006426:	a201      	add	r2, pc, #4	@ (adr r2, 800642c <UART_SetConfig+0x7c4>)
 8006428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642c:	080064b7 	.word	0x080064b7
 8006430:	080064bf 	.word	0x080064bf
 8006434:	0800651b 	.word	0x0800651b
 8006438:	0800651b 	.word	0x0800651b
 800643c:	080064c7 	.word	0x080064c7
 8006440:	0800651b 	.word	0x0800651b
 8006444:	0800651b 	.word	0x0800651b
 8006448:	0800651b 	.word	0x0800651b
 800644c:	080064d7 	.word	0x080064d7
 8006450:	0800651b 	.word	0x0800651b
 8006454:	0800651b 	.word	0x0800651b
 8006458:	0800651b 	.word	0x0800651b
 800645c:	0800651b 	.word	0x0800651b
 8006460:	0800651b 	.word	0x0800651b
 8006464:	0800651b 	.word	0x0800651b
 8006468:	0800651b 	.word	0x0800651b
 800646c:	080064e7 	.word	0x080064e7
 8006470:	0800651b 	.word	0x0800651b
 8006474:	0800651b 	.word	0x0800651b
 8006478:	0800651b 	.word	0x0800651b
 800647c:	0800651b 	.word	0x0800651b
 8006480:	0800651b 	.word	0x0800651b
 8006484:	0800651b 	.word	0x0800651b
 8006488:	0800651b 	.word	0x0800651b
 800648c:	0800651b 	.word	0x0800651b
 8006490:	0800651b 	.word	0x0800651b
 8006494:	0800651b 	.word	0x0800651b
 8006498:	0800651b 	.word	0x0800651b
 800649c:	0800651b 	.word	0x0800651b
 80064a0:	0800651b 	.word	0x0800651b
 80064a4:	0800651b 	.word	0x0800651b
 80064a8:	0800651b 	.word	0x0800651b
 80064ac:	0800650d 	.word	0x0800650d
 80064b0:	2b40      	cmp	r3, #64	@ 0x40
 80064b2:	d02e      	beq.n	8006512 <UART_SetConfig+0x8aa>
 80064b4:	e031      	b.n	800651a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064b6:	f7fd f985 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 80064ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064bc:	e033      	b.n	8006526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064be:	f7fd f997 	bl	80037f0 <HAL_RCC_GetPCLK2Freq>
 80064c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064c4:	e02f      	b.n	8006526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fe fbc6 	bl	8004c5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064d4:	e027      	b.n	8006526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064d6:	f107 0318 	add.w	r3, r7, #24
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fe fd12 	bl	8004f04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064e4:	e01f      	b.n	8006526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064e6:	4b2d      	ldr	r3, [pc, #180]	@ (800659c <UART_SetConfig+0x934>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0320 	and.w	r3, r3, #32
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d009      	beq.n	8006506 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064f2:	4b2a      	ldr	r3, [pc, #168]	@ (800659c <UART_SetConfig+0x934>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	08db      	lsrs	r3, r3, #3
 80064f8:	f003 0303 	and.w	r3, r3, #3
 80064fc:	4a24      	ldr	r2, [pc, #144]	@ (8006590 <UART_SetConfig+0x928>)
 80064fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006504:	e00f      	b.n	8006526 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006506:	4b22      	ldr	r3, [pc, #136]	@ (8006590 <UART_SetConfig+0x928>)
 8006508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800650a:	e00c      	b.n	8006526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800650c:	4b21      	ldr	r3, [pc, #132]	@ (8006594 <UART_SetConfig+0x92c>)
 800650e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006510:	e009      	b.n	8006526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006518:	e005      	b.n	8006526 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800651a:	2300      	movs	r3, #0
 800651c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006524:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 80e7 	beq.w	80066fc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006532:	4a19      	ldr	r2, [pc, #100]	@ (8006598 <UART_SetConfig+0x930>)
 8006534:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006538:	461a      	mov	r2, r3
 800653a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800653c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006540:	005a      	lsls	r2, r3, #1
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	085b      	lsrs	r3, r3, #1
 8006548:	441a      	add	r2, r3
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006552:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006556:	2b0f      	cmp	r3, #15
 8006558:	d916      	bls.n	8006588 <UART_SetConfig+0x920>
 800655a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800655c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006560:	d212      	bcs.n	8006588 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006564:	b29b      	uxth	r3, r3
 8006566:	f023 030f 	bic.w	r3, r3, #15
 800656a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800656c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656e:	085b      	lsrs	r3, r3, #1
 8006570:	b29b      	uxth	r3, r3
 8006572:	f003 0307 	and.w	r3, r3, #7
 8006576:	b29a      	uxth	r2, r3
 8006578:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800657a:	4313      	orrs	r3, r2
 800657c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006584:	60da      	str	r2, [r3, #12]
 8006586:	e0b9      	b.n	80066fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800658e:	e0b5      	b.n	80066fc <UART_SetConfig+0xa94>
 8006590:	03d09000 	.word	0x03d09000
 8006594:	003d0900 	.word	0x003d0900
 8006598:	0800c720 	.word	0x0800c720
 800659c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80065a0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80065a4:	2b20      	cmp	r3, #32
 80065a6:	dc49      	bgt.n	800663c <UART_SetConfig+0x9d4>
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	db7c      	blt.n	80066a6 <UART_SetConfig+0xa3e>
 80065ac:	2b20      	cmp	r3, #32
 80065ae:	d87a      	bhi.n	80066a6 <UART_SetConfig+0xa3e>
 80065b0:	a201      	add	r2, pc, #4	@ (adr r2, 80065b8 <UART_SetConfig+0x950>)
 80065b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b6:	bf00      	nop
 80065b8:	08006643 	.word	0x08006643
 80065bc:	0800664b 	.word	0x0800664b
 80065c0:	080066a7 	.word	0x080066a7
 80065c4:	080066a7 	.word	0x080066a7
 80065c8:	08006653 	.word	0x08006653
 80065cc:	080066a7 	.word	0x080066a7
 80065d0:	080066a7 	.word	0x080066a7
 80065d4:	080066a7 	.word	0x080066a7
 80065d8:	08006663 	.word	0x08006663
 80065dc:	080066a7 	.word	0x080066a7
 80065e0:	080066a7 	.word	0x080066a7
 80065e4:	080066a7 	.word	0x080066a7
 80065e8:	080066a7 	.word	0x080066a7
 80065ec:	080066a7 	.word	0x080066a7
 80065f0:	080066a7 	.word	0x080066a7
 80065f4:	080066a7 	.word	0x080066a7
 80065f8:	08006673 	.word	0x08006673
 80065fc:	080066a7 	.word	0x080066a7
 8006600:	080066a7 	.word	0x080066a7
 8006604:	080066a7 	.word	0x080066a7
 8006608:	080066a7 	.word	0x080066a7
 800660c:	080066a7 	.word	0x080066a7
 8006610:	080066a7 	.word	0x080066a7
 8006614:	080066a7 	.word	0x080066a7
 8006618:	080066a7 	.word	0x080066a7
 800661c:	080066a7 	.word	0x080066a7
 8006620:	080066a7 	.word	0x080066a7
 8006624:	080066a7 	.word	0x080066a7
 8006628:	080066a7 	.word	0x080066a7
 800662c:	080066a7 	.word	0x080066a7
 8006630:	080066a7 	.word	0x080066a7
 8006634:	080066a7 	.word	0x080066a7
 8006638:	08006699 	.word	0x08006699
 800663c:	2b40      	cmp	r3, #64	@ 0x40
 800663e:	d02e      	beq.n	800669e <UART_SetConfig+0xa36>
 8006640:	e031      	b.n	80066a6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006642:	f7fd f8bf 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 8006646:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006648:	e033      	b.n	80066b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800664a:	f7fd f8d1 	bl	80037f0 <HAL_RCC_GetPCLK2Freq>
 800664e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006650:	e02f      	b.n	80066b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006656:	4618      	mov	r0, r3
 8006658:	f7fe fb00 	bl	8004c5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800665c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006660:	e027      	b.n	80066b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006662:	f107 0318 	add.w	r3, r7, #24
 8006666:	4618      	mov	r0, r3
 8006668:	f7fe fc4c 	bl	8004f04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006670:	e01f      	b.n	80066b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006672:	4b2d      	ldr	r3, [pc, #180]	@ (8006728 <UART_SetConfig+0xac0>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0320 	and.w	r3, r3, #32
 800667a:	2b00      	cmp	r3, #0
 800667c:	d009      	beq.n	8006692 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800667e:	4b2a      	ldr	r3, [pc, #168]	@ (8006728 <UART_SetConfig+0xac0>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	08db      	lsrs	r3, r3, #3
 8006684:	f003 0303 	and.w	r3, r3, #3
 8006688:	4a28      	ldr	r2, [pc, #160]	@ (800672c <UART_SetConfig+0xac4>)
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
 800668e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006690:	e00f      	b.n	80066b2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006692:	4b26      	ldr	r3, [pc, #152]	@ (800672c <UART_SetConfig+0xac4>)
 8006694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006696:	e00c      	b.n	80066b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006698:	4b25      	ldr	r3, [pc, #148]	@ (8006730 <UART_SetConfig+0xac8>)
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800669c:	e009      	b.n	80066b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800669e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066a4:	e005      	b.n	80066b2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066b0:	bf00      	nop
    }

    if (pclk != 0U)
 80066b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d021      	beq.n	80066fc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006734 <UART_SetConfig+0xacc>)
 80066be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066c2:	461a      	mov	r2, r3
 80066c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	085b      	lsrs	r3, r3, #1
 80066d0:	441a      	add	r2, r3
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066de:	2b0f      	cmp	r3, #15
 80066e0:	d909      	bls.n	80066f6 <UART_SetConfig+0xa8e>
 80066e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e8:	d205      	bcs.n	80066f6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	60da      	str	r2, [r3, #12]
 80066f4:	e002      	b.n	80066fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2201      	movs	r2, #1
 8006700:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	2201      	movs	r2, #1
 8006708:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	2200      	movs	r2, #0
 8006710:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	2200      	movs	r2, #0
 8006716:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006718:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800671c:	4618      	mov	r0, r3
 800671e:	3748      	adds	r7, #72	@ 0x48
 8006720:	46bd      	mov	sp, r7
 8006722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006726:	bf00      	nop
 8006728:	58024400 	.word	0x58024400
 800672c:	03d09000 	.word	0x03d09000
 8006730:	003d0900 	.word	0x003d0900
 8006734:	0800c720 	.word	0x0800c720

08006738 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006744:	f003 0308 	and.w	r3, r3, #8
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00a      	beq.n	8006762 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	430a      	orrs	r2, r1
 8006760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00a      	beq.n	8006784 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	430a      	orrs	r2, r1
 8006782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00a      	beq.n	80067a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067aa:	f003 0304 	and.w	r3, r3, #4
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00a      	beq.n	80067c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	430a      	orrs	r2, r1
 80067c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067cc:	f003 0310 	and.w	r3, r3, #16
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00a      	beq.n	80067ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ee:	f003 0320 	and.w	r3, r3, #32
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00a      	beq.n	800680c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	430a      	orrs	r2, r1
 800680a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006814:	2b00      	cmp	r3, #0
 8006816:	d01a      	beq.n	800684e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	430a      	orrs	r2, r1
 800682c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006836:	d10a      	bne.n	800684e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	430a      	orrs	r2, r1
 800684c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006856:	2b00      	cmp	r3, #0
 8006858:	d00a      	beq.n	8006870 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	430a      	orrs	r2, r1
 800686e:	605a      	str	r2, [r3, #4]
  }
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b098      	sub	sp, #96	@ 0x60
 8006880:	af02      	add	r7, sp, #8
 8006882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800688c:	f7fa fe0e 	bl	80014ac <HAL_GetTick>
 8006890:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0308 	and.w	r3, r3, #8
 800689c:	2b08      	cmp	r3, #8
 800689e:	d12f      	bne.n	8006900 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80068a4:	9300      	str	r3, [sp, #0]
 80068a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068a8:	2200      	movs	r2, #0
 80068aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 f88e 	bl	80069d0 <UART_WaitOnFlagUntilTimeout>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d022      	beq.n	8006900 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80068da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e6      	bne.n	80068ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e063      	b.n	80069c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0304 	and.w	r3, r3, #4
 800690a:	2b04      	cmp	r3, #4
 800690c:	d149      	bne.n	80069a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800690e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006912:	9300      	str	r3, [sp, #0]
 8006914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006916:	2200      	movs	r2, #0
 8006918:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f857 	bl	80069d0 <UART_WaitOnFlagUntilTimeout>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d03c      	beq.n	80069a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	e853 3f00 	ldrex	r3, [r3]
 8006934:	623b      	str	r3, [r7, #32]
   return(result);
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800693c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006946:	633b      	str	r3, [r7, #48]	@ 0x30
 8006948:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800694c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800694e:	e841 2300 	strex	r3, r2, [r1]
 8006952:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1e6      	bne.n	8006928 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	3308      	adds	r3, #8
 8006960:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	e853 3f00 	ldrex	r3, [r3]
 8006968:	60fb      	str	r3, [r7, #12]
   return(result);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f023 0301 	bic.w	r3, r3, #1
 8006970:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3308      	adds	r3, #8
 8006978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800697a:	61fa      	str	r2, [r7, #28]
 800697c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697e:	69b9      	ldr	r1, [r7, #24]
 8006980:	69fa      	ldr	r2, [r7, #28]
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	617b      	str	r3, [r7, #20]
   return(result);
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e5      	bne.n	800695a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e012      	b.n	80069c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2220      	movs	r2, #32
 80069ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3758      	adds	r7, #88	@ 0x58
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	603b      	str	r3, [r7, #0]
 80069dc:	4613      	mov	r3, r2
 80069de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069e0:	e04f      	b.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e8:	d04b      	beq.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ea:	f7fa fd5f 	bl	80014ac <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	69ba      	ldr	r2, [r7, #24]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d302      	bcc.n	8006a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e04e      	b.n	8006aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0304 	and.w	r3, r3, #4
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d037      	beq.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	2b80      	cmp	r3, #128	@ 0x80
 8006a16:	d034      	beq.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	2b40      	cmp	r3, #64	@ 0x40
 8006a1c:	d031      	beq.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	f003 0308 	and.w	r3, r3, #8
 8006a28:	2b08      	cmp	r3, #8
 8006a2a:	d110      	bne.n	8006a4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2208      	movs	r2, #8
 8006a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	f000 f839 	bl	8006aac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2208      	movs	r2, #8
 8006a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e029      	b.n	8006aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	69db      	ldr	r3, [r3, #28]
 8006a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a5c:	d111      	bne.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 f81f 	bl	8006aac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2220      	movs	r2, #32
 8006a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e00f      	b.n	8006aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69da      	ldr	r2, [r3, #28]
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	68ba      	ldr	r2, [r7, #8]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	bf0c      	ite	eq
 8006a92:	2301      	moveq	r3, #1
 8006a94:	2300      	movne	r3, #0
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	79fb      	ldrb	r3, [r7, #7]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d0a0      	beq.n	80069e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
	...

08006aac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b095      	sub	sp, #84	@ 0x54
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ad2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ad4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ad8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ada:	e841 2300 	strex	r3, r2, [r1]
 8006ade:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1e6      	bne.n	8006ab4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3308      	adds	r3, #8
 8006aec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	e853 3f00 	ldrex	r3, [r3]
 8006af4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006af6:	69fa      	ldr	r2, [r7, #28]
 8006af8:	4b1e      	ldr	r3, [pc, #120]	@ (8006b74 <UART_EndRxTransfer+0xc8>)
 8006afa:	4013      	ands	r3, r2
 8006afc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3308      	adds	r3, #8
 8006b04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b0e:	e841 2300 	strex	r3, r2, [r1]
 8006b12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1e5      	bne.n	8006ae6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d118      	bne.n	8006b54 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	f023 0310 	bic.w	r3, r3, #16
 8006b36:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b40:	61bb      	str	r3, [r7, #24]
 8006b42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	6979      	ldr	r1, [r7, #20]
 8006b46:	69ba      	ldr	r2, [r7, #24]
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e6      	bne.n	8006b22 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2220      	movs	r2, #32
 8006b58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b68:	bf00      	nop
 8006b6a:	3754      	adds	r7, #84	@ 0x54
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr
 8006b74:	effffffe 	.word	0xeffffffe

08006b78 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <HAL_UARTEx_DisableFifoMode+0x16>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e027      	b.n	8006bde <HAL_UARTEx_DisableFifoMode+0x66>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2224      	movs	r2, #36	@ 0x24
 8006b9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0201 	bic.w	r2, r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006bbc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
 8006bf2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d101      	bne.n	8006c02 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	e02d      	b.n	8006c5e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2224      	movs	r2, #36	@ 0x24
 8006c0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 0201 	bic.w	r2, r2, #1
 8006c28:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f850 	bl	8006ce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2220      	movs	r2, #32
 8006c50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b084      	sub	sp, #16
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
 8006c6e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d101      	bne.n	8006c7e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	e02d      	b.n	8006cda <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2224      	movs	r2, #36	@ 0x24
 8006c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f022 0201 	bic.w	r2, r2, #1
 8006ca4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 f812 	bl	8006ce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2220      	movs	r2, #32
 8006ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
	...

08006ce4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d108      	bne.n	8006d06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d04:	e031      	b.n	8006d6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d06:	2310      	movs	r3, #16
 8006d08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d0a:	2310      	movs	r3, #16
 8006d0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	0e5b      	lsrs	r3, r3, #25
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	0f5b      	lsrs	r3, r3, #29
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d2e:	7bbb      	ldrb	r3, [r7, #14]
 8006d30:	7b3a      	ldrb	r2, [r7, #12]
 8006d32:	4911      	ldr	r1, [pc, #68]	@ (8006d78 <UARTEx_SetNbDataToProcess+0x94>)
 8006d34:	5c8a      	ldrb	r2, [r1, r2]
 8006d36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d3a:	7b3a      	ldrb	r2, [r7, #12]
 8006d3c:	490f      	ldr	r1, [pc, #60]	@ (8006d7c <UARTEx_SetNbDataToProcess+0x98>)
 8006d3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d40:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	7b7a      	ldrb	r2, [r7, #13]
 8006d50:	4909      	ldr	r1, [pc, #36]	@ (8006d78 <UARTEx_SetNbDataToProcess+0x94>)
 8006d52:	5c8a      	ldrb	r2, [r1, r2]
 8006d54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d58:	7b7a      	ldrb	r2, [r7, #13]
 8006d5a:	4908      	ldr	r1, [pc, #32]	@ (8006d7c <UARTEx_SetNbDataToProcess+0x98>)
 8006d5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006d6a:	bf00      	nop
 8006d6c:	3714      	adds	r7, #20
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	0800c738 	.word	0x0800c738
 8006d7c:	0800c740 	.word	0x0800c740

08006d80 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8006d8e:	6839      	ldr	r1, [r7, #0]
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f001 fca2 	bl	80086da <VL53L0X_get_offset_calibration_data_micro_meter>
 8006d96:	4603      	mov	r3, r0
 8006d98:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8006d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
	...

08006da8 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8006da8:	b5b0      	push	{r4, r5, r7, lr}
 8006daa:	b096      	sub	sp, #88	@ 0x58
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006db0:	2300      	movs	r3, #0
 8006db2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8006db6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d107      	bne.n	8006dce <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	2188      	movs	r1, #136	@ 0x88
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f004 fe96 	bl	800baf4 <VL53L0X_WrByte>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006ddc:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006de6:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a9e      	ldr	r2, [pc, #632]	@ (8007068 <VL53L0X_DataInit+0x2c0>)
 8006dee:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a9d      	ldr	r2, [pc, #628]	@ (800706c <VL53L0X_DataInit+0x2c4>)
 8006df6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006e00:	f107 0310 	add.w	r3, r7, #16
 8006e04:	4619      	mov	r1, r3
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fac0 	bl	800738c <VL53L0X_GetDeviceParameters>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8006e12:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d112      	bne.n	8006e40 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f103 0410 	add.w	r4, r3, #16
 8006e28:	f107 0510 	add.w	r5, r7, #16
 8006e2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e38:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006e3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2264      	movs	r2, #100	@ 0x64
 8006e44:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006e4e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8006e58:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006e62:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006e6e:	2201      	movs	r2, #1
 8006e70:	2180      	movs	r1, #128	@ 0x80
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f004 fe3e 	bl	800baf4 <VL53L0X_WrByte>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e80:	4313      	orrs	r3, r2
 8006e82:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e86:	2201      	movs	r2, #1
 8006e88:	21ff      	movs	r1, #255	@ 0xff
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f004 fe32 	bl	800baf4 <VL53L0X_WrByte>
 8006e90:	4603      	mov	r3, r0
 8006e92:	461a      	mov	r2, r3
 8006e94:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f004 fe26 	bl	800baf4 <VL53L0X_WrByte>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	461a      	mov	r2, r3
 8006eac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8006eb6:	f107 030f 	add.w	r3, r7, #15
 8006eba:	461a      	mov	r2, r3
 8006ebc:	2191      	movs	r1, #145	@ 0x91
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f004 fe9a 	bl	800bbf8 <VL53L0X_RdByte>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8006ed2:	7bfa      	ldrb	r2, [r7, #15]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006eda:	2201      	movs	r2, #1
 8006edc:	2100      	movs	r1, #0
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f004 fe08 	bl	800baf4 <VL53L0X_WrByte>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006eec:	4313      	orrs	r3, r2
 8006eee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	21ff      	movs	r1, #255	@ 0xff
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f004 fdfc 	bl	800baf4 <VL53L0X_WrByte>
 8006efc:	4603      	mov	r3, r0
 8006efe:	461a      	mov	r2, r3
 8006f00:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f04:	4313      	orrs	r3, r2
 8006f06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	2180      	movs	r1, #128	@ 0x80
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f004 fdf0 	bl	800baf4 <VL53L0X_WrByte>
 8006f14:	4603      	mov	r3, r0
 8006f16:	461a      	mov	r2, r3
 8006f18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006f22:	2300      	movs	r3, #0
 8006f24:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f26:	e014      	b.n	8006f52 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8006f28:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d114      	bne.n	8006f5a <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8006f30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2201      	movs	r2, #1
 8006f36:	4619      	mov	r1, r3
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 fd31 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	461a      	mov	r2, r3
 8006f42:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f46:	4313      	orrs	r3, r2
 8006f48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006f4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f4e:	3301      	adds	r3, #1
 8006f50:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f54:	2b05      	cmp	r3, #5
 8006f56:	dde7      	ble.n	8006f28 <VL53L0X_DataInit+0x180>
 8006f58:	e000      	b.n	8006f5c <VL53L0X_DataInit+0x1b4>
		else
			break;
 8006f5a:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8006f5c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d107      	bne.n	8006f74 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f64:	2200      	movs	r2, #0
 8006f66:	2102      	movs	r1, #2
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 fd19 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006f74:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d107      	bne.n	8006f8c <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	2103      	movs	r1, #3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 fd0d 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
 8006f86:	4603      	mov	r3, r0
 8006f88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006f8c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d107      	bne.n	8006fa4 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f94:	2200      	movs	r2, #0
 8006f96:	2104      	movs	r1, #4
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fd01 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006fa4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d107      	bne.n	8006fbc <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006fac:	2200      	movs	r2, #0
 8006fae:	2105      	movs	r1, #5
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 fcf5 	bl	80079a0 <VL53L0X_SetLimitCheckEnable>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8006fbc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d108      	bne.n	8006fd6 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006fc4:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8006fc8:	2100      	movs	r1, #0
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 fd98 	bl	8007b00 <VL53L0X_SetLimitCheckValue>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006fd6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d108      	bne.n	8006ff0 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006fde:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 fd8b 	bl	8007b00 <VL53L0X_SetLimitCheckValue>
 8006fea:	4603      	mov	r3, r0
 8006fec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ff0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d108      	bne.n	800700a <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006ff8:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8006ffc:	2102      	movs	r1, #2
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fd7e 	bl	8007b00 <VL53L0X_SetLimitCheckValue>
 8007004:	4603      	mov	r3, r0
 8007006:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800700a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800700e:	2b00      	cmp	r3, #0
 8007010:	d107      	bne.n	8007022 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8007012:	2200      	movs	r2, #0
 8007014:	2103      	movs	r1, #3
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fd72 	bl	8007b00 <VL53L0X_SetLimitCheckValue>
 800701c:	4603      	mov	r3, r0
 800701e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007022:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10f      	bne.n	800704a <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	22ff      	movs	r2, #255	@ 0xff
 800702e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007032:	22ff      	movs	r2, #255	@ 0xff
 8007034:	2101      	movs	r1, #1
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f004 fd5c 	bl	800baf4 <VL53L0X_WrByte>
 800703c:	4603      	mov	r3, r0
 800703e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800704a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800704e:	2b00      	cmp	r3, #0
 8007050:	d103      	bne.n	800705a <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800705a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800705e:	4618      	mov	r0, r3
 8007060:	3758      	adds	r7, #88	@ 0x58
 8007062:	46bd      	mov	sp, r7
 8007064:	bdb0      	pop	{r4, r5, r7, pc}
 8007066:	bf00      	nop
 8007068:	00016b85 	.word	0x00016b85
 800706c:	000970a4 	.word	0x000970a4

08007070 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8007070:	b5b0      	push	{r4, r5, r7, lr}
 8007072:	b09e      	sub	sp, #120	@ 0x78
 8007074:	af02      	add	r7, sp, #8
 8007076:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007078:	2300      	movs	r3, #0
 800707a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800707e:	f107 031c 	add.w	r3, r7, #28
 8007082:	2240      	movs	r2, #64	@ 0x40
 8007084:	2100      	movs	r1, #0
 8007086:	4618      	mov	r0, r3
 8007088:	f004 fe82 	bl	800bd90 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800708c:	2300      	movs	r3, #0
 800708e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8007094:	2300      	movs	r3, #0
 8007096:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 800709a:	2300      	movs	r3, #0
 800709c:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 800709e:	2300      	movs	r3, #0
 80070a0:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80070a2:	2300      	movs	r3, #0
 80070a4:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80070a6:	2300      	movs	r3, #0
 80070a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80070ac:	2101      	movs	r1, #1
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f002 fa69 	bl	8009586 <VL53L0X_get_info_from_device>
 80070b4:	4603      	mov	r3, r0
 80070b6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80070c0:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80070c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80070cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d80d      	bhi.n	80070f0 <VL53L0X_StaticInit+0x80>
 80070d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d102      	bne.n	80070e2 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 80070dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070de:	2b20      	cmp	r3, #32
 80070e0:	d806      	bhi.n	80070f0 <VL53L0X_StaticInit+0x80>
 80070e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d10e      	bne.n	8007108 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80070ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070ec:	2b0c      	cmp	r3, #12
 80070ee:	d90b      	bls.n	8007108 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80070f0:	f107 0218 	add.w	r2, r7, #24
 80070f4:	f107 0314 	add.w	r3, r7, #20
 80070f8:	4619      	mov	r1, r3
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f001 fce8 	bl	8008ad0 <VL53L0X_perform_ref_spad_management>
 8007100:	4603      	mov	r3, r0
 8007102:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8007106:	e009      	b.n	800711c <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8007108:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800710c:	461a      	mov	r2, r3
 800710e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f001 fee9 	bl	8008ee8 <VL53L0X_set_reference_spads>
 8007116:	4603      	mov	r3, r0
 8007118:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800711c:	4b93      	ldr	r3, [pc, #588]	@ (800736c <VL53L0X_StaticInit+0x2fc>)
 800711e:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8007120:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10f      	bne.n	8007148 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800712e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8007132:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007136:	2b00      	cmp	r3, #0
 8007138:	d104      	bne.n	8007144 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8007140:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007142:	e001      	b.n	8007148 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8007144:	4b89      	ldr	r3, [pc, #548]	@ (800736c <VL53L0X_StaticInit+0x2fc>)
 8007146:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8007148:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800714c:	2b00      	cmp	r3, #0
 800714e:	d106      	bne.n	800715e <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8007150:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f003 fdb8 	bl	800acc8 <VL53L0X_load_tuning_settings>
 8007158:	4603      	mov	r3, r0
 800715a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800715e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007162:	2b00      	cmp	r3, #0
 8007164:	d10a      	bne.n	800717c <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8007166:	2300      	movs	r3, #0
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	2304      	movs	r3, #4
 800716c:	2200      	movs	r2, #0
 800716e:	2100      	movs	r1, #0
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f001 f8e5 	bl	8008340 <VL53L0X_SetGpioConfig>
 8007176:	4603      	mov	r3, r0
 8007178:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800717c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007180:	2b00      	cmp	r3, #0
 8007182:	d121      	bne.n	80071c8 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007184:	2201      	movs	r2, #1
 8007186:	21ff      	movs	r1, #255	@ 0xff
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f004 fcb3 	bl	800baf4 <VL53L0X_WrByte>
 800718e:	4603      	mov	r3, r0
 8007190:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8007194:	f107 031a 	add.w	r3, r7, #26
 8007198:	461a      	mov	r2, r3
 800719a:	2184      	movs	r1, #132	@ 0x84
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f004 fd55 	bl	800bc4c <VL53L0X_RdWord>
 80071a2:	4603      	mov	r3, r0
 80071a4:	461a      	mov	r2, r3
 80071a6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80071aa:	4313      	orrs	r3, r2
 80071ac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80071b0:	2200      	movs	r2, #0
 80071b2:	21ff      	movs	r1, #255	@ 0xff
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f004 fc9d 	bl	800baf4 <VL53L0X_WrByte>
 80071ba:	4603      	mov	r3, r0
 80071bc:	461a      	mov	r2, r3
 80071be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80071c2:	4313      	orrs	r3, r2
 80071c4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80071c8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d104      	bne.n	80071da <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80071d0:	8b7b      	ldrh	r3, [r7, #26]
 80071d2:	011a      	lsls	r2, r3, #4
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80071da:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d108      	bne.n	80071f4 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80071e2:	f107 031c 	add.w	r3, r7, #28
 80071e6:	4619      	mov	r1, r3
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f8cf 	bl	800738c <VL53L0X_GetDeviceParameters>
 80071ee:	4603      	mov	r3, r0
 80071f0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 80071f4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d110      	bne.n	800721e <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80071fc:	f107 0319 	add.w	r3, r7, #25
 8007200:	4619      	mov	r1, r3
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f991 	bl	800752a <VL53L0X_GetFractionEnable>
 8007208:	4603      	mov	r3, r0
 800720a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800720e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007212:	2b00      	cmp	r3, #0
 8007214:	d103      	bne.n	800721e <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8007216:	7e7a      	ldrb	r2, [r7, #25]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800721e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10e      	bne.n	8007244 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f103 0410 	add.w	r4, r3, #16
 800722c:	f107 051c 	add.w	r5, r7, #28
 8007230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800723a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800723c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007240:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8007244:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007248:	2b00      	cmp	r3, #0
 800724a:	d111      	bne.n	8007270 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 800724c:	f107 0319 	add.w	r3, r7, #25
 8007250:	461a      	mov	r2, r3
 8007252:	2101      	movs	r1, #1
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f004 fccf 	bl	800bbf8 <VL53L0X_RdByte>
 800725a:	4603      	mov	r3, r0
 800725c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8007260:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007264:	2b00      	cmp	r3, #0
 8007266:	d103      	bne.n	8007270 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8007268:	7e7a      	ldrb	r2, [r7, #25]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8007270:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007274:	2b00      	cmp	r3, #0
 8007276:	d107      	bne.n	8007288 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8007278:	2200      	movs	r2, #0
 800727a:	2100      	movs	r1, #0
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f9c9 	bl	8007614 <VL53L0X_SetSequenceStepEnable>
 8007282:	4603      	mov	r3, r0
 8007284:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007288:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800728c:	2b00      	cmp	r3, #0
 800728e:	d107      	bne.n	80072a0 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8007290:	2200      	movs	r2, #0
 8007292:	2102      	movs	r1, #2
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f9bd 	bl	8007614 <VL53L0X_SetSequenceStepEnable>
 800729a:	4603      	mov	r3, r0
 800729c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80072a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d103      	bne.n	80072b0 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2203      	movs	r2, #3
 80072ac:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80072b0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d109      	bne.n	80072cc <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 80072b8:	f107 0313 	add.w	r3, r7, #19
 80072bc:	461a      	mov	r2, r3
 80072be:	2100      	movs	r1, #0
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f98f 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80072cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d103      	bne.n	80072dc <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80072d4:	7cfa      	ldrb	r2, [r7, #19]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80072dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d109      	bne.n	80072f8 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 80072e4:	f107 0313 	add.w	r3, r7, #19
 80072e8:	461a      	mov	r2, r3
 80072ea:	2101      	movs	r1, #1
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f000 f979 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 80072f2:	4603      	mov	r3, r0
 80072f4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80072f8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d103      	bne.n	8007308 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007300:	7cfa      	ldrb	r2, [r7, #19]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8007308:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800730c:	2b00      	cmp	r3, #0
 800730e:	d109      	bne.n	8007324 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 8007310:	f107 030c 	add.w	r3, r7, #12
 8007314:	461a      	mov	r2, r3
 8007316:	2103      	movs	r1, #3
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f002 feb3 	bl	800a084 <get_sequence_step_timeout>
 800731e:	4603      	mov	r3, r0
 8007320:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007324:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007328:	2b00      	cmp	r3, #0
 800732a:	d103      	bne.n	8007334 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800732c:	68fa      	ldr	r2, [r7, #12]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8007334:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007338:	2b00      	cmp	r3, #0
 800733a:	d109      	bne.n	8007350 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 800733c:	f107 030c 	add.w	r3, r7, #12
 8007340:	461a      	mov	r2, r3
 8007342:	2104      	movs	r1, #4
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f002 fe9d 	bl	800a084 <get_sequence_step_timeout>
 800734a:	4603      	mov	r3, r0
 800734c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007350:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007354:	2b00      	cmp	r3, #0
 8007356:	d103      	bne.n	8007360 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007358:	68fa      	ldr	r2, [r7, #12]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007360:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8007364:	4618      	mov	r0, r3
 8007366:	3770      	adds	r7, #112	@ 0x70
 8007368:	46bd      	mov	sp, r7
 800736a:	bdb0      	pop	{r4, r5, r7, pc}
 800736c:	24000014 	.word	0x24000014

08007370 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8007378:	239d      	movs	r3, #157	@ 0x9d
 800737a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 800737c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007380:	4618      	mov	r0, r3
 8007382:	3714      	adds	r7, #20
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007396:	2300      	movs	r3, #0
 8007398:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	4619      	mov	r1, r3
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f8b0 	bl	8007504 <VL53L0X_GetDeviceMode>
 80073a4:	4603      	mov	r3, r0
 80073a6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80073a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d107      	bne.n	80073c0 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	3308      	adds	r3, #8
 80073b4:	4619      	mov	r1, r3
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fa76 	bl	80078a8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80073bc:	4603      	mov	r3, r0
 80073be:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80073c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d102      	bne.n	80073ce <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	2200      	movs	r2, #0
 80073cc:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80073ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d107      	bne.n	80073e6 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	3310      	adds	r3, #16
 80073da:	4619      	mov	r1, r3
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 faac 	bl	800793a <VL53L0X_GetXTalkCompensationRateMegaCps>
 80073e2:	4603      	mov	r3, r0
 80073e4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80073e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d107      	bne.n	80073fe <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	3314      	adds	r3, #20
 80073f2:	4619      	mov	r1, r3
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7ff fcc3 	bl	8006d80 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80073fa:	4603      	mov	r3, r0
 80073fc:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80073fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d134      	bne.n	8007470 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007406:	2300      	movs	r3, #0
 8007408:	60bb      	str	r3, [r7, #8]
 800740a:	e02a      	b.n	8007462 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800740c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d12a      	bne.n	800746a <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	b299      	uxth	r1, r3
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	3308      	adds	r3, #8
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	4413      	add	r3, r2
 8007422:	3304      	adds	r3, #4
 8007424:	461a      	mov	r2, r3
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fbcc 	bl	8007bc4 <VL53L0X_GetLimitCheckValue>
 800742c:	4603      	mov	r3, r0
 800742e:	461a      	mov	r2, r3
 8007430:	7bfb      	ldrb	r3, [r7, #15]
 8007432:	4313      	orrs	r3, r2
 8007434:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d117      	bne.n	800746e <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	b299      	uxth	r1, r3
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	3318      	adds	r3, #24
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	4413      	add	r3, r2
 800744a:	461a      	mov	r2, r3
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 fb33 	bl	8007ab8 <VL53L0X_GetLimitCheckEnable>
 8007452:	4603      	mov	r3, r0
 8007454:	461a      	mov	r2, r3
 8007456:	7bfb      	ldrb	r3, [r7, #15]
 8007458:	4313      	orrs	r3, r2
 800745a:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	3301      	adds	r3, #1
 8007460:	60bb      	str	r3, [r7, #8]
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	2b05      	cmp	r3, #5
 8007466:	ddd1      	ble.n	800740c <VL53L0X_GetDeviceParameters+0x80>
 8007468:	e002      	b.n	8007470 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800746a:	bf00      	nop
 800746c:	e000      	b.n	8007470 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800746e:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d107      	bne.n	8007488 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	333c      	adds	r3, #60	@ 0x3c
 800747c:	4619      	mov	r1, r3
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fc2e 	bl	8007ce0 <VL53L0X_GetWrapAroundCheckEnable>
 8007484:	4603      	mov	r3, r0
 8007486:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8007488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d107      	bne.n	80074a0 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	3304      	adds	r3, #4
 8007494:	4619      	mov	r1, r3
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f879 	bl	800758e <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800749c:	4603      	mov	r3, r0
 800749e:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80074a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3710      	adds	r7, #16
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	460b      	mov	r3, r1
 80074b6:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074b8:	2300      	movs	r3, #0
 80074ba:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80074bc:	78fb      	ldrb	r3, [r7, #3]
 80074be:	2b15      	cmp	r3, #21
 80074c0:	bf8c      	ite	hi
 80074c2:	2201      	movhi	r2, #1
 80074c4:	2200      	movls	r2, #0
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	2a00      	cmp	r2, #0
 80074ca:	d10f      	bne.n	80074ec <VL53L0X_SetDeviceMode+0x40>
 80074cc:	4a0c      	ldr	r2, [pc, #48]	@ (8007500 <VL53L0X_SetDeviceMode+0x54>)
 80074ce:	fa22 f303 	lsr.w	r3, r2, r3
 80074d2:	f003 0301 	and.w	r3, r3, #1
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	bf14      	ite	ne
 80074da:	2301      	movne	r3, #1
 80074dc:	2300      	moveq	r3, #0
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d003      	beq.n	80074ec <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	78fa      	ldrb	r2, [r7, #3]
 80074e8:	741a      	strb	r2, [r3, #16]
		break;
 80074ea:	e001      	b.n	80074f0 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80074ec:	23f8      	movs	r3, #248	@ 0xf8
 80074ee:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80074f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	0030000b 	.word	0x0030000b

08007504 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800750e:	2300      	movs	r3, #0
 8007510:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	7c1a      	ldrb	r2, [r3, #16]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800751a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3714      	adds	r7, #20
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007534:	2300      	movs	r3, #0
 8007536:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	2109      	movs	r1, #9
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f004 fb5b 	bl	800bbf8 <VL53L0X_RdByte>
 8007542:	4603      	mov	r3, r0
 8007544:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d106      	bne.n	800755c <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	b2da      	uxtb	r2, r3
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800755c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3710      	adds	r7, #16
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007572:	2300      	movs	r3, #0
 8007574:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8007576:	6839      	ldr	r1, [r7, #0]
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f003 fa13 	bl	800a9a4 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800757e:	4603      	mov	r3, r0
 8007580:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8007582:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007598:	2300      	movs	r3, #0
 800759a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800759c:	6839      	ldr	r1, [r7, #0]
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f003 fae0 	bl	800ab64 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80075a4:	4603      	mov	r3, r0
 80075a6:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80075a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	460b      	mov	r3, r1
 80075be:	70fb      	strb	r3, [r7, #3]
 80075c0:	4613      	mov	r3, r2
 80075c2:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80075c4:	2300      	movs	r3, #0
 80075c6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80075c8:	78ba      	ldrb	r2, [r7, #2]
 80075ca:	78fb      	ldrb	r3, [r7, #3]
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f002 ff2a 	bl	800a428 <VL53L0X_set_vcsel_pulse_period>
 80075d4:	4603      	mov	r3, r0
 80075d6:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80075d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b086      	sub	sp, #24
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	460b      	mov	r3, r1
 80075ee:	607a      	str	r2, [r7, #4]
 80075f0:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80075f2:	2300      	movs	r3, #0
 80075f4:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80075f6:	7afb      	ldrb	r3, [r7, #11]
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	4619      	mov	r1, r3
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f003 f99a 	bl	800a936 <VL53L0X_get_vcsel_pulse_period>
 8007602:	4603      	mov	r3, r0
 8007604:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007606:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
	...

08007614 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b086      	sub	sp, #24
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	70fb      	strb	r3, [r7, #3]
 8007620:	4613      	mov	r3, r2
 8007622:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007624:	2300      	movs	r3, #0
 8007626:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007628:	2300      	movs	r3, #0
 800762a:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800762c:	2300      	movs	r3, #0
 800762e:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007630:	f107 030f 	add.w	r3, r7, #15
 8007634:	461a      	mov	r2, r3
 8007636:	2101      	movs	r1, #1
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f004 fadd 	bl	800bbf8 <VL53L0X_RdByte>
 800763e:	4603      	mov	r3, r0
 8007640:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8007642:	7bfb      	ldrb	r3, [r7, #15]
 8007644:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8007646:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d159      	bne.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800764e:	78bb      	ldrb	r3, [r7, #2]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d12b      	bne.n	80076ac <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8007654:	78fb      	ldrb	r3, [r7, #3]
 8007656:	2b04      	cmp	r3, #4
 8007658:	d825      	bhi.n	80076a6 <VL53L0X_SetSequenceStepEnable+0x92>
 800765a:	a201      	add	r2, pc, #4	@ (adr r2, 8007660 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800765c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007660:	08007675 	.word	0x08007675
 8007664:	0800767f 	.word	0x0800767f
 8007668:	08007689 	.word	0x08007689
 800766c:	08007693 	.word	0x08007693
 8007670:	0800769d 	.word	0x0800769d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8007674:	7dbb      	ldrb	r3, [r7, #22]
 8007676:	f043 0310 	orr.w	r3, r3, #16
 800767a:	75bb      	strb	r3, [r7, #22]
				break;
 800767c:	e041      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800767e:	7dbb      	ldrb	r3, [r7, #22]
 8007680:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8007684:	75bb      	strb	r3, [r7, #22]
				break;
 8007686:	e03c      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8007688:	7dbb      	ldrb	r3, [r7, #22]
 800768a:	f043 0304 	orr.w	r3, r3, #4
 800768e:	75bb      	strb	r3, [r7, #22]
				break;
 8007690:	e037      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8007692:	7dbb      	ldrb	r3, [r7, #22]
 8007694:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007698:	75bb      	strb	r3, [r7, #22]
				break;
 800769a:	e032      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800769c:	7dbb      	ldrb	r3, [r7, #22]
 800769e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80076a2:	75bb      	strb	r3, [r7, #22]
				break;
 80076a4:	e02d      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076a6:	23fc      	movs	r3, #252	@ 0xfc
 80076a8:	75fb      	strb	r3, [r7, #23]
 80076aa:	e02a      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80076ac:	78fb      	ldrb	r3, [r7, #3]
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d825      	bhi.n	80076fe <VL53L0X_SetSequenceStepEnable+0xea>
 80076b2:	a201      	add	r2, pc, #4	@ (adr r2, 80076b8 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80076b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b8:	080076cd 	.word	0x080076cd
 80076bc:	080076d7 	.word	0x080076d7
 80076c0:	080076e1 	.word	0x080076e1
 80076c4:	080076eb 	.word	0x080076eb
 80076c8:	080076f5 	.word	0x080076f5
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80076cc:	7dbb      	ldrb	r3, [r7, #22]
 80076ce:	f023 0310 	bic.w	r3, r3, #16
 80076d2:	75bb      	strb	r3, [r7, #22]
				break;
 80076d4:	e015      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80076d6:	7dbb      	ldrb	r3, [r7, #22]
 80076d8:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80076dc:	75bb      	strb	r3, [r7, #22]
				break;
 80076de:	e010      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80076e0:	7dbb      	ldrb	r3, [r7, #22]
 80076e2:	f023 0304 	bic.w	r3, r3, #4
 80076e6:	75bb      	strb	r3, [r7, #22]
				break;
 80076e8:	e00b      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80076ea:	7dbb      	ldrb	r3, [r7, #22]
 80076ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076f0:	75bb      	strb	r3, [r7, #22]
				break;
 80076f2:	e006      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80076f4:	7dbb      	ldrb	r3, [r7, #22]
 80076f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076fa:	75bb      	strb	r3, [r7, #22]
				break;
 80076fc:	e001      	b.n	8007702 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076fe:	23fc      	movs	r3, #252	@ 0xfc
 8007700:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	7dba      	ldrb	r2, [r7, #22]
 8007706:	429a      	cmp	r2, r3
 8007708:	d01e      	beq.n	8007748 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800770a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d107      	bne.n	8007722 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8007712:	7dbb      	ldrb	r3, [r7, #22]
 8007714:	461a      	mov	r2, r3
 8007716:	2101      	movs	r1, #1
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f004 f9eb 	bl	800baf4 <VL53L0X_WrByte>
 800771e:	4603      	mov	r3, r0
 8007720:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8007722:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d103      	bne.n	8007732 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	7dba      	ldrb	r2, [r7, #22]
 800772e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8007732:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8007740:	6939      	ldr	r1, [r7, #16]
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7ff ff10 	bl	8007568 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007748:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3718      	adds	r7, #24
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	607b      	str	r3, [r7, #4]
 800775e:	460b      	mov	r3, r1
 8007760:	72fb      	strb	r3, [r7, #11]
 8007762:	4613      	mov	r3, r2
 8007764:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007766:	2300      	movs	r3, #0
 8007768:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8007770:	7afb      	ldrb	r3, [r7, #11]
 8007772:	2b04      	cmp	r3, #4
 8007774:	d836      	bhi.n	80077e4 <sequence_step_enabled+0x90>
 8007776:	a201      	add	r2, pc, #4	@ (adr r2, 800777c <sequence_step_enabled+0x28>)
 8007778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777c:	08007791 	.word	0x08007791
 8007780:	080077a3 	.word	0x080077a3
 8007784:	080077b5 	.word	0x080077b5
 8007788:	080077c7 	.word	0x080077c7
 800778c:	080077d9 	.word	0x080077d9
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8007790:	7abb      	ldrb	r3, [r7, #10]
 8007792:	111b      	asrs	r3, r3, #4
 8007794:	b2db      	uxtb	r3, r3
 8007796:	f003 0301 	and.w	r3, r3, #1
 800779a:	b2da      	uxtb	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	701a      	strb	r2, [r3, #0]
		break;
 80077a0:	e022      	b.n	80077e8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80077a2:	7abb      	ldrb	r3, [r7, #10]
 80077a4:	10db      	asrs	r3, r3, #3
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	f003 0301 	and.w	r3, r3, #1
 80077ac:	b2da      	uxtb	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	701a      	strb	r2, [r3, #0]
		break;
 80077b2:	e019      	b.n	80077e8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80077b4:	7abb      	ldrb	r3, [r7, #10]
 80077b6:	109b      	asrs	r3, r3, #2
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	b2da      	uxtb	r2, r3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	701a      	strb	r2, [r3, #0]
		break;
 80077c4:	e010      	b.n	80077e8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80077c6:	7abb      	ldrb	r3, [r7, #10]
 80077c8:	119b      	asrs	r3, r3, #6
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	f003 0301 	and.w	r3, r3, #1
 80077d0:	b2da      	uxtb	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	701a      	strb	r2, [r3, #0]
		break;
 80077d6:	e007      	b.n	80077e8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80077d8:	7abb      	ldrb	r3, [r7, #10]
 80077da:	09db      	lsrs	r3, r3, #7
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	701a      	strb	r2, [r3, #0]
		break;
 80077e2:	e001      	b.n	80077e8 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80077e4:	23fc      	movs	r3, #252	@ 0xfc
 80077e6:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80077e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	371c      	adds	r7, #28
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007802:	2300      	movs	r3, #0
 8007804:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8007806:	2300      	movs	r3, #0
 8007808:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800780a:	f107 030e 	add.w	r3, r7, #14
 800780e:	461a      	mov	r2, r3
 8007810:	2101      	movs	r1, #1
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f004 f9f0 	bl	800bbf8 <VL53L0X_RdByte>
 8007818:	4603      	mov	r3, r0
 800781a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800781c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d107      	bne.n	8007834 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007824:	7bba      	ldrb	r2, [r7, #14]
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	2100      	movs	r1, #0
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f7ff ff92 	bl	8007754 <sequence_step_enabled>
 8007830:	4603      	mov	r3, r0
 8007832:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d108      	bne.n	800784e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800783c:	7bba      	ldrb	r2, [r7, #14]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	3302      	adds	r3, #2
 8007842:	2101      	movs	r1, #1
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f7ff ff85 	bl	8007754 <sequence_step_enabled>
 800784a:	4603      	mov	r3, r0
 800784c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800784e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d108      	bne.n	8007868 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8007856:	7bba      	ldrb	r2, [r7, #14]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	3301      	adds	r3, #1
 800785c:	2102      	movs	r1, #2
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f7ff ff78 	bl	8007754 <sequence_step_enabled>
 8007864:	4603      	mov	r3, r0
 8007866:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007868:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d108      	bne.n	8007882 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8007870:	7bba      	ldrb	r2, [r7, #14]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	3303      	adds	r3, #3
 8007876:	2103      	movs	r1, #3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f7ff ff6b 	bl	8007754 <sequence_step_enabled>
 800787e:	4603      	mov	r3, r0
 8007880:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d108      	bne.n	800789c <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800788a:	7bba      	ldrb	r2, [r7, #14]
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	3304      	adds	r3, #4
 8007890:	2104      	movs	r1, #4
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f7ff ff5e 	bl	8007754 <sequence_step_enabled>
 8007898:	4603      	mov	r3, r0
 800789a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800789c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3710      	adds	r7, #16
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}

080078a8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078b2:	2300      	movs	r3, #0
 80078b4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80078b6:	f107 030c 	add.w	r3, r7, #12
 80078ba:	461a      	mov	r2, r3
 80078bc:	21f8      	movs	r1, #248	@ 0xf8
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f004 f9c4 	bl	800bc4c <VL53L0X_RdWord>
 80078c4:	4603      	mov	r3, r0
 80078c6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80078c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d108      	bne.n	80078e2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80078d0:	f107 0308 	add.w	r3, r7, #8
 80078d4:	461a      	mov	r2, r3
 80078d6:	2104      	movs	r1, #4
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f004 f9ed 	bl	800bcb8 <VL53L0X_RdDWord>
 80078de:	4603      	mov	r3, r0
 80078e0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80078e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10c      	bne.n	8007904 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80078ea:	89bb      	ldrh	r3, [r7, #12]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d005      	beq.n	80078fc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	89ba      	ldrh	r2, [r7, #12]
 80078f4:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007904:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800791a:	2300      	movs	r3, #0
 800791c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	7f1b      	ldrb	r3, [r3, #28]
 8007922:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	7bba      	ldrb	r2, [r7, #14]
 8007928:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800792a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b086      	sub	sp, #24
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007944:	2300      	movs	r3, #0
 8007946:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8007948:	f107 030e 	add.w	r3, r7, #14
 800794c:	461a      	mov	r2, r3
 800794e:	2120      	movs	r1, #32
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f004 f97b 	bl	800bc4c <VL53L0X_RdWord>
 8007956:	4603      	mov	r3, r0
 8007958:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800795a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d118      	bne.n	8007994 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8007962:	89fb      	ldrh	r3, [r7, #14]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d109      	bne.n	800797c <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	771a      	strb	r2, [r3, #28]
 800797a:	e00b      	b.n	8007994 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800797c:	89fb      	ldrh	r3, [r7, #14]
 800797e:	00db      	lsls	r3, r3, #3
 8007980:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007994:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007998:	4618      	mov	r0, r3
 800799a:	3718      	adds	r7, #24
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	460b      	mov	r3, r1
 80079aa:	807b      	strh	r3, [r7, #2]
 80079ac:	4613      	mov	r3, r2
 80079ae:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80079b0:	2300      	movs	r3, #0
 80079b2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80079b4:	2300      	movs	r3, #0
 80079b6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80079b8:	2300      	movs	r3, #0
 80079ba:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80079bc:	2300      	movs	r3, #0
 80079be:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80079c0:	887b      	ldrh	r3, [r7, #2]
 80079c2:	2b05      	cmp	r3, #5
 80079c4:	d902      	bls.n	80079cc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80079c6:	23fc      	movs	r3, #252	@ 0xfc
 80079c8:	75fb      	strb	r3, [r7, #23]
 80079ca:	e05b      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80079cc:	787b      	ldrb	r3, [r7, #1]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d106      	bne.n	80079e0 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 80079d2:	2300      	movs	r3, #0
 80079d4:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80079da:	2301      	movs	r3, #1
 80079dc:	73bb      	strb	r3, [r7, #14]
 80079de:	e00a      	b.n	80079f6 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80079e0:	887b      	ldrh	r3, [r7, #2]
 80079e2:	687a      	ldr	r2, [r7, #4]
 80079e4:	330c      	adds	r3, #12
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4413      	add	r3, r2
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80079ee:	2300      	movs	r3, #0
 80079f0:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80079f2:	2301      	movs	r3, #1
 80079f4:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80079f6:	887b      	ldrh	r3, [r7, #2]
 80079f8:	2b05      	cmp	r3, #5
 80079fa:	d841      	bhi.n	8007a80 <VL53L0X_SetLimitCheckEnable+0xe0>
 80079fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007a04 <VL53L0X_SetLimitCheckEnable+0x64>)
 80079fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a02:	bf00      	nop
 8007a04:	08007a1d 	.word	0x08007a1d
 8007a08:	08007a27 	.word	0x08007a27
 8007a0c:	08007a3d 	.word	0x08007a3d
 8007a10:	08007a47 	.word	0x08007a47
 8007a14:	08007a51 	.word	0x08007a51
 8007a18:	08007a69 	.word	0x08007a69

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	7bfa      	ldrb	r2, [r7, #15]
 8007a20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8007a24:	e02e      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	2144      	movs	r1, #68	@ 0x44
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f004 f883 	bl	800bb3c <VL53L0X_WrWord>
 8007a36:	4603      	mov	r3, r0
 8007a38:	75fb      	strb	r3, [r7, #23]

			break;
 8007a3a:	e023      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	7bfa      	ldrb	r2, [r7, #15]
 8007a40:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8007a44:	e01e      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	7bfa      	ldrb	r2, [r7, #15]
 8007a4a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8007a4e:	e019      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8007a50:	7bbb      	ldrb	r3, [r7, #14]
 8007a52:	005b      	lsls	r3, r3, #1
 8007a54:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8007a56:	7b7b      	ldrb	r3, [r7, #13]
 8007a58:	22fe      	movs	r2, #254	@ 0xfe
 8007a5a:	2160      	movs	r1, #96	@ 0x60
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f004 f897 	bl	800bb90 <VL53L0X_UpdateByte>
 8007a62:	4603      	mov	r3, r0
 8007a64:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8007a66:	e00d      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8007a68:	7bbb      	ldrb	r3, [r7, #14]
 8007a6a:	011b      	lsls	r3, r3, #4
 8007a6c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8007a6e:	7b7b      	ldrb	r3, [r7, #13]
 8007a70:	22ef      	movs	r2, #239	@ 0xef
 8007a72:	2160      	movs	r1, #96	@ 0x60
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f004 f88b 	bl	800bb90 <VL53L0X_UpdateByte>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8007a7e:	e001      	b.n	8007a84 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007a80:	23fc      	movs	r3, #252	@ 0xfc
 8007a82:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10f      	bne.n	8007aac <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8007a8c:	787b      	ldrb	r3, [r7, #1]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d106      	bne.n	8007aa0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a92:	887b      	ldrh	r3, [r7, #2]
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	4413      	add	r3, r2
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007a9e:	e005      	b.n	8007aac <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007aa0:	887b      	ldrh	r3, [r7, #2]
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007aac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3718      	adds	r7, #24
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b087      	sub	sp, #28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	607a      	str	r2, [r7, #4]
 8007ac4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8007aca:	897b      	ldrh	r3, [r7, #10]
 8007acc:	2b05      	cmp	r3, #5
 8007ace:	d905      	bls.n	8007adc <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007ad0:	23fc      	movs	r3, #252	@ 0xfc
 8007ad2:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	701a      	strb	r2, [r3, #0]
 8007ada:	e008      	b.n	8007aee <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007adc:	897b      	ldrh	r3, [r7, #10]
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ae6:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	7dba      	ldrb	r2, [r7, #22]
 8007aec:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007aee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	371c      	adds	r7, #28
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
	...

08007b00 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b086      	sub	sp, #24
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	460b      	mov	r3, r1
 8007b0a:	607a      	str	r2, [r7, #4]
 8007b0c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8007b12:	897b      	ldrh	r3, [r7, #10]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b1c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8007b1e:	7dbb      	ldrb	r3, [r7, #22]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d107      	bne.n	8007b34 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b24:	897b      	ldrh	r3, [r7, #10]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	330c      	adds	r3, #12
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	4413      	add	r3, r2
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	605a      	str	r2, [r3, #4]
 8007b32:	e040      	b.n	8007bb6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8007b34:	897b      	ldrh	r3, [r7, #10]
 8007b36:	2b05      	cmp	r3, #5
 8007b38:	d830      	bhi.n	8007b9c <VL53L0X_SetLimitCheckValue+0x9c>
 8007b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b40 <VL53L0X_SetLimitCheckValue+0x40>)
 8007b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b40:	08007b59 	.word	0x08007b59
 8007b44:	08007b61 	.word	0x08007b61
 8007b48:	08007b77 	.word	0x08007b77
 8007b4c:	08007b7f 	.word	0x08007b7f
 8007b50:	08007b87 	.word	0x08007b87
 8007b54:	08007b87 	.word	0x08007b87

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8007b5e:	e01f      	b.n	8007ba0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	461a      	mov	r2, r3
 8007b68:	2144      	movs	r1, #68	@ 0x44
 8007b6a:	68f8      	ldr	r0, [r7, #12]
 8007b6c:	f003 ffe6 	bl	800bb3c <VL53L0X_WrWord>
 8007b70:	4603      	mov	r3, r0
 8007b72:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007b74:	e014      	b.n	8007ba0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8007b7c:	e010      	b.n	8007ba0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8007b84:	e00c      	b.n	8007ba0 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	2164      	movs	r1, #100	@ 0x64
 8007b90:	68f8      	ldr	r0, [r7, #12]
 8007b92:	f003 ffd3 	bl	800bb3c <VL53L0X_WrWord>
 8007b96:	4603      	mov	r3, r0
 8007b98:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007b9a:	e001      	b.n	8007ba0 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b9c:	23fc      	movs	r3, #252	@ 0xfc
 8007b9e:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007ba0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d106      	bne.n	8007bb6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007ba8:	897b      	ldrh	r3, [r7, #10]
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	330c      	adds	r3, #12
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	4413      	add	r3, r2
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007bb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3718      	adds	r7, #24
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop

08007bc4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b088      	sub	sp, #32
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	460b      	mov	r3, r1
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8007bda:	897b      	ldrh	r3, [r7, #10]
 8007bdc:	2b05      	cmp	r3, #5
 8007bde:	d847      	bhi.n	8007c70 <VL53L0X_GetLimitCheckValue+0xac>
 8007be0:	a201      	add	r2, pc, #4	@ (adr r2, 8007be8 <VL53L0X_GetLimitCheckValue+0x24>)
 8007be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be6:	bf00      	nop
 8007be8:	08007c01 	.word	0x08007c01
 8007bec:	08007c0d 	.word	0x08007c0d
 8007bf0:	08007c33 	.word	0x08007c33
 8007bf4:	08007c3f 	.word	0x08007c3f
 8007bf8:	08007c4b 	.word	0x08007c4b
 8007bfc:	08007c4b 	.word	0x08007c4b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c04:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8007c06:	2300      	movs	r3, #0
 8007c08:	77bb      	strb	r3, [r7, #30]
		break;
 8007c0a:	e033      	b.n	8007c74 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007c0c:	f107 0316 	add.w	r3, r7, #22
 8007c10:	461a      	mov	r2, r3
 8007c12:	2144      	movs	r1, #68	@ 0x44
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f004 f819 	bl	800bc4c <VL53L0X_RdWord>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007c1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d102      	bne.n	8007c2c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007c26:	8afb      	ldrh	r3, [r7, #22]
 8007c28:	025b      	lsls	r3, r3, #9
 8007c2a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	77bb      	strb	r3, [r7, #30]
		break;
 8007c30:	e020      	b.n	8007c74 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c36:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	77bb      	strb	r3, [r7, #30]
		break;
 8007c3c:	e01a      	b.n	8007c74 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c42:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8007c44:	2300      	movs	r3, #0
 8007c46:	77bb      	strb	r3, [r7, #30]
		break;
 8007c48:	e014      	b.n	8007c74 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007c4a:	f107 0316 	add.w	r3, r7, #22
 8007c4e:	461a      	mov	r2, r3
 8007c50:	2164      	movs	r1, #100	@ 0x64
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f003 fffa 	bl	800bc4c <VL53L0X_RdWord>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007c5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d102      	bne.n	8007c6a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007c64:	8afb      	ldrh	r3, [r7, #22]
 8007c66:	025b      	lsls	r3, r3, #9
 8007c68:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	77bb      	strb	r3, [r7, #30]
		break;
 8007c6e:	e001      	b.n	8007c74 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007c70:	23fc      	movs	r3, #252	@ 0xfc
 8007c72:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007c74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d12a      	bne.n	8007cd2 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8007c7c:	7fbb      	ldrb	r3, [r7, #30]
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d124      	bne.n	8007ccc <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d110      	bne.n	8007caa <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8007c88:	897b      	ldrh	r3, [r7, #10]
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	330c      	adds	r3, #12
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	4413      	add	r3, r2
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	69ba      	ldr	r2, [r7, #24]
 8007c9a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c9c:	897b      	ldrh	r3, [r7, #10]
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007ca8:	e013      	b.n	8007cd2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007cb0:	897b      	ldrh	r3, [r7, #10]
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	330c      	adds	r3, #12
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4413      	add	r3, r2
 8007cba:	69ba      	ldr	r2, [r7, #24]
 8007cbc:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007cbe:	897b      	ldrh	r3, [r7, #10]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007cca:	e002      	b.n	8007cd2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	69ba      	ldr	r2, [r7, #24]
 8007cd0:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007cd2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3720      	adds	r7, #32
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop

08007ce0 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cea:	2300      	movs	r3, #0
 8007cec:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8007cee:	f107 030e 	add.w	r3, r7, #14
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f003 ff7e 	bl	800bbf8 <VL53L0X_RdByte>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8007d00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d10e      	bne.n	8007d26 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8007d08:	7bba      	ldrb	r2, [r7, #14]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8007d10:	7bbb      	ldrb	r3, [r7, #14]
 8007d12:	b25b      	sxtb	r3, r3
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	da03      	bge.n	8007d20 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	701a      	strb	r2, [r3, #0]
 8007d1e:	e002      	b.n	8007d26 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	2200      	movs	r2, #0
 8007d24:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d104      	bne.n	8007d38 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	781a      	ldrb	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007d38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007d50:	f107 030e 	add.w	r3, r7, #14
 8007d54:	4619      	mov	r1, r3
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7ff fbd4 	bl	8007504 <VL53L0X_GetDeviceMode>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007d60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d107      	bne.n	8007d78 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007d68:	7bbb      	ldrb	r3, [r7, #14]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d104      	bne.n	8007d78 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 f898 	bl	8007ea4 <VL53L0X_StartMeasurement>
 8007d74:	4603      	mov	r3, r0
 8007d76:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d104      	bne.n	8007d8a <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f001 fb33 	bl	80093ec <VL53L0X_measurement_poll_for_completion>
 8007d86:	4603      	mov	r3, r0
 8007d88:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d106      	bne.n	8007da0 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007d92:	7bbb      	ldrb	r3, [r7, #14]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d103      	bne.n	8007da0 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2203      	movs	r2, #3
 8007d9c:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8007da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3710      	adds	r7, #16
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b086      	sub	sp, #24
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007db8:	2300      	movs	r3, #0
 8007dba:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	68b9      	ldr	r1, [r7, #8]
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f001 fad5 	bl	8009372 <VL53L0X_perform_ref_calibration>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8007dcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3718      	adds	r7, #24
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b086      	sub	sp, #24
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	460b      	mov	r3, r1
 8007de2:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007de4:	2300      	movs	r3, #0
 8007de6:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8007dee:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8007df0:	7dbb      	ldrb	r3, [r7, #22]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d005      	beq.n	8007e02 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007df6:	7dbb      	ldrb	r3, [r7, #22]
 8007df8:	2b02      	cmp	r3, #2
 8007dfa:	d002      	beq.n	8007e02 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007dfc:	7dbb      	ldrb	r3, [r7, #22]
 8007dfe:	2b03      	cmp	r3, #3
 8007e00:	d147      	bne.n	8007e92 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8007e02:	f107 030c 	add.w	r3, r7, #12
 8007e06:	f107 0210 	add.w	r2, r7, #16
 8007e0a:	2101      	movs	r1, #1
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fbb9 	bl	8008584 <VL53L0X_GetInterruptThresholds>
 8007e12:	4603      	mov	r3, r0
 8007e14:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8007e1c:	d803      	bhi.n	8007e26 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8007e1e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8007e20:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8007e24:	d935      	bls.n	8007e92 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007e26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d131      	bne.n	8007e92 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8007e2e:	78fb      	ldrb	r3, [r7, #3]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d006      	beq.n	8007e42 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007e34:	491a      	ldr	r1, [pc, #104]	@ (8007ea0 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f002 ff46 	bl	800acc8 <VL53L0X_load_tuning_settings>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	75fb      	strb	r3, [r7, #23]
 8007e40:	e027      	b.n	8007e92 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8007e42:	2204      	movs	r2, #4
 8007e44:	21ff      	movs	r1, #255	@ 0xff
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f003 fe54 	bl	800baf4 <VL53L0X_WrByte>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	461a      	mov	r2, r3
 8007e50:	7dfb      	ldrb	r3, [r7, #23]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8007e56:	2200      	movs	r2, #0
 8007e58:	2170      	movs	r1, #112	@ 0x70
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f003 fe4a 	bl	800baf4 <VL53L0X_WrByte>
 8007e60:	4603      	mov	r3, r0
 8007e62:	461a      	mov	r2, r3
 8007e64:	7dfb      	ldrb	r3, [r7, #23]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	21ff      	movs	r1, #255	@ 0xff
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f003 fe40 	bl	800baf4 <VL53L0X_WrByte>
 8007e74:	4603      	mov	r3, r0
 8007e76:	461a      	mov	r2, r3
 8007e78:	7dfb      	ldrb	r3, [r7, #23]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007e7e:	2200      	movs	r2, #0
 8007e80:	2180      	movs	r1, #128	@ 0x80
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f003 fe36 	bl	800baf4 <VL53L0X_WrByte>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	7dfb      	ldrb	r3, [r7, #23]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8007e92:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3718      	adds	r7, #24
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	24000108 	.word	0x24000108

08007ea4 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b086      	sub	sp, #24
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007eac:	2300      	movs	r3, #0
 8007eae:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007eb4:	f107 030e 	add.w	r3, r7, #14
 8007eb8:	4619      	mov	r1, r3
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f7ff fb22 	bl	8007504 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	2180      	movs	r1, #128	@ 0x80
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f003 fe15 	bl	800baf4 <VL53L0X_WrByte>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007ece:	2201      	movs	r2, #1
 8007ed0:	21ff      	movs	r1, #255	@ 0xff
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f003 fe0e 	bl	800baf4 <VL53L0X_WrByte>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007edc:	2200      	movs	r2, #0
 8007ede:	2100      	movs	r1, #0
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f003 fe07 	bl	800baf4 <VL53L0X_WrByte>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	2191      	movs	r1, #145	@ 0x91
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f003 fdfd 	bl	800baf4 <VL53L0X_WrByte>
 8007efa:	4603      	mov	r3, r0
 8007efc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007efe:	2201      	movs	r2, #1
 8007f00:	2100      	movs	r1, #0
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f003 fdf6 	bl	800baf4 <VL53L0X_WrByte>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	21ff      	movs	r1, #255	@ 0xff
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f003 fdef 	bl	800baf4 <VL53L0X_WrByte>
 8007f16:	4603      	mov	r3, r0
 8007f18:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2180      	movs	r1, #128	@ 0x80
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f003 fde8 	bl	800baf4 <VL53L0X_WrByte>
 8007f24:	4603      	mov	r3, r0
 8007f26:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8007f28:	7bbb      	ldrb	r3, [r7, #14]
 8007f2a:	2b03      	cmp	r3, #3
 8007f2c:	d054      	beq.n	8007fd8 <VL53L0X_StartMeasurement+0x134>
 8007f2e:	2b03      	cmp	r3, #3
 8007f30:	dc6c      	bgt.n	800800c <VL53L0X_StartMeasurement+0x168>
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d002      	beq.n	8007f3c <VL53L0X_StartMeasurement+0x98>
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d034      	beq.n	8007fa4 <VL53L0X_StartMeasurement+0x100>
 8007f3a:	e067      	b.n	800800c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	2100      	movs	r1, #0
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f003 fdd7 	bl	800baf4 <VL53L0X_WrByte>
 8007f46:	4603      	mov	r3, r0
 8007f48:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8007f4a:	7bfb      	ldrb	r3, [r7, #15]
 8007f4c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007f4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d15d      	bne.n	8008012 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8007f56:	2300      	movs	r3, #0
 8007f58:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d008      	beq.n	8007f72 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8007f60:	f107 030d 	add.w	r3, r7, #13
 8007f64:	461a      	mov	r2, r3
 8007f66:	2100      	movs	r1, #0
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f003 fe45 	bl	800bbf8 <VL53L0X_RdByte>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	3301      	adds	r3, #1
 8007f76:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8007f78:	7b7a      	ldrb	r2, [r7, #13]
 8007f7a:	7bfb      	ldrb	r3, [r7, #15]
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007f80:	7bfa      	ldrb	r2, [r7, #15]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d107      	bne.n	8007f96 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8007f86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d103      	bne.n	8007f96 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007f94:	d3e1      	bcc.n	8007f5a <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007f9c:	d339      	bcc.n	8008012 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8007f9e:	23f9      	movs	r3, #249	@ 0xf9
 8007fa0:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007fa2:	e036      	b.n	8008012 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007fa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d105      	bne.n	8007fb8 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007fac:	2101      	movs	r1, #1
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f7ff ff12 	bl	8007dd8 <VL53L0X_CheckAndLoadInterruptSettings>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007fb8:	2202      	movs	r2, #2
 8007fba:	2100      	movs	r1, #0
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f003 fd99 	bl	800baf4 <VL53L0X_WrByte>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007fc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d123      	bne.n	8008016 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2204      	movs	r2, #4
 8007fd2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8007fd6:	e01e      	b.n	8008016 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007fd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d105      	bne.n	8007fec <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7ff fef8 	bl	8007dd8 <VL53L0X_CheckAndLoadInterruptSettings>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007fec:	2204      	movs	r2, #4
 8007fee:	2100      	movs	r1, #0
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f003 fd7f 	bl	800baf4 <VL53L0X_WrByte>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8007ffa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10b      	bne.n	800801a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2204      	movs	r2, #4
 8008006:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800800a:	e006      	b.n	800801a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800800c:	23f8      	movs	r3, #248	@ 0xf8
 800800e:	75fb      	strb	r3, [r7, #23]
 8008010:	e004      	b.n	800801c <VL53L0X_StartMeasurement+0x178>
		break;
 8008012:	bf00      	nop
 8008014:	e002      	b.n	800801c <VL53L0X_StartMeasurement+0x178>
		break;
 8008016:	bf00      	nop
 8008018:	e000      	b.n	800801c <VL53L0X_StartMeasurement+0x178>
		break;
 800801a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800801c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008020:	4618      	mov	r0, r3
 8008022:	3718      	adds	r7, #24
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008032:	2300      	movs	r3, #0
 8008034:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800803c:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800803e:	7bbb      	ldrb	r3, [r7, #14]
 8008040:	2b04      	cmp	r3, #4
 8008042:	d112      	bne.n	800806a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8008044:	f107 0308 	add.w	r3, r7, #8
 8008048:	4619      	mov	r1, r3
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 fb0e 	bl	800866c <VL53L0X_GetInterruptMaskStatus>
 8008050:	4603      	mov	r3, r0
 8008052:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2b04      	cmp	r3, #4
 8008058:	d103      	bne.n	8008062 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	2201      	movs	r2, #1
 800805e:	701a      	strb	r2, [r3, #0]
 8008060:	e01c      	b.n	800809c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	2200      	movs	r2, #0
 8008066:	701a      	strb	r2, [r3, #0]
 8008068:	e018      	b.n	800809c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800806a:	f107 030d 	add.w	r3, r7, #13
 800806e:	461a      	mov	r2, r3
 8008070:	2114      	movs	r1, #20
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f003 fdc0 	bl	800bbf8 <VL53L0X_RdByte>
 8008078:	4603      	mov	r3, r0
 800807a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800807c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10b      	bne.n	800809c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8008084:	7b7b      	ldrb	r3, [r7, #13]
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d003      	beq.n	8008096 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2201      	movs	r2, #1
 8008092:	701a      	strb	r2, [r3, #0]
 8008094:	e002      	b.n	800809c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	2200      	movs	r2, #0
 800809a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800809c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3710      	adds	r7, #16
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80080a8:	b5b0      	push	{r4, r5, r7, lr}
 80080aa:	b096      	sub	sp, #88	@ 0x58
 80080ac:	af02      	add	r7, sp, #8
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80080b2:	2300      	movs	r3, #0
 80080b4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80080b8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80080bc:	230c      	movs	r3, #12
 80080be:	2114      	movs	r1, #20
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f003 fceb 	bl	800ba9c <VL53L0X_ReadMulti>
 80080c6:	4603      	mov	r3, r0
 80080c8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 80080cc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f040 80c8 	bne.w	8008266 <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	2200      	movs	r2, #0
 80080da:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	2200      	movs	r2, #0
 80080e0:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80080e2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80080e6:	021b      	lsls	r3, r3, #8
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80080ee:	4413      	add	r3, r2
 80080f0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	2200      	movs	r2, #0
 80080f8:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80080fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80080fe:	021b      	lsls	r3, r3, #8
 8008100:	b29b      	uxth	r3, r3
 8008102:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008106:	4413      	add	r3, r2
 8008108:	b29b      	uxth	r3, r3
 800810a:	025b      	lsls	r3, r3, #9
 800810c:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008112:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8008114:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008118:	021b      	lsls	r3, r3, #8
 800811a:	b29b      	uxth	r3, r3
 800811c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8008120:	4413      	add	r3, r2
 8008122:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8008126:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800812a:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8008130:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008134:	021b      	lsls	r3, r3, #8
 8008136:	b29b      	uxth	r3, r3
 8008138:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800813c:	4413      	add	r3, r2
 800813e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8008148:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800814a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800814e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8008158:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8008160:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8008164:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008166:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800816a:	d046      	beq.n	80081fa <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800816c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800816e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8008172:	fb02 f303 	mul.w	r3, r2, r3
 8008176:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800817a:	4a58      	ldr	r2, [pc, #352]	@ (80082dc <VL53L0X_GetRangingMeasurementData+0x234>)
 800817c:	fb82 1203 	smull	r1, r2, r2, r3
 8008180:	1192      	asrs	r2, r2, #6
 8008182:	17db      	asrs	r3, r3, #31
 8008184:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8008186:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	7f1b      	ldrb	r3, [r3, #28]
 8008194:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8008198:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800819c:	2b00      	cmp	r3, #0
 800819e:	d02c      	beq.n	80081fa <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 80081a0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80081a2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80081a6:	fb02 f303 	mul.w	r3, r2, r3
 80081aa:	121a      	asrs	r2, r3, #8
					<= 0) {
 80081ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d10d      	bne.n	80081ce <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 80081b2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d004      	beq.n	80081c4 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 80081ba:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 80081be:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80081c2:	e016      	b.n	80081f2 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 80081c4:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 80081c8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80081cc:	e011      	b.n	80081f2 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80081ce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80081d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081d4:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80081d8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80081da:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80081de:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80081e2:	121b      	asrs	r3, r3, #8
 80081e4:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80081e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081e8:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80081ea:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80081ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80081f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80081f6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80081fa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00d      	beq.n	800821e <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8008202:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008206:	089b      	lsrs	r3, r3, #2
 8008208:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800820e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008212:	b2db      	uxtb	r3, r3
 8008214:	019b      	lsls	r3, r3, #6
 8008216:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	75da      	strb	r2, [r3, #23]
 800821c:	e006      	b.n	800822c <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8008224:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2200      	movs	r2, #0
 800822a:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800822c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8008230:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8008234:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8008238:	9301      	str	r3, [sp, #4]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	9300      	str	r3, [sp, #0]
 800823e:	4613      	mov	r3, r2
 8008240:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f003 f9de 	bl	800b604 <VL53L0X_get_pal_range_status>
 8008248:	4603      	mov	r3, r0
 800824a:	461a      	mov	r2, r3
 800824c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008250:	4313      	orrs	r3, r2
 8008252:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8008256:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800825a:	2b00      	cmp	r3, #0
 800825c:	d103      	bne.n	8008266 <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800825e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008266:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800826a:	2b00      	cmp	r3, #0
 800826c:	d12f      	bne.n	80082ce <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f107 040c 	add.w	r4, r7, #12
 8008274:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8008278:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800827a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800827c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008280:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8008288:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800828e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8008296:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800829c:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80082a2:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80082a8:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80082ae:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 80082b4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 80082be:	f107 050c 	add.w	r5, r7, #12
 80082c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80082c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80082c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80082ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80082ce:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3750      	adds	r7, #80	@ 0x50
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bdb0      	pop	{r4, r5, r7, pc}
 80082da:	bf00      	nop
 80082dc:	10624dd3 	.word	0x10624dd3

080082e0 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082ea:	2300      	movs	r3, #0
 80082ec:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80082ee:	2100      	movs	r1, #0
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7ff f8db 	bl	80074ac <VL53L0X_SetDeviceMode>
 80082f6:	4603      	mov	r3, r0
 80082f8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80082fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d104      	bne.n	800830c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f7ff fd1e 	bl	8007d44 <VL53L0X_PerformSingleMeasurement>
 8008308:	4603      	mov	r3, r0
 800830a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800830c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d105      	bne.n	8008320 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8008314:	6839      	ldr	r1, [r7, #0]
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f7ff fec6 	bl	80080a8 <VL53L0X_GetRangingMeasurementData>
 800831c:	4603      	mov	r3, r0
 800831e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8008320:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d105      	bne.n	8008334 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008328:	2100      	movs	r1, #0
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 f95e 	bl	80085ec <VL53L0X_ClearInterruptMask>
 8008330:	4603      	mov	r3, r0
 8008332:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8008334:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	4608      	mov	r0, r1
 800834a:	4611      	mov	r1, r2
 800834c:	461a      	mov	r2, r3
 800834e:	4603      	mov	r3, r0
 8008350:	70fb      	strb	r3, [r7, #3]
 8008352:	460b      	mov	r3, r1
 8008354:	70bb      	strb	r3, [r7, #2]
 8008356:	4613      	mov	r3, r2
 8008358:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800835a:	2300      	movs	r3, #0
 800835c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800835e:	78fb      	ldrb	r3, [r7, #3]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8008364:	23f6      	movs	r3, #246	@ 0xf6
 8008366:	73fb      	strb	r3, [r7, #15]
 8008368:	e105      	b.n	8008576 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800836a:	78bb      	ldrb	r3, [r7, #2]
 800836c:	2b14      	cmp	r3, #20
 800836e:	d110      	bne.n	8008392 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008370:	7e3b      	ldrb	r3, [r7, #24]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d102      	bne.n	800837c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8008376:	2310      	movs	r3, #16
 8008378:	73bb      	strb	r3, [r7, #14]
 800837a:	e001      	b.n	8008380 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800837c:	2301      	movs	r3, #1
 800837e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8008380:	7bbb      	ldrb	r3, [r7, #14]
 8008382:	461a      	mov	r2, r3
 8008384:	2184      	movs	r1, #132	@ 0x84
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f003 fbb4 	bl	800baf4 <VL53L0X_WrByte>
 800838c:	4603      	mov	r3, r0
 800838e:	73fb      	strb	r3, [r7, #15]
 8008390:	e0f1      	b.n	8008576 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8008392:	78bb      	ldrb	r3, [r7, #2]
 8008394:	2b15      	cmp	r3, #21
 8008396:	f040 8097 	bne.w	80084c8 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800839a:	2201      	movs	r2, #1
 800839c:	21ff      	movs	r1, #255	@ 0xff
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f003 fba8 	bl	800baf4 <VL53L0X_WrByte>
 80083a4:	4603      	mov	r3, r0
 80083a6:	461a      	mov	r2, r3
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	4313      	orrs	r3, r2
 80083ac:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80083ae:	2200      	movs	r2, #0
 80083b0:	2100      	movs	r1, #0
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f003 fb9e 	bl	800baf4 <VL53L0X_WrByte>
 80083b8:	4603      	mov	r3, r0
 80083ba:	461a      	mov	r2, r3
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
 80083be:	4313      	orrs	r3, r2
 80083c0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80083c2:	2200      	movs	r2, #0
 80083c4:	21ff      	movs	r1, #255	@ 0xff
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f003 fb94 	bl	800baf4 <VL53L0X_WrByte>
 80083cc:	4603      	mov	r3, r0
 80083ce:	461a      	mov	r2, r3
 80083d0:	7bfb      	ldrb	r3, [r7, #15]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80083d6:	2201      	movs	r2, #1
 80083d8:	2180      	movs	r1, #128	@ 0x80
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f003 fb8a 	bl	800baf4 <VL53L0X_WrByte>
 80083e0:	4603      	mov	r3, r0
 80083e2:	461a      	mov	r2, r3
 80083e4:	7bfb      	ldrb	r3, [r7, #15]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80083ea:	2202      	movs	r2, #2
 80083ec:	2185      	movs	r1, #133	@ 0x85
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f003 fb80 	bl	800baf4 <VL53L0X_WrByte>
 80083f4:	4603      	mov	r3, r0
 80083f6:	461a      	mov	r2, r3
 80083f8:	7bfb      	ldrb	r3, [r7, #15]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80083fe:	2204      	movs	r2, #4
 8008400:	21ff      	movs	r1, #255	@ 0xff
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f003 fb76 	bl	800baf4 <VL53L0X_WrByte>
 8008408:	4603      	mov	r3, r0
 800840a:	461a      	mov	r2, r3
 800840c:	7bfb      	ldrb	r3, [r7, #15]
 800840e:	4313      	orrs	r3, r2
 8008410:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8008412:	2200      	movs	r2, #0
 8008414:	21cd      	movs	r1, #205	@ 0xcd
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f003 fb6c 	bl	800baf4 <VL53L0X_WrByte>
 800841c:	4603      	mov	r3, r0
 800841e:	461a      	mov	r2, r3
 8008420:	7bfb      	ldrb	r3, [r7, #15]
 8008422:	4313      	orrs	r3, r2
 8008424:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8008426:	2211      	movs	r2, #17
 8008428:	21cc      	movs	r1, #204	@ 0xcc
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f003 fb62 	bl	800baf4 <VL53L0X_WrByte>
 8008430:	4603      	mov	r3, r0
 8008432:	461a      	mov	r2, r3
 8008434:	7bfb      	ldrb	r3, [r7, #15]
 8008436:	4313      	orrs	r3, r2
 8008438:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800843a:	2207      	movs	r2, #7
 800843c:	21ff      	movs	r1, #255	@ 0xff
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f003 fb58 	bl	800baf4 <VL53L0X_WrByte>
 8008444:	4603      	mov	r3, r0
 8008446:	461a      	mov	r2, r3
 8008448:	7bfb      	ldrb	r3, [r7, #15]
 800844a:	4313      	orrs	r3, r2
 800844c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800844e:	2200      	movs	r2, #0
 8008450:	21be      	movs	r1, #190	@ 0xbe
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f003 fb4e 	bl	800baf4 <VL53L0X_WrByte>
 8008458:	4603      	mov	r3, r0
 800845a:	461a      	mov	r2, r3
 800845c:	7bfb      	ldrb	r3, [r7, #15]
 800845e:	4313      	orrs	r3, r2
 8008460:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8008462:	2206      	movs	r2, #6
 8008464:	21ff      	movs	r1, #255	@ 0xff
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f003 fb44 	bl	800baf4 <VL53L0X_WrByte>
 800846c:	4603      	mov	r3, r0
 800846e:	461a      	mov	r2, r3
 8008470:	7bfb      	ldrb	r3, [r7, #15]
 8008472:	4313      	orrs	r3, r2
 8008474:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8008476:	2209      	movs	r2, #9
 8008478:	21cc      	movs	r1, #204	@ 0xcc
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f003 fb3a 	bl	800baf4 <VL53L0X_WrByte>
 8008480:	4603      	mov	r3, r0
 8008482:	461a      	mov	r2, r3
 8008484:	7bfb      	ldrb	r3, [r7, #15]
 8008486:	4313      	orrs	r3, r2
 8008488:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800848a:	2200      	movs	r2, #0
 800848c:	21ff      	movs	r1, #255	@ 0xff
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f003 fb30 	bl	800baf4 <VL53L0X_WrByte>
 8008494:	4603      	mov	r3, r0
 8008496:	461a      	mov	r2, r3
 8008498:	7bfb      	ldrb	r3, [r7, #15]
 800849a:	4313      	orrs	r3, r2
 800849c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800849e:	2201      	movs	r2, #1
 80084a0:	21ff      	movs	r1, #255	@ 0xff
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f003 fb26 	bl	800baf4 <VL53L0X_WrByte>
 80084a8:	4603      	mov	r3, r0
 80084aa:	461a      	mov	r2, r3
 80084ac:	7bfb      	ldrb	r3, [r7, #15]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80084b2:	2200      	movs	r2, #0
 80084b4:	2100      	movs	r1, #0
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f003 fb1c 	bl	800baf4 <VL53L0X_WrByte>
 80084bc:	4603      	mov	r3, r0
 80084be:	461a      	mov	r2, r3
 80084c0:	7bfb      	ldrb	r3, [r7, #15]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	73fb      	strb	r3, [r7, #15]
 80084c6:	e056      	b.n	8008576 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80084c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d120      	bne.n	8008512 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 80084d0:	787b      	ldrb	r3, [r7, #1]
 80084d2:	2b04      	cmp	r3, #4
 80084d4:	d81b      	bhi.n	800850e <VL53L0X_SetGpioConfig+0x1ce>
 80084d6:	a201      	add	r2, pc, #4	@ (adr r2, 80084dc <VL53L0X_SetGpioConfig+0x19c>)
 80084d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084dc:	080084f1 	.word	0x080084f1
 80084e0:	080084f7 	.word	0x080084f7
 80084e4:	080084fd 	.word	0x080084fd
 80084e8:	08008503 	.word	0x08008503
 80084ec:	08008509 	.word	0x08008509
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80084f0:	2300      	movs	r3, #0
 80084f2:	73bb      	strb	r3, [r7, #14]
				break;
 80084f4:	e00d      	b.n	8008512 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80084f6:	2301      	movs	r3, #1
 80084f8:	73bb      	strb	r3, [r7, #14]
				break;
 80084fa:	e00a      	b.n	8008512 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80084fc:	2302      	movs	r3, #2
 80084fe:	73bb      	strb	r3, [r7, #14]
				break;
 8008500:	e007      	b.n	8008512 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8008502:	2303      	movs	r3, #3
 8008504:	73bb      	strb	r3, [r7, #14]
				break;
 8008506:	e004      	b.n	8008512 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8008508:	2304      	movs	r3, #4
 800850a:	73bb      	strb	r3, [r7, #14]
				break;
 800850c:	e001      	b.n	8008512 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800850e:	23f5      	movs	r3, #245	@ 0xf5
 8008510:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d107      	bne.n	800852a <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800851a:	7bbb      	ldrb	r3, [r7, #14]
 800851c:	461a      	mov	r2, r3
 800851e:	210a      	movs	r1, #10
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f003 fae7 	bl	800baf4 <VL53L0X_WrByte>
 8008526:	4603      	mov	r3, r0
 8008528:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800852a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10f      	bne.n	8008552 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008532:	7e3b      	ldrb	r3, [r7, #24]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d102      	bne.n	800853e <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8008538:	2300      	movs	r3, #0
 800853a:	73bb      	strb	r3, [r7, #14]
 800853c:	e001      	b.n	8008542 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800853e:	2310      	movs	r3, #16
 8008540:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8008542:	7bbb      	ldrb	r3, [r7, #14]
 8008544:	22ef      	movs	r2, #239	@ 0xef
 8008546:	2184      	movs	r1, #132	@ 0x84
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f003 fb21 	bl	800bb90 <VL53L0X_UpdateByte>
 800854e:	4603      	mov	r3, r0
 8008550:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d103      	bne.n	8008562 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	787a      	ldrb	r2, [r7, #1]
 800855e:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8008562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d105      	bne.n	8008576 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800856a:	2100      	movs	r1, #0
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 f83d 	bl	80085ec <VL53L0X_ClearInterruptMask>
 8008572:	4603      	mov	r3, r0
 8008574:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008576:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3710      	adds	r7, #16
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
 8008582:	bf00      	nop

08008584 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b086      	sub	sp, #24
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	607a      	str	r2, [r7, #4]
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	460b      	mov	r3, r1
 8008592:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008594:	2300      	movs	r3, #0
 8008596:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8008598:	f107 0314 	add.w	r3, r7, #20
 800859c:	461a      	mov	r2, r3
 800859e:	210e      	movs	r1, #14
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f003 fb53 	bl	800bc4c <VL53L0X_RdWord>
 80085a6:	4603      	mov	r3, r0
 80085a8:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80085aa:	8abb      	ldrh	r3, [r7, #20]
 80085ac:	045a      	lsls	r2, r3, #17
 80085ae:	4b0e      	ldr	r3, [pc, #56]	@ (80085e8 <VL53L0X_GetInterruptThresholds+0x64>)
 80085b0:	4013      	ands	r3, r2
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80085b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10e      	bne.n	80085dc <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80085be:	f107 0314 	add.w	r3, r7, #20
 80085c2:	461a      	mov	r2, r3
 80085c4:	210c      	movs	r1, #12
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f003 fb40 	bl	800bc4c <VL53L0X_RdWord>
 80085cc:	4603      	mov	r3, r0
 80085ce:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80085d0:	8abb      	ldrh	r3, [r7, #20]
 80085d2:	045a      	lsls	r2, r3, #17
 80085d4:	4b04      	ldr	r3, [pc, #16]	@ (80085e8 <VL53L0X_GetInterruptThresholds+0x64>)
 80085d6:	4013      	ands	r3, r2
		*pThresholdHigh =
 80085d8:	683a      	ldr	r2, [r7, #0]
 80085da:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80085dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3718      	adds	r7, #24
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	1ffe0000 	.word	0x1ffe0000

080085ec <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085f6:	2300      	movs	r3, #0
 80085f8:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80085fa:	2300      	movs	r3, #0
 80085fc:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80085fe:	2201      	movs	r2, #1
 8008600:	210b      	movs	r1, #11
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f003 fa76 	bl	800baf4 <VL53L0X_WrByte>
 8008608:	4603      	mov	r3, r0
 800860a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800860c:	2200      	movs	r2, #0
 800860e:	210b      	movs	r1, #11
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f003 fa6f 	bl	800baf4 <VL53L0X_WrByte>
 8008616:	4603      	mov	r3, r0
 8008618:	461a      	mov	r2, r3
 800861a:	7bfb      	ldrb	r3, [r7, #15]
 800861c:	4313      	orrs	r3, r2
 800861e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008620:	f107 030d 	add.w	r3, r7, #13
 8008624:	461a      	mov	r2, r3
 8008626:	2113      	movs	r1, #19
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f003 fae5 	bl	800bbf8 <VL53L0X_RdByte>
 800862e:	4603      	mov	r3, r0
 8008630:	461a      	mov	r2, r3
 8008632:	7bfb      	ldrb	r3, [r7, #15]
 8008634:	4313      	orrs	r3, r2
 8008636:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8008638:	7bbb      	ldrb	r3, [r7, #14]
 800863a:	3301      	adds	r3, #1
 800863c:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800863e:	7b7b      	ldrb	r3, [r7, #13]
 8008640:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8008644:	2b00      	cmp	r3, #0
 8008646:	d006      	beq.n	8008656 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8008648:	7bbb      	ldrb	r3, [r7, #14]
 800864a:	2b02      	cmp	r3, #2
 800864c:	d803      	bhi.n	8008656 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800864e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d0d3      	beq.n	80085fe <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8008656:	7bbb      	ldrb	r3, [r7, #14]
 8008658:	2b02      	cmp	r3, #2
 800865a:	d901      	bls.n	8008660 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800865c:	23f4      	movs	r3, #244	@ 0xf4
 800865e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008660:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008676:	2300      	movs	r3, #0
 8008678:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800867a:	f107 030e 	add.w	r3, r7, #14
 800867e:	461a      	mov	r2, r3
 8008680:	2113      	movs	r1, #19
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f003 fab8 	bl	800bbf8 <VL53L0X_RdByte>
 8008688:	4603      	mov	r3, r0
 800868a:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800868c:	7bbb      	ldrb	r3, [r7, #14]
 800868e:	f003 0207 	and.w	r2, r3, #7
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8008696:	7bbb      	ldrb	r3, [r7, #14]
 8008698:	f003 0318 	and.w	r3, r3, #24
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80086a0:	23fa      	movs	r3, #250	@ 0xfa
 80086a2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80086a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3710      	adds	r7, #16
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b086      	sub	sp, #24
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086bc:	2300      	movs	r3, #0
 80086be:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	68b9      	ldr	r1, [r7, #8]
 80086c4:	68f8      	ldr	r0, [r7, #12]
 80086c6:	f000 fa03 	bl	8008ad0 <VL53L0X_perform_ref_spad_management>
 80086ca:	4603      	mov	r3, r0
 80086cc:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 80086ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3718      	adds	r7, #24
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b084      	sub	sp, #16
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
 80086e2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086e4:	2300      	movs	r3, #0
 80086e6:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80086e8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80086ec:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80086ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80086f2:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80086f4:	f107 0308 	add.w	r3, r7, #8
 80086f8:	461a      	mov	r2, r3
 80086fa:	2128      	movs	r1, #40	@ 0x28
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f003 faa5 	bl	800bc4c <VL53L0X_RdWord>
 8008702:	4603      	mov	r3, r0
 8008704:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8008706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d11e      	bne.n	800874c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800870e:	893b      	ldrh	r3, [r7, #8]
 8008710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008714:	b29b      	uxth	r3, r3
 8008716:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8008718:	893b      	ldrh	r3, [r7, #8]
 800871a:	461a      	mov	r2, r3
 800871c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008720:	429a      	cmp	r2, r3
 8008722:	dd0b      	ble.n	800873c <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8008724:	893a      	ldrh	r2, [r7, #8]
 8008726:	897b      	ldrh	r3, [r7, #10]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	b29b      	uxth	r3, r3
 800872c:	b21b      	sxth	r3, r3
 800872e:	461a      	mov	r2, r3
					* 250;
 8008730:	23fa      	movs	r3, #250	@ 0xfa
 8008732:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	601a      	str	r2, [r3, #0]
 800873a:	e007      	b.n	800874c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800873c:	893b      	ldrh	r3, [r7, #8]
 800873e:	b21b      	sxth	r3, r3
 8008740:	461a      	mov	r2, r3
 8008742:	23fa      	movs	r3, #250	@ 0xfa
 8008744:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800874c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008750:	4618      	mov	r0, r3
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8008758:	b480      	push	{r7}
 800875a:	b08b      	sub	sp, #44	@ 0x2c
 800875c:	af00      	add	r7, sp, #0
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	607a      	str	r2, [r7, #4]
 8008764:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8008766:	2308      	movs	r3, #8
 8008768:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800876a:	2300      	movs	r3, #0
 800876c:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	f04f 32ff 	mov.w	r2, #4294967295
 8008774:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	fbb2 f3f3 	udiv	r3, r2, r3
 800877e:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	69ba      	ldr	r2, [r7, #24]
 8008784:	fbb3 f2f2 	udiv	r2, r3, r2
 8008788:	69b9      	ldr	r1, [r7, #24]
 800878a:	fb01 f202 	mul.w	r2, r1, r2
 800878e:	1a9b      	subs	r3, r3, r2
 8008790:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
 8008796:	e030      	b.n	80087fa <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8008798:	2300      	movs	r3, #0
 800879a:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800879c:	68fa      	ldr	r2, [r7, #12]
 800879e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a0:	4413      	add	r3, r2
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80087a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d11e      	bne.n	80087ec <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80087ae:	7ffa      	ldrb	r2, [r7, #31]
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	fa42 f303 	asr.w	r3, r2, r3
 80087b6:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 80087bc:	e016      	b.n	80087ec <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 80087be:	7ffb      	ldrb	r3, [r7, #31]
 80087c0:	f003 0301 	and.w	r3, r3, #1
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00b      	beq.n	80087e0 <get_next_good_spad+0x88>
				success = 1;
 80087c8:	2301      	movs	r3, #1
 80087ca:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	69ba      	ldr	r2, [r7, #24]
 80087d0:	fb03 f202 	mul.w	r2, r3, r2
 80087d4:	6a3b      	ldr	r3, [r7, #32]
 80087d6:	4413      	add	r3, r2
 80087d8:	461a      	mov	r2, r3
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	601a      	str	r2, [r3, #0]
				break;
 80087de:	e009      	b.n	80087f4 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80087e0:	7ffb      	ldrb	r3, [r7, #31]
 80087e2:	085b      	lsrs	r3, r3, #1
 80087e4:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80087e6:	6a3b      	ldr	r3, [r7, #32]
 80087e8:	3301      	adds	r3, #1
 80087ea:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80087ec:	6a3a      	ldr	r2, [r7, #32]
 80087ee:	69bb      	ldr	r3, [r7, #24]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d3e4      	bcc.n	80087be <get_next_good_spad+0x66>
				coarseIndex++) {
 80087f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f6:	3301      	adds	r3, #1
 80087f8:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80087fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d202      	bcs.n	8008808 <get_next_good_spad+0xb0>
 8008802:	7fbb      	ldrb	r3, [r7, #30]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d0c7      	beq.n	8008798 <get_next_good_spad+0x40>
		}
	}
}
 8008808:	bf00      	nop
 800880a:	372c      	adds	r7, #44	@ 0x2c
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800881c:	2301      	movs	r3, #1
 800881e:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	099b      	lsrs	r3, r3, #6
 8008824:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8008826:	4a07      	ldr	r2, [pc, #28]	@ (8008844 <is_aperture+0x30>)
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d101      	bne.n	8008836 <is_aperture+0x22>
		isAperture = 0;
 8008832:	2300      	movs	r3, #0
 8008834:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8008836:	7bfb      	ldrb	r3, [r7, #15]
}
 8008838:	4618      	mov	r0, r3
 800883a:	3714      	adds	r7, #20
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr
 8008844:	240002c0 	.word	0x240002c0

08008848 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8008848:	b480      	push	{r7}
 800884a:	b089      	sub	sp, #36	@ 0x24
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008854:	2300      	movs	r3, #0
 8008856:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8008858:	2308      	movs	r3, #8
 800885a:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	fbb2 f3f3 	udiv	r3, r2, r3
 8008864:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	fbb3 f2f2 	udiv	r2, r3, r2
 800886e:	69b9      	ldr	r1, [r7, #24]
 8008870:	fb01 f202 	mul.w	r2, r1, r2
 8008874:	1a9b      	subs	r3, r3, r2
 8008876:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	429a      	cmp	r2, r3
 800887e:	d302      	bcc.n	8008886 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008880:	23ce      	movs	r3, #206	@ 0xce
 8008882:	77fb      	strb	r3, [r7, #31]
 8008884:	e010      	b.n	80088a8 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	4413      	add	r3, r2
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	b25a      	sxtb	r2, r3
 8008890:	2101      	movs	r1, #1
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	fa01 f303 	lsl.w	r3, r1, r3
 8008898:	b25b      	sxtb	r3, r3
 800889a:	4313      	orrs	r3, r2
 800889c:	b259      	sxtb	r1, r3
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	4413      	add	r3, r2
 80088a4:	b2ca      	uxtb	r2, r1
 80088a6:	701a      	strb	r2, [r3, #0]

	return status;
 80088a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3724      	adds	r7, #36	@ 0x24
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80088c2:	2306      	movs	r3, #6
 80088c4:	683a      	ldr	r2, [r7, #0]
 80088c6:	21b0      	movs	r1, #176	@ 0xb0
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f003 f8b7 	bl	800ba3c <VL53L0X_WriteMulti>
 80088ce:	4603      	mov	r3, r0
 80088d0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80088d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
 80088e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80088e8:	2306      	movs	r3, #6
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	21b0      	movs	r1, #176	@ 0xb0
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f003 f8d4 	bl	800ba9c <VL53L0X_ReadMulti>
 80088f4:	4603      	mov	r3, r0
 80088f6:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80088f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b08c      	sub	sp, #48	@ 0x30
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	607a      	str	r2, [r7, #4]
 800890e:	603b      	str	r3, [r7, #0]
 8008910:	460b      	mov	r3, r1
 8008912:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008914:	2300      	movs	r3, #0
 8008916:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800891a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800891c:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800891e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008920:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8008922:	2300      	movs	r3, #0
 8008924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008926:	e02b      	b.n	8008980 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8008928:	f107 031c 	add.w	r3, r7, #28
 800892c:	6a3a      	ldr	r2, [r7, #32]
 800892e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f7ff ff11 	bl	8008758 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800893c:	d103      	bne.n	8008946 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800893e:	23ce      	movs	r3, #206	@ 0xce
 8008940:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8008944:	e020      	b.n	8008988 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	461a      	mov	r2, r3
 800894a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800894c:	4413      	add	r3, r2
 800894e:	4618      	mov	r0, r3
 8008950:	f7ff ff60 	bl	8008814 <is_aperture>
 8008954:	4603      	mov	r3, r0
 8008956:	461a      	mov	r2, r3
 8008958:	7afb      	ldrb	r3, [r7, #11]
 800895a:	4293      	cmp	r3, r2
 800895c:	d003      	beq.n	8008966 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800895e:	23ce      	movs	r3, #206	@ 0xce
 8008960:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8008964:	e010      	b.n	8008988 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800896a:	6a3a      	ldr	r2, [r7, #32]
 800896c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800896e:	6838      	ldr	r0, [r7, #0]
 8008970:	f7ff ff6a 	bl	8008848 <enable_spad_bit>
		currentSpad++;
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	3301      	adds	r3, #1
 8008978:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800897a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897c:	3301      	adds	r3, #1
 800897e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008982:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008984:	429a      	cmp	r2, r3
 8008986:	d3cf      	bcc.n	8008928 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8008988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800898a:	6a3a      	ldr	r2, [r7, #32]
 800898c:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800898e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008992:	2b00      	cmp	r3, #0
 8008994:	d106      	bne.n	80089a4 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8008996:	6839      	ldr	r1, [r7, #0]
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f7ff ff8d 	bl	80088b8 <set_ref_spad_map>
 800899e:	4603      	mov	r3, r0
 80089a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 80089a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d121      	bne.n	80089f0 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 80089ac:	f107 0314 	add.w	r3, r7, #20
 80089b0:	4619      	mov	r1, r3
 80089b2:	68f8      	ldr	r0, [r7, #12]
 80089b4:	f7ff ff93 	bl	80088de <get_ref_spad_map>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 80089c2:	e011      	b.n	80089e8 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 80089c4:	683a      	ldr	r2, [r7, #0]
 80089c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c8:	4413      	add	r3, r2
 80089ca:	781a      	ldrb	r2, [r3, #0]
 80089cc:	f107 0114 	add.w	r1, r7, #20
 80089d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d2:	440b      	add	r3, r1
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d003      	beq.n	80089e2 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80089da:	23ce      	movs	r3, #206	@ 0xce
 80089dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 80089e0:	e006      	b.n	80089f0 <enable_ref_spads+0xec>
			}
			i++;
 80089e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e4:	3301      	adds	r3, #1
 80089e6:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 80089e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d3e9      	bcc.n	80089c4 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80089f0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3730      	adds	r7, #48	@ 0x30
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b08a      	sub	sp, #40	@ 0x28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008a06:	2300      	movs	r3, #0
 8008a08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8008a18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8008a1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d107      	bne.n	8008a34 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8008a24:	22c0      	movs	r2, #192	@ 0xc0
 8008a26:	2101      	movs	r1, #1
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f003 f863 	bl	800baf4 <VL53L0X_WrByte>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8008a34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d108      	bne.n	8008a4e <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8008a3c:	f107 0308 	add.w	r3, r7, #8
 8008a40:	4619      	mov	r1, r3
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7ff fc4c 	bl	80082e0 <VL53L0X_PerformSingleRangingMeasurement>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8008a4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d107      	bne.n	8008a66 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008a56:	2201      	movs	r2, #1
 8008a58:	21ff      	movs	r1, #255	@ 0xff
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f003 f84a 	bl	800baf4 <VL53L0X_WrByte>
 8008a60:	4603      	mov	r3, r0
 8008a62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 8008a66:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d107      	bne.n	8008a7e <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8008a6e:	683a      	ldr	r2, [r7, #0]
 8008a70:	21b6      	movs	r1, #182	@ 0xb6
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f003 f8ea 	bl	800bc4c <VL53L0X_RdWord>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8008a7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d107      	bne.n	8008a96 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008a86:	2200      	movs	r2, #0
 8008a88:	21ff      	movs	r1, #255	@ 0xff
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f003 f832 	bl	800baf4 <VL53L0X_WrByte>
 8008a90:	4603      	mov	r3, r0
 8008a92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8008a96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d112      	bne.n	8008ac4 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008a9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	2101      	movs	r1, #1
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f003 f824 	bl	800baf4 <VL53L0X_WrByte>
 8008aac:	4603      	mov	r3, r0
 8008aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8008ab2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d104      	bne.n	8008ac4 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008ac0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8008ac4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3728      	adds	r7, #40	@ 0x28
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8008ad0:	b590      	push	{r4, r7, lr}
 8008ad2:	b09d      	sub	sp, #116	@ 0x74
 8008ad4:	af06      	add	r7, sp, #24
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008adc:	2300      	movs	r3, #0
 8008ade:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8008ae2:	23b4      	movs	r3, #180	@ 0xb4
 8008ae4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8008aec:	232c      	movs	r3, #44	@ 0x2c
 8008aee:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8008af0:	2300      	movs	r3, #0
 8008af2:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8008afc:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8008b00:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8008b02:	2300      	movs	r3, #0
 8008b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 8008b06:	2300      	movs	r3, #0
 8008b08:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 8008b0a:	2306      	movs	r3, #6
 8008b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8008b12:	2300      	movs	r3, #0
 8008b14:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 8008b16:	2300      	movs	r3, #0
 8008b18:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8008b20:	2300      	movs	r3, #0
 8008b22:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8008b34:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8008b36:	2300      	movs	r3, #0
 8008b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b3a:	e009      	b.n	8008b50 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008b46:	2200      	movs	r2, #0
 8008b48:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008b4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d3f1      	bcc.n	8008b3c <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008b58:	2201      	movs	r2, #1
 8008b5a:	21ff      	movs	r1, #255	@ 0xff
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f002 ffc9 	bl	800baf4 <VL53L0X_WrByte>
 8008b62:	4603      	mov	r3, r0
 8008b64:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008b68:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d107      	bne.n	8008b80 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8008b70:	2200      	movs	r2, #0
 8008b72:	214f      	movs	r1, #79	@ 0x4f
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f002 ffbd 	bl	800baf4 <VL53L0X_WrByte>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008b80:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d107      	bne.n	8008b98 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8008b88:	222c      	movs	r2, #44	@ 0x2c
 8008b8a:	214e      	movs	r1, #78	@ 0x4e
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	f002 ffb1 	bl	800baf4 <VL53L0X_WrByte>
 8008b92:	4603      	mov	r3, r0
 8008b94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008b98:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d107      	bne.n	8008bb0 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	21ff      	movs	r1, #255	@ 0xff
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f002 ffa5 	bl	800baf4 <VL53L0X_WrByte>
 8008baa:	4603      	mov	r3, r0
 8008bac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008bb0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d109      	bne.n	8008bcc <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8008bb8:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	21b6      	movs	r1, #182	@ 0xb6
 8008bc0:	68f8      	ldr	r0, [r7, #12]
 8008bc2:	f002 ff97 	bl	800baf4 <VL53L0X_WrByte>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8008bcc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d107      	bne.n	8008be4 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	2180      	movs	r1, #128	@ 0x80
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f002 ff8b 	bl	800baf4 <VL53L0X_WrByte>
 8008bde:	4603      	mov	r3, r0
 8008be0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8008be4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10a      	bne.n	8008c02 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8008bec:	f107 0210 	add.w	r2, r7, #16
 8008bf0:	f107 0111 	add.w	r1, r7, #17
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	68f8      	ldr	r0, [r7, #12]
 8008bf8:	f000 fbbb 	bl	8009372 <VL53L0X_perform_ref_calibration>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8008c02:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d121      	bne.n	8008c4e <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8008c0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c10:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8008c12:	2300      	movs	r3, #0
 8008c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8008c16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c18:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 8008c26:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008c2a:	f107 0218 	add.w	r2, r7, #24
 8008c2e:	9204      	str	r2, [sp, #16]
 8008c30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c32:	9203      	str	r2, [sp, #12]
 8008c34:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c36:	9202      	str	r2, [sp, #8]
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3c:	9300      	str	r3, [sp, #0]
 8008c3e:	4623      	mov	r3, r4
 8008c40:	4602      	mov	r2, r0
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f7ff fe5e 	bl	8008904 <enable_ref_spads>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008c4e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d174      	bne.n	8008d40 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8008c5a:	f107 0312 	add.w	r3, r7, #18
 8008c5e:	4619      	mov	r1, r3
 8008c60:	68f8      	ldr	r0, [r7, #12]
 8008c62:	f7ff fecb 	bl	80089fc <perform_ref_signal_measurement>
 8008c66:	4603      	mov	r3, r0
 8008c68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008c6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d161      	bne.n	8008d38 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8008c74:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008c76:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d25d      	bcs.n	8008d38 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c80:	e009      	b.n	8008c96 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c86:	4413      	add	r3, r2
 8008c88:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008c90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c92:	3301      	adds	r3, #1
 8008c94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d3f1      	bcc.n	8008c82 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008c9e:	e002      	b.n	8008ca6 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008ca0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8008ca6:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8008caa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cac:	4413      	add	r3, r2
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f7ff fdb0 	bl	8008814 <is_aperture>
 8008cb4:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d103      	bne.n	8008cc2 <VL53L0X_perform_ref_spad_management+0x1f2>
 8008cba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d3ee      	bcc.n	8008ca0 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8008cc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cc8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 8008cd6:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008cda:	f107 0218 	add.w	r2, r7, #24
 8008cde:	9204      	str	r2, [sp, #16]
 8008ce0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ce2:	9203      	str	r2, [sp, #12]
 8008ce4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008ce6:	9202      	str	r2, [sp, #8]
 8008ce8:	9301      	str	r3, [sp, #4]
 8008cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cec:	9300      	str	r3, [sp, #0]
 8008cee:	4623      	mov	r3, r4
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	68f8      	ldr	r0, [r7, #12]
 8008cf4:	f7ff fe06 	bl	8008904 <enable_ref_spads>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008cfe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d11b      	bne.n	8008d3e <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8008d06:	69bb      	ldr	r3, [r7, #24]
 8008d08:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8008d0a:	f107 0312 	add.w	r3, r7, #18
 8008d0e:	4619      	mov	r1, r3
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f7ff fe73 	bl	80089fc <perform_ref_signal_measurement>
 8008d16:	4603      	mov	r3, r0
 8008d18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8008d1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d10c      	bne.n	8008d3e <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8008d24:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8008d26:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d208      	bcs.n	8008d3e <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 8008d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8008d36:	e002      	b.n	8008d3e <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d3c:	e000      	b.n	8008d40 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8008d3e:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008d40:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f040 80af 	bne.w	8008ea8 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8008d4a:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8008d4c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	f240 80aa 	bls.w	8008ea8 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8008d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d56:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8008d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8008d64:	f107 031c 	add.w	r3, r7, #28
 8008d68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f003 f84c 	bl	800be08 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8008d70:	8a7b      	ldrh	r3, [r7, #18]
 8008d72:	461a      	mov	r2, r3
 8008d74:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008d76:	1ad3      	subs	r3, r2, r3
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	bfb8      	it	lt
 8008d7c:	425b      	neglt	r3, r3
 8008d7e:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8008d86:	e086      	b.n	8008e96 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8008d8e:	f107 0314 	add.w	r3, r7, #20
 8008d92:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008d94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d96:	f7ff fcdf 	bl	8008758 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da0:	d103      	bne.n	8008daa <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008da2:	23ce      	movs	r3, #206	@ 0xce
 8008da4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8008da8:	e07e      	b.n	8008ea8 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8008daa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008dae:	697a      	ldr	r2, [r7, #20]
 8008db0:	4413      	add	r3, r2
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7ff fd2e 	bl	8008814 <is_aperture>
 8008db8:	4603      	mov	r3, r0
 8008dba:	461a      	mov	r2, r3
 8008dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d003      	beq.n	8008dca <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8008dc8:	e06e      	b.n	8008ea8 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8008dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dcc:	3301      	adds	r3, #1
 8008dce:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8008dda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008dde:	4618      	mov	r0, r3
 8008de0:	f7ff fd32 	bl	8008848 <enable_spad_bit>
 8008de4:	4603      	mov	r3, r0
 8008de6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008dea:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10c      	bne.n	8008e0c <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8008df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008df4:	3301      	adds	r3, #1
 8008df6:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8008dfe:	4619      	mov	r1, r3
 8008e00:	68f8      	ldr	r0, [r7, #12]
 8008e02:	f7ff fd59 	bl	80088b8 <set_ref_spad_map>
 8008e06:	4603      	mov	r3, r0
 8008e08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8008e0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d146      	bne.n	8008ea2 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8008e14:	f107 0312 	add.w	r3, r7, #18
 8008e18:	4619      	mov	r1, r3
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f7ff fdee 	bl	80089fc <perform_ref_signal_measurement>
 8008e20:	4603      	mov	r3, r0
 8008e22:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8008e26:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d13b      	bne.n	8008ea6 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8008e2e:	8a7b      	ldrh	r3, [r7, #18]
 8008e30:	461a      	mov	r2, r3
 8008e32:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008e34:	1ad3      	subs	r3, r2, r3
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bfb8      	it	lt
 8008e3a:	425b      	neglt	r3, r3
 8008e3c:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008e3e:	8a7b      	ldrh	r3, [r7, #18]
 8008e40:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d21c      	bcs.n	8008e80 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8008e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d914      	bls.n	8008e78 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008e4e:	f107 031c 	add.w	r3, r7, #28
 8008e52:	4619      	mov	r1, r3
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	f7ff fd2f 	bl	80088b8 <set_ref_spad_map>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8008e66:	f107 011c 	add.w	r1, r7, #28
 8008e6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f002 ffcb 	bl	800be08 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8008e72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e74:	3b01      	subs	r3, #1
 8008e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7e:	e00a      	b.n	8008e96 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8008e8a:	f107 031c 	add.w	r3, r7, #28
 8008e8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e90:	4618      	mov	r0, r3
 8008e92:	f002 ffb9 	bl	800be08 <memcpy>
		while (!complete) {
 8008e96:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f43f af74 	beq.w	8008d88 <VL53L0X_perform_ref_spad_management+0x2b8>
 8008ea0:	e002      	b.n	8008ea8 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008ea2:	bf00      	nop
 8008ea4:	e000      	b.n	8008ea8 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008ea6:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008ea8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d115      	bne.n	8008edc <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008eb4:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8008ebc:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	b2da      	uxtb	r2, r3
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	781a      	ldrb	r2, [r3, #0]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8008edc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	375c      	adds	r7, #92	@ 0x5c
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd90      	pop	{r4, r7, pc}

08008ee8 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8008ee8:	b590      	push	{r4, r7, lr}
 8008eea:	b093      	sub	sp, #76	@ 0x4c
 8008eec:	af06      	add	r7, sp, #24
 8008eee:	60f8      	str	r0, [r7, #12]
 8008ef0:	60b9      	str	r1, [r7, #8]
 8008ef2:	4613      	mov	r3, r2
 8008ef4:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8008efc:	2300      	movs	r3, #0
 8008efe:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8008f00:	23b4      	movs	r3, #180	@ 0xb4
 8008f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8008f06:	2306      	movs	r3, #6
 8008f08:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8008f0a:	232c      	movs	r3, #44	@ 0x2c
 8008f0c:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008f0e:	2201      	movs	r2, #1
 8008f10:	21ff      	movs	r1, #255	@ 0xff
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f002 fdee 	bl	800baf4 <VL53L0X_WrByte>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008f1e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d107      	bne.n	8008f36 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8008f26:	2200      	movs	r2, #0
 8008f28:	214f      	movs	r1, #79	@ 0x4f
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f002 fde2 	bl	800baf4 <VL53L0X_WrByte>
 8008f30:	4603      	mov	r3, r0
 8008f32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008f36:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d107      	bne.n	8008f4e <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008f3e:	222c      	movs	r2, #44	@ 0x2c
 8008f40:	214e      	movs	r1, #78	@ 0x4e
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f002 fdd6 	bl	800baf4 <VL53L0X_WrByte>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008f4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d107      	bne.n	8008f66 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008f56:	2200      	movs	r2, #0
 8008f58:	21ff      	movs	r1, #255	@ 0xff
 8008f5a:	68f8      	ldr	r0, [r7, #12]
 8008f5c:	f002 fdca 	bl	800baf4 <VL53L0X_WrByte>
 8008f60:	4603      	mov	r3, r0
 8008f62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008f66:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d109      	bne.n	8008f82 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008f6e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008f72:	461a      	mov	r2, r3
 8008f74:	21b6      	movs	r1, #182	@ 0xb6
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f002 fdbc 	bl	800baf4 <VL53L0X_WrByte>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8008f82:	2300      	movs	r3, #0
 8008f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f86:	e009      	b.n	8008f9c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8c:	4413      	add	r3, r2
 8008f8e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008f92:	2200      	movs	r2, #0
 8008f94:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f98:	3301      	adds	r3, #1
 8008f9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f9e:	69fb      	ldr	r3, [r7, #28]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d3f1      	bcc.n	8008f88 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8008fa4:	79fb      	ldrb	r3, [r7, #7]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d011      	beq.n	8008fce <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008faa:	e002      	b.n	8008fb2 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fae:	3301      	adds	r3, #1
 8008fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008fb2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb8:	4413      	add	r3, r2
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff fc2a 	bl	8008814 <is_aperture>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d103      	bne.n	8008fce <VL53L0X_set_reference_spads+0xe6>
 8008fc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d3ee      	bcc.n	8008fac <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8008fda:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008fde:	79f9      	ldrb	r1, [r7, #7]
 8008fe0:	f107 0214 	add.w	r2, r7, #20
 8008fe4:	9204      	str	r2, [sp, #16]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	9203      	str	r2, [sp, #12]
 8008fea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fec:	9202      	str	r2, [sp, #8]
 8008fee:	9301      	str	r3, [sp, #4]
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	9300      	str	r3, [sp, #0]
 8008ff4:	4623      	mov	r3, r4
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	68f8      	ldr	r0, [r7, #12]
 8008ffa:	f7ff fc83 	bl	8008904 <enable_ref_spads>
 8008ffe:	4603      	mov	r3, r0
 8009000:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8009004:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10c      	bne.n	8009026 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	b2da      	uxtb	r2, r3
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	79fa      	ldrb	r2, [r7, #7]
 8009022:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8009026:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800902a:	4618      	mov	r0, r3
 800902c:	3734      	adds	r7, #52	@ 0x34
 800902e:	46bd      	mov	sp, r7
 8009030:	bd90      	pop	{r4, r7, pc}

08009032 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b084      	sub	sp, #16
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	460b      	mov	r3, r1
 800903c:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800903e:	2300      	movs	r3, #0
 8009040:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10a      	bne.n	8009060 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800904a:	78fb      	ldrb	r3, [r7, #3]
 800904c:	f043 0301 	orr.w	r3, r3, #1
 8009050:	b2db      	uxtb	r3, r3
 8009052:	461a      	mov	r2, r3
 8009054:	2100      	movs	r1, #0
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f002 fd4c 	bl	800baf4 <VL53L0X_WrByte>
 800905c:	4603      	mov	r3, r0
 800905e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8009060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d104      	bne.n	8009072 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f9bf 	bl	80093ec <VL53L0X_measurement_poll_for_completion>
 800906e:	4603      	mov	r3, r0
 8009070:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d105      	bne.n	8009086 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800907a:	2100      	movs	r1, #0
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f7ff fab5 	bl	80085ec <VL53L0X_ClearInterruptMask>
 8009082:	4603      	mov	r3, r0
 8009084:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d106      	bne.n	800909c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800908e:	2200      	movs	r2, #0
 8009090:	2100      	movs	r1, #0
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f002 fd2e 	bl	800baf4 <VL53L0X_WrByte>
 8009098:	4603      	mov	r3, r0
 800909a:	73fb      	strb	r3, [r7, #15]

	return Status;
 800909c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	4608      	mov	r0, r1
 80090b2:	4611      	mov	r1, r2
 80090b4:	461a      	mov	r2, r3
 80090b6:	4603      	mov	r3, r0
 80090b8:	70fb      	strb	r3, [r7, #3]
 80090ba:	460b      	mov	r3, r1
 80090bc:	70bb      	strb	r3, [r7, #2]
 80090be:	4613      	mov	r3, r2
 80090c0:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80090c2:	2300      	movs	r3, #0
 80090c4:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 80090c6:	2300      	movs	r3, #0
 80090c8:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80090ca:	2201      	movs	r2, #1
 80090cc:	21ff      	movs	r1, #255	@ 0xff
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f002 fd10 	bl	800baf4 <VL53L0X_WrByte>
 80090d4:	4603      	mov	r3, r0
 80090d6:	461a      	mov	r2, r3
 80090d8:	7bfb      	ldrb	r3, [r7, #15]
 80090da:	4313      	orrs	r3, r2
 80090dc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80090de:	2200      	movs	r2, #0
 80090e0:	2100      	movs	r1, #0
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f002 fd06 	bl	800baf4 <VL53L0X_WrByte>
 80090e8:	4603      	mov	r3, r0
 80090ea:	461a      	mov	r2, r3
 80090ec:	7bfb      	ldrb	r3, [r7, #15]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80090f2:	2200      	movs	r2, #0
 80090f4:	21ff      	movs	r1, #255	@ 0xff
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f002 fcfc 	bl	800baf4 <VL53L0X_WrByte>
 80090fc:	4603      	mov	r3, r0
 80090fe:	461a      	mov	r2, r3
 8009100:	7bfb      	ldrb	r3, [r7, #15]
 8009102:	4313      	orrs	r3, r2
 8009104:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8009106:	78fb      	ldrb	r3, [r7, #3]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d01e      	beq.n	800914a <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800910c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d009      	beq.n	8009128 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8009114:	69ba      	ldr	r2, [r7, #24]
 8009116:	21cb      	movs	r1, #203	@ 0xcb
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f002 fd6d 	bl	800bbf8 <VL53L0X_RdByte>
 800911e:	4603      	mov	r3, r0
 8009120:	461a      	mov	r2, r3
 8009122:	7bfb      	ldrb	r3, [r7, #15]
 8009124:	4313      	orrs	r3, r2
 8009126:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8009128:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800912c:	2b00      	cmp	r3, #0
 800912e:	d02a      	beq.n	8009186 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8009130:	f107 030e 	add.w	r3, r7, #14
 8009134:	461a      	mov	r2, r3
 8009136:	21ee      	movs	r1, #238	@ 0xee
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f002 fd5d 	bl	800bbf8 <VL53L0X_RdByte>
 800913e:	4603      	mov	r3, r0
 8009140:	461a      	mov	r2, r3
 8009142:	7bfb      	ldrb	r3, [r7, #15]
 8009144:	4313      	orrs	r3, r2
 8009146:	73fb      	strb	r3, [r7, #15]
 8009148:	e01d      	b.n	8009186 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800914a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d00a      	beq.n	8009168 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8009152:	78bb      	ldrb	r3, [r7, #2]
 8009154:	461a      	mov	r2, r3
 8009156:	21cb      	movs	r1, #203	@ 0xcb
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f002 fccb 	bl	800baf4 <VL53L0X_WrByte>
 800915e:	4603      	mov	r3, r0
 8009160:	461a      	mov	r2, r3
 8009162:	7bfb      	ldrb	r3, [r7, #15]
 8009164:	4313      	orrs	r3, r2
 8009166:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8009168:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800916c:	2b00      	cmp	r3, #0
 800916e:	d00a      	beq.n	8009186 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8009170:	787b      	ldrb	r3, [r7, #1]
 8009172:	2280      	movs	r2, #128	@ 0x80
 8009174:	21ee      	movs	r1, #238	@ 0xee
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f002 fd0a 	bl	800bb90 <VL53L0X_UpdateByte>
 800917c:	4603      	mov	r3, r0
 800917e:	461a      	mov	r2, r3
 8009180:	7bfb      	ldrb	r3, [r7, #15]
 8009182:	4313      	orrs	r3, r2
 8009184:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009186:	2201      	movs	r2, #1
 8009188:	21ff      	movs	r1, #255	@ 0xff
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f002 fcb2 	bl	800baf4 <VL53L0X_WrByte>
 8009190:	4603      	mov	r3, r0
 8009192:	461a      	mov	r2, r3
 8009194:	7bfb      	ldrb	r3, [r7, #15]
 8009196:	4313      	orrs	r3, r2
 8009198:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800919a:	2201      	movs	r2, #1
 800919c:	2100      	movs	r1, #0
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f002 fca8 	bl	800baf4 <VL53L0X_WrByte>
 80091a4:	4603      	mov	r3, r0
 80091a6:	461a      	mov	r2, r3
 80091a8:	7bfb      	ldrb	r3, [r7, #15]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80091ae:	2200      	movs	r2, #0
 80091b0:	21ff      	movs	r1, #255	@ 0xff
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f002 fc9e 	bl	800baf4 <VL53L0X_WrByte>
 80091b8:	4603      	mov	r3, r0
 80091ba:	461a      	mov	r2, r3
 80091bc:	7bfb      	ldrb	r3, [r7, #15]
 80091be:	4313      	orrs	r3, r2
 80091c0:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80091c2:	7bbb      	ldrb	r3, [r7, #14]
 80091c4:	f023 0310 	bic.w	r3, r3, #16
 80091c8:	b2da      	uxtb	r2, r3
 80091ca:	69fb      	ldr	r3, [r7, #28]
 80091cc:	701a      	strb	r2, [r3, #0]

	return Status;
 80091ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b08a      	sub	sp, #40	@ 0x28
 80091de:	af04      	add	r7, sp, #16
 80091e0:	60f8      	str	r0, [r7, #12]
 80091e2:	60b9      	str	r1, [r7, #8]
 80091e4:	4611      	mov	r1, r2
 80091e6:	461a      	mov	r2, r3
 80091e8:	460b      	mov	r3, r1
 80091ea:	71fb      	strb	r3, [r7, #7]
 80091ec:	4613      	mov	r3, r2
 80091ee:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80091f0:	2300      	movs	r3, #0
 80091f2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80091f4:	2300      	movs	r3, #0
 80091f6:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80091f8:	2300      	movs	r3, #0
 80091fa:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80091fc:	2300      	movs	r3, #0
 80091fe:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8009200:	2300      	movs	r3, #0
 8009202:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8009204:	79bb      	ldrb	r3, [r7, #6]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d003      	beq.n	8009212 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8009210:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8009212:	2201      	movs	r2, #1
 8009214:	2101      	movs	r1, #1
 8009216:	68f8      	ldr	r0, [r7, #12]
 8009218:	f002 fc6c 	bl	800baf4 <VL53L0X_WrByte>
 800921c:	4603      	mov	r3, r0
 800921e:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8009220:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d105      	bne.n	8009234 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8009228:	2140      	movs	r1, #64	@ 0x40
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f7ff ff01 	bl	8009032 <VL53L0X_perform_single_ref_calibration>
 8009230:	4603      	mov	r3, r0
 8009232:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8009234:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d115      	bne.n	8009268 <VL53L0X_perform_vhv_calibration+0x8e>
 800923c:	79fb      	ldrb	r3, [r7, #7]
 800923e:	2b01      	cmp	r3, #1
 8009240:	d112      	bne.n	8009268 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8009242:	7d39      	ldrb	r1, [r7, #20]
 8009244:	7d7a      	ldrb	r2, [r7, #21]
 8009246:	2300      	movs	r3, #0
 8009248:	9303      	str	r3, [sp, #12]
 800924a:	2301      	movs	r3, #1
 800924c:	9302      	str	r3, [sp, #8]
 800924e:	f107 0313 	add.w	r3, r7, #19
 8009252:	9301      	str	r3, [sp, #4]
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	460b      	mov	r3, r1
 800925a:	2101      	movs	r1, #1
 800925c:	68f8      	ldr	r0, [r7, #12]
 800925e:	f7ff ff23 	bl	80090a8 <VL53L0X_ref_calibration_io>
 8009262:	4603      	mov	r3, r0
 8009264:	75fb      	strb	r3, [r7, #23]
 8009266:	e002      	b.n	800926e <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	2200      	movs	r2, #0
 800926c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800926e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d112      	bne.n	800929c <VL53L0X_perform_vhv_calibration+0xc2>
 8009276:	79bb      	ldrb	r3, [r7, #6]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00f      	beq.n	800929c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800927c:	7dbb      	ldrb	r3, [r7, #22]
 800927e:	461a      	mov	r2, r3
 8009280:	2101      	movs	r1, #1
 8009282:	68f8      	ldr	r0, [r7, #12]
 8009284:	f002 fc36 	bl	800baf4 <VL53L0X_WrByte>
 8009288:	4603      	mov	r3, r0
 800928a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800928c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d103      	bne.n	800929c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	7dba      	ldrb	r2, [r7, #22]
 8009298:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800929c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3718      	adds	r7, #24
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b08a      	sub	sp, #40	@ 0x28
 80092ac:	af04      	add	r7, sp, #16
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	4611      	mov	r1, r2
 80092b4:	461a      	mov	r2, r3
 80092b6:	460b      	mov	r3, r1
 80092b8:	71fb      	strb	r3, [r7, #7]
 80092ba:	4613      	mov	r3, r2
 80092bc:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092be:	2300      	movs	r3, #0
 80092c0:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80092c2:	2300      	movs	r3, #0
 80092c4:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80092c6:	2300      	movs	r3, #0
 80092c8:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80092ca:	2300      	movs	r3, #0
 80092cc:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80092ce:	79bb      	ldrb	r3, [r7, #6]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d003      	beq.n	80092dc <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80092da:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80092dc:	2202      	movs	r2, #2
 80092de:	2101      	movs	r1, #1
 80092e0:	68f8      	ldr	r0, [r7, #12]
 80092e2:	f002 fc07 	bl	800baf4 <VL53L0X_WrByte>
 80092e6:	4603      	mov	r3, r0
 80092e8:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80092ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d105      	bne.n	80092fe <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80092f2:	2100      	movs	r1, #0
 80092f4:	68f8      	ldr	r0, [r7, #12]
 80092f6:	f7ff fe9c 	bl	8009032 <VL53L0X_perform_single_ref_calibration>
 80092fa:	4603      	mov	r3, r0
 80092fc:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80092fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d115      	bne.n	8009332 <VL53L0X_perform_phase_calibration+0x8a>
 8009306:	79fb      	ldrb	r3, [r7, #7]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d112      	bne.n	8009332 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800930c:	7d39      	ldrb	r1, [r7, #20]
 800930e:	7d7a      	ldrb	r2, [r7, #21]
 8009310:	2301      	movs	r3, #1
 8009312:	9303      	str	r3, [sp, #12]
 8009314:	2300      	movs	r3, #0
 8009316:	9302      	str	r3, [sp, #8]
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	9301      	str	r3, [sp, #4]
 800931c:	f107 0313 	add.w	r3, r7, #19
 8009320:	9300      	str	r3, [sp, #0]
 8009322:	460b      	mov	r3, r1
 8009324:	2101      	movs	r1, #1
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f7ff febe 	bl	80090a8 <VL53L0X_ref_calibration_io>
 800932c:	4603      	mov	r3, r0
 800932e:	75fb      	strb	r3, [r7, #23]
 8009330:	e002      	b.n	8009338 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	2200      	movs	r2, #0
 8009336:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8009338:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d112      	bne.n	8009366 <VL53L0X_perform_phase_calibration+0xbe>
 8009340:	79bb      	ldrb	r3, [r7, #6]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d00f      	beq.n	8009366 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009346:	7dbb      	ldrb	r3, [r7, #22]
 8009348:	461a      	mov	r2, r3
 800934a:	2101      	movs	r1, #1
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f002 fbd1 	bl	800baf4 <VL53L0X_WrByte>
 8009352:	4603      	mov	r3, r0
 8009354:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009356:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d103      	bne.n	8009366 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	7dba      	ldrb	r2, [r7, #22]
 8009362:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009366:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800936a:	4618      	mov	r0, r3
 800936c:	3718      	adds	r7, #24
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}

08009372 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8009372:	b580      	push	{r7, lr}
 8009374:	b086      	sub	sp, #24
 8009376:	af00      	add	r7, sp, #0
 8009378:	60f8      	str	r0, [r7, #12]
 800937a:	60b9      	str	r1, [r7, #8]
 800937c:	607a      	str	r2, [r7, #4]
 800937e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009380:	2300      	movs	r3, #0
 8009382:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009384:	2300      	movs	r3, #0
 8009386:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800938e:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8009390:	78fa      	ldrb	r2, [r7, #3]
 8009392:	2300      	movs	r3, #0
 8009394:	68b9      	ldr	r1, [r7, #8]
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f7ff ff1f 	bl	80091da <VL53L0X_perform_vhv_calibration>
 800939c:	4603      	mov	r3, r0
 800939e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80093a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d107      	bne.n	80093b8 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 80093a8:	78fa      	ldrb	r2, [r7, #3]
 80093aa:	2300      	movs	r3, #0
 80093ac:	6879      	ldr	r1, [r7, #4]
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f7ff ff7a 	bl	80092a8 <VL53L0X_perform_phase_calibration>
 80093b4:	4603      	mov	r3, r0
 80093b6:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 80093b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10f      	bne.n	80093e0 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80093c0:	7dbb      	ldrb	r3, [r7, #22]
 80093c2:	461a      	mov	r2, r3
 80093c4:	2101      	movs	r1, #1
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f002 fb94 	bl	800baf4 <VL53L0X_WrByte>
 80093cc:	4603      	mov	r3, r0
 80093ce:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80093d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d103      	bne.n	80093e0 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	7dba      	ldrb	r2, [r7, #22]
 80093dc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 80093e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3718      	adds	r7, #24
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093f4:	2300      	movs	r3, #0
 80093f6:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80093f8:	2300      	movs	r3, #0
 80093fa:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80093fc:	2300      	movs	r3, #0
 80093fe:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009400:	f107 030f 	add.w	r3, r7, #15
 8009404:	4619      	mov	r1, r3
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f7fe fe0e 	bl	8008028 <VL53L0X_GetMeasurementDataReady>
 800940c:	4603      	mov	r3, r0
 800940e:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8009410:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d110      	bne.n	800943a <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8009418:	7bfb      	ldrb	r3, [r7, #15]
 800941a:	2b01      	cmp	r3, #1
 800941c:	d00f      	beq.n	800943e <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	3301      	adds	r3, #1
 8009422:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800942a:	d302      	bcc.n	8009432 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800942c:	23f9      	movs	r3, #249	@ 0xf9
 800942e:	75fb      	strb	r3, [r7, #23]
			break;
 8009430:	e006      	b.n	8009440 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f002 fc7c 	bl	800bd30 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009438:	e7e2      	b.n	8009400 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800943a:	bf00      	nop
 800943c:	e000      	b.n	8009440 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800943e:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8009440:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3718      	adds	r7, #24
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800944c:	b480      	push	{r7}
 800944e:	b085      	sub	sp, #20
 8009450:	af00      	add	r7, sp, #0
 8009452:	4603      	mov	r3, r0
 8009454:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8009456:	2300      	movs	r3, #0
 8009458:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800945a:	79fb      	ldrb	r3, [r7, #7]
 800945c:	3301      	adds	r3, #1
 800945e:	b2db      	uxtb	r3, r3
 8009460:	005b      	lsls	r3, r3, #1
 8009462:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8009464:	7bfb      	ldrb	r3, [r7, #15]
}
 8009466:	4618      	mov	r0, r3
 8009468:	3714      	adds	r7, #20
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr

08009472 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8009472:	b480      	push	{r7}
 8009474:	b085      	sub	sp, #20
 8009476:	af00      	add	r7, sp, #0
 8009478:	4603      	mov	r3, r0
 800947a:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800947c:	2300      	movs	r3, #0
 800947e:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8009480:	79fb      	ldrb	r3, [r7, #7]
 8009482:	085b      	lsrs	r3, r3, #1
 8009484:	b2db      	uxtb	r3, r3
 8009486:	3b01      	subs	r3, #1
 8009488:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800948a:	7bfb      	ldrb	r3, [r7, #15]
}
 800948c:	4618      	mov	r0, r3
 800948e:	3714      	adds	r7, #20
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 80094a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80094a8:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 80094aa:	e002      	b.n	80094b2 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	089b      	lsrs	r3, r3, #2
 80094b0:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d8f8      	bhi.n	80094ac <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 80094ba:	e017      	b.n	80094ec <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 80094bc:	68fa      	ldr	r2, [r7, #12]
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	4413      	add	r3, r2
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d30b      	bcc.n	80094e0 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	4413      	add	r3, r2
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	085b      	lsrs	r3, r3, #1
 80094d8:	68ba      	ldr	r2, [r7, #8]
 80094da:	4413      	add	r3, r2
 80094dc:	60fb      	str	r3, [r7, #12]
 80094de:	e002      	b.n	80094e6 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	085b      	lsrs	r3, r3, #1
 80094e4:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	089b      	lsrs	r3, r3, #2
 80094ea:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e4      	bne.n	80094bc <VL53L0X_isqrt+0x24>
	}

	return res;
 80094f2:	68fb      	ldr	r3, [r7, #12]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3714      	adds	r7, #20
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009508:	2300      	movs	r3, #0
 800950a:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800950c:	2200      	movs	r2, #0
 800950e:	2183      	movs	r1, #131	@ 0x83
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f002 faef 	bl	800baf4 <VL53L0X_WrByte>
 8009516:	4603      	mov	r3, r0
 8009518:	461a      	mov	r2, r3
 800951a:	7dfb      	ldrb	r3, [r7, #23]
 800951c:	4313      	orrs	r3, r2
 800951e:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8009520:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d11e      	bne.n	8009566 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8009528:	2300      	movs	r3, #0
 800952a:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800952c:	f107 030f 	add.w	r3, r7, #15
 8009530:	461a      	mov	r2, r3
 8009532:	2183      	movs	r1, #131	@ 0x83
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f002 fb5f 	bl	800bbf8 <VL53L0X_RdByte>
 800953a:	4603      	mov	r3, r0
 800953c:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800953e:	7bfb      	ldrb	r3, [r7, #15]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d10a      	bne.n	800955a <VL53L0X_device_read_strobe+0x5a>
 8009544:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d106      	bne.n	800955a <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	3301      	adds	r3, #1
 8009550:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8009558:	d3e8      	bcc.n	800952c <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8009560:	d301      	bcc.n	8009566 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009562:	23f9      	movs	r3, #249	@ 0xf9
 8009564:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8009566:	2201      	movs	r2, #1
 8009568:	2183      	movs	r1, #131	@ 0x83
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f002 fac2 	bl	800baf4 <VL53L0X_WrByte>
 8009570:	4603      	mov	r3, r0
 8009572:	461a      	mov	r2, r3
 8009574:	7dfb      	ldrb	r3, [r7, #23]
 8009576:	4313      	orrs	r3, r2
 8009578:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800957a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800957e:	4618      	mov	r0, r3
 8009580:	3718      	adds	r7, #24
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b098      	sub	sp, #96	@ 0x60
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
 800958e:	460b      	mov	r3, r1
 8009590:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009592:	2300      	movs	r3, #0
 8009594:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8009598:	2300      	movs	r3, #0
 800959a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 800959e:	2300      	movs	r3, #0
 80095a0:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 80095a4:	2300      	movs	r3, #0
 80095a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 80095a8:	2300      	movs	r3, #0
 80095aa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 80095ac:	2300      	movs	r3, #0
 80095ae:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 80095b0:	2300      	movs	r3, #0
 80095b2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 80095b6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80095ba:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 80095bc:	2300      	movs	r3, #0
 80095be:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80095c0:	2300      	movs	r3, #0
 80095c2:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 80095c4:	2300      	movs	r3, #0
 80095c6:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80095ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 80095d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80095d6:	2b07      	cmp	r3, #7
 80095d8:	f000 8408 	beq.w	8009dec <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80095dc:	2201      	movs	r2, #1
 80095de:	2180      	movs	r1, #128	@ 0x80
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f002 fa87 	bl	800baf4 <VL53L0X_WrByte>
 80095e6:	4603      	mov	r3, r0
 80095e8:	461a      	mov	r2, r3
 80095ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095ee:	4313      	orrs	r3, r2
 80095f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80095f4:	2201      	movs	r2, #1
 80095f6:	21ff      	movs	r1, #255	@ 0xff
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f002 fa7b 	bl	800baf4 <VL53L0X_WrByte>
 80095fe:	4603      	mov	r3, r0
 8009600:	461a      	mov	r2, r3
 8009602:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009606:	4313      	orrs	r3, r2
 8009608:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800960c:	2200      	movs	r2, #0
 800960e:	2100      	movs	r1, #0
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f002 fa6f 	bl	800baf4 <VL53L0X_WrByte>
 8009616:	4603      	mov	r3, r0
 8009618:	461a      	mov	r2, r3
 800961a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800961e:	4313      	orrs	r3, r2
 8009620:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009624:	2206      	movs	r2, #6
 8009626:	21ff      	movs	r1, #255	@ 0xff
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f002 fa63 	bl	800baf4 <VL53L0X_WrByte>
 800962e:	4603      	mov	r3, r0
 8009630:	461a      	mov	r2, r3
 8009632:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009636:	4313      	orrs	r3, r2
 8009638:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800963c:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8009640:	461a      	mov	r2, r3
 8009642:	2183      	movs	r1, #131	@ 0x83
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f002 fad7 	bl	800bbf8 <VL53L0X_RdByte>
 800964a:	4603      	mov	r3, r0
 800964c:	461a      	mov	r2, r3
 800964e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009652:	4313      	orrs	r3, r2
 8009654:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8009658:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800965c:	f043 0304 	orr.w	r3, r3, #4
 8009660:	b2db      	uxtb	r3, r3
 8009662:	461a      	mov	r2, r3
 8009664:	2183      	movs	r1, #131	@ 0x83
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f002 fa44 	bl	800baf4 <VL53L0X_WrByte>
 800966c:	4603      	mov	r3, r0
 800966e:	461a      	mov	r2, r3
 8009670:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009674:	4313      	orrs	r3, r2
 8009676:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800967a:	2207      	movs	r2, #7
 800967c:	21ff      	movs	r1, #255	@ 0xff
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f002 fa38 	bl	800baf4 <VL53L0X_WrByte>
 8009684:	4603      	mov	r3, r0
 8009686:	461a      	mov	r2, r3
 8009688:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800968c:	4313      	orrs	r3, r2
 800968e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8009692:	2201      	movs	r2, #1
 8009694:	2181      	movs	r1, #129	@ 0x81
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f002 fa2c 	bl	800baf4 <VL53L0X_WrByte>
 800969c:	4603      	mov	r3, r0
 800969e:	461a      	mov	r2, r3
 80096a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096a4:	4313      	orrs	r3, r2
 80096a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f002 fb40 	bl	800bd30 <VL53L0X_PollingDelay>
 80096b0:	4603      	mov	r3, r0
 80096b2:	461a      	mov	r2, r3
 80096b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096b8:	4313      	orrs	r3, r2
 80096ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80096be:	2201      	movs	r2, #1
 80096c0:	2180      	movs	r1, #128	@ 0x80
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f002 fa16 	bl	800baf4 <VL53L0X_WrByte>
 80096c8:	4603      	mov	r3, r0
 80096ca:	461a      	mov	r2, r3
 80096cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096d0:	4313      	orrs	r3, r2
 80096d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 80096d6:	78fb      	ldrb	r3, [r7, #3]
 80096d8:	f003 0301 	and.w	r3, r3, #1
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f000 8098 	beq.w	8009812 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80096e2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80096e6:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f040 8091 	bne.w	8009812 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80096f0:	226b      	movs	r2, #107	@ 0x6b
 80096f2:	2194      	movs	r1, #148	@ 0x94
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f002 f9fd 	bl	800baf4 <VL53L0X_WrByte>
 80096fa:	4603      	mov	r3, r0
 80096fc:	461a      	mov	r2, r3
 80096fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009702:	4313      	orrs	r3, r2
 8009704:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff fef9 	bl	8009500 <VL53L0X_device_read_strobe>
 800970e:	4603      	mov	r3, r0
 8009710:	461a      	mov	r2, r3
 8009712:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009716:	4313      	orrs	r3, r2
 8009718:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800971c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009720:	461a      	mov	r2, r3
 8009722:	2190      	movs	r1, #144	@ 0x90
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f002 fac7 	bl	800bcb8 <VL53L0X_RdDWord>
 800972a:	4603      	mov	r3, r0
 800972c:	461a      	mov	r2, r3
 800972e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009732:	4313      	orrs	r3, r2
 8009734:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8009738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973a:	0a1b      	lsrs	r3, r3, #8
 800973c:	b2db      	uxtb	r3, r3
 800973e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009742:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8009746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009748:	0bdb      	lsrs	r3, r3, #15
 800974a:	b2db      	uxtb	r3, r3
 800974c:	f003 0301 	and.w	r3, r3, #1
 8009750:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8009754:	2224      	movs	r2, #36	@ 0x24
 8009756:	2194      	movs	r1, #148	@ 0x94
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f002 f9cb 	bl	800baf4 <VL53L0X_WrByte>
 800975e:	4603      	mov	r3, r0
 8009760:	461a      	mov	r2, r3
 8009762:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009766:	4313      	orrs	r3, r2
 8009768:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f7ff fec7 	bl	8009500 <VL53L0X_device_read_strobe>
 8009772:	4603      	mov	r3, r0
 8009774:	461a      	mov	r2, r3
 8009776:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800977a:	4313      	orrs	r3, r2
 800977c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009780:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009784:	461a      	mov	r2, r3
 8009786:	2190      	movs	r1, #144	@ 0x90
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f002 fa95 	bl	800bcb8 <VL53L0X_RdDWord>
 800978e:	4603      	mov	r3, r0
 8009790:	461a      	mov	r2, r3
 8009792:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009796:	4313      	orrs	r3, r2
 8009798:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800979c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979e:	0e1b      	lsrs	r3, r3, #24
 80097a0:	b2db      	uxtb	r3, r3
 80097a2:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80097a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a6:	0c1b      	lsrs	r3, r3, #16
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80097ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ae:	0a1b      	lsrs	r3, r3, #8
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80097b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80097ba:	2225      	movs	r2, #37	@ 0x25
 80097bc:	2194      	movs	r1, #148	@ 0x94
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f002 f998 	bl	800baf4 <VL53L0X_WrByte>
 80097c4:	4603      	mov	r3, r0
 80097c6:	461a      	mov	r2, r3
 80097c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097cc:	4313      	orrs	r3, r2
 80097ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7ff fe94 	bl	8009500 <VL53L0X_device_read_strobe>
 80097d8:	4603      	mov	r3, r0
 80097da:	461a      	mov	r2, r3
 80097dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097e0:	4313      	orrs	r3, r2
 80097e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80097e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80097ea:	461a      	mov	r2, r3
 80097ec:	2190      	movs	r1, #144	@ 0x90
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f002 fa62 	bl	800bcb8 <VL53L0X_RdDWord>
 80097f4:	4603      	mov	r3, r0
 80097f6:	461a      	mov	r2, r3
 80097f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097fc:	4313      	orrs	r3, r2
 80097fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8009802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009804:	0e1b      	lsrs	r3, r3, #24
 8009806:	b2db      	uxtb	r3, r3
 8009808:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800980a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800980c:	0c1b      	lsrs	r3, r3, #16
 800980e:	b2db      	uxtb	r3, r3
 8009810:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8009812:	78fb      	ldrb	r3, [r7, #3]
 8009814:	f003 0302 	and.w	r3, r3, #2
 8009818:	2b00      	cmp	r3, #0
 800981a:	f000 8189 	beq.w	8009b30 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800981e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009822:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009826:	2b00      	cmp	r3, #0
 8009828:	f040 8182 	bne.w	8009b30 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800982c:	2202      	movs	r2, #2
 800982e:	2194      	movs	r1, #148	@ 0x94
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f002 f95f 	bl	800baf4 <VL53L0X_WrByte>
 8009836:	4603      	mov	r3, r0
 8009838:	461a      	mov	r2, r3
 800983a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800983e:	4313      	orrs	r3, r2
 8009840:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f7ff fe5b 	bl	8009500 <VL53L0X_device_read_strobe>
 800984a:	4603      	mov	r3, r0
 800984c:	461a      	mov	r2, r3
 800984e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009852:	4313      	orrs	r3, r2
 8009854:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8009858:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800985c:	461a      	mov	r2, r3
 800985e:	2190      	movs	r1, #144	@ 0x90
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f002 f9c9 	bl	800bbf8 <VL53L0X_RdByte>
 8009866:	4603      	mov	r3, r0
 8009868:	461a      	mov	r2, r3
 800986a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800986e:	4313      	orrs	r3, r2
 8009870:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009874:	227b      	movs	r2, #123	@ 0x7b
 8009876:	2194      	movs	r1, #148	@ 0x94
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f002 f93b 	bl	800baf4 <VL53L0X_WrByte>
 800987e:	4603      	mov	r3, r0
 8009880:	461a      	mov	r2, r3
 8009882:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009886:	4313      	orrs	r3, r2
 8009888:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f7ff fe37 	bl	8009500 <VL53L0X_device_read_strobe>
 8009892:	4603      	mov	r3, r0
 8009894:	461a      	mov	r2, r3
 8009896:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800989a:	4313      	orrs	r3, r2
 800989c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80098a0:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 80098a4:	461a      	mov	r2, r3
 80098a6:	2190      	movs	r1, #144	@ 0x90
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f002 f9a5 	bl	800bbf8 <VL53L0X_RdByte>
 80098ae:	4603      	mov	r3, r0
 80098b0:	461a      	mov	r2, r3
 80098b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098b6:	4313      	orrs	r3, r2
 80098b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80098bc:	2277      	movs	r2, #119	@ 0x77
 80098be:	2194      	movs	r1, #148	@ 0x94
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f002 f917 	bl	800baf4 <VL53L0X_WrByte>
 80098c6:	4603      	mov	r3, r0
 80098c8:	461a      	mov	r2, r3
 80098ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098ce:	4313      	orrs	r3, r2
 80098d0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7ff fe13 	bl	8009500 <VL53L0X_device_read_strobe>
 80098da:	4603      	mov	r3, r0
 80098dc:	461a      	mov	r2, r3
 80098de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098e2:	4313      	orrs	r3, r2
 80098e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80098e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80098ec:	461a      	mov	r2, r3
 80098ee:	2190      	movs	r1, #144	@ 0x90
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f002 f9e1 	bl	800bcb8 <VL53L0X_RdDWord>
 80098f6:	4603      	mov	r3, r0
 80098f8:	461a      	mov	r2, r3
 80098fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098fe:	4313      	orrs	r3, r2
 8009900:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8009904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009906:	0e5b      	lsrs	r3, r3, #25
 8009908:	b2db      	uxtb	r3, r3
 800990a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800990e:	b2db      	uxtb	r3, r3
 8009910:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8009912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009914:	0c9b      	lsrs	r3, r3, #18
 8009916:	b2db      	uxtb	r3, r3
 8009918:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800991c:	b2db      	uxtb	r3, r3
 800991e:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8009920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009922:	0adb      	lsrs	r3, r3, #11
 8009924:	b2db      	uxtb	r3, r3
 8009926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800992a:	b2db      	uxtb	r3, r3
 800992c:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800992e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009930:	091b      	lsrs	r3, r3, #4
 8009932:	b2db      	uxtb	r3, r3
 8009934:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009938:	b2db      	uxtb	r3, r3
 800993a:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800993c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993e:	b2db      	uxtb	r3, r3
 8009940:	00db      	lsls	r3, r3, #3
 8009942:	b2db      	uxtb	r3, r3
 8009944:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8009948:	b2db      	uxtb	r3, r3
 800994a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800994e:	2278      	movs	r2, #120	@ 0x78
 8009950:	2194      	movs	r1, #148	@ 0x94
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f002 f8ce 	bl	800baf4 <VL53L0X_WrByte>
 8009958:	4603      	mov	r3, r0
 800995a:	461a      	mov	r2, r3
 800995c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009960:	4313      	orrs	r3, r2
 8009962:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f7ff fdca 	bl	8009500 <VL53L0X_device_read_strobe>
 800996c:	4603      	mov	r3, r0
 800996e:	461a      	mov	r2, r3
 8009970:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009974:	4313      	orrs	r3, r2
 8009976:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800997a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800997e:	461a      	mov	r2, r3
 8009980:	2190      	movs	r1, #144	@ 0x90
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f002 f998 	bl	800bcb8 <VL53L0X_RdDWord>
 8009988:	4603      	mov	r3, r0
 800998a:	461a      	mov	r2, r3
 800998c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009990:	4313      	orrs	r3, r2
 8009992:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8009996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009998:	0f5b      	lsrs	r3, r3, #29
 800999a:	b2db      	uxtb	r3, r3
 800999c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099a0:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 80099a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80099a6:	4413      	add	r3, r2
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 80099ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ae:	0d9b      	lsrs	r3, r3, #22
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80099ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099bc:	0bdb      	lsrs	r3, r3, #15
 80099be:	b2db      	uxtb	r3, r3
 80099c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 80099c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ca:	0a1b      	lsrs	r3, r3, #8
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 80099d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d8:	085b      	lsrs	r3, r3, #1
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80099e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	019b      	lsls	r3, r3, #6
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80099f6:	2279      	movs	r2, #121	@ 0x79
 80099f8:	2194      	movs	r1, #148	@ 0x94
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f002 f87a 	bl	800baf4 <VL53L0X_WrByte>
 8009a00:	4603      	mov	r3, r0
 8009a02:	461a      	mov	r2, r3
 8009a04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7ff fd76 	bl	8009500 <VL53L0X_device_read_strobe>
 8009a14:	4603      	mov	r3, r0
 8009a16:	461a      	mov	r2, r3
 8009a18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009a22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009a26:	461a      	mov	r2, r3
 8009a28:	2190      	movs	r1, #144	@ 0x90
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f002 f944 	bl	800bcb8 <VL53L0X_RdDWord>
 8009a30:	4603      	mov	r3, r0
 8009a32:	461a      	mov	r2, r3
 8009a34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8009a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a40:	0e9b      	lsrs	r3, r3, #26
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a48:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8009a4a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009a4e:	4413      	add	r3, r2
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8009a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a56:	0cdb      	lsrs	r3, r3, #19
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8009a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a64:	0b1b      	lsrs	r3, r3, #12
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a6c:	b2db      	uxtb	r3, r3
 8009a6e:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8009a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a72:	095b      	lsrs	r3, r3, #5
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8009a90:	227a      	movs	r2, #122	@ 0x7a
 8009a92:	2194      	movs	r1, #148	@ 0x94
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f002 f82d 	bl	800baf4 <VL53L0X_WrByte>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f7ff fd29 	bl	8009500 <VL53L0X_device_read_strobe>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009abc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009ac0:	461a      	mov	r2, r3
 8009ac2:	2190      	movs	r1, #144	@ 0x90
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f002 f8f7 	bl	800bcb8 <VL53L0X_RdDWord>
 8009aca:	4603      	mov	r3, r0
 8009acc:	461a      	mov	r2, r3
 8009ace:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	0f9b      	lsrs	r3, r3, #30
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ae2:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8009ae4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009ae8:	4413      	add	r3, r2
 8009aea:	b2db      	uxtb	r3, r3
 8009aec:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8009aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af0:	0ddb      	lsrs	r3, r3, #23
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8009afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afe:	0c1b      	lsrs	r3, r3, #16
 8009b00:	b2db      	uxtb	r3, r3
 8009b02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8009b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0c:	0a5b      	lsrs	r3, r3, #9
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8009b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1c:	089b      	lsrs	r3, r3, #2
 8009b1e:	b2db      	uxtb	r3, r3
 8009b20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 8009b30:	78fb      	ldrb	r3, [r7, #3]
 8009b32:	f003 0304 	and.w	r3, r3, #4
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f000 80f1 	beq.w	8009d1e <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009b3c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009b40:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f040 80ea 	bne.w	8009d1e <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009b4a:	227b      	movs	r2, #123	@ 0x7b
 8009b4c:	2194      	movs	r1, #148	@ 0x94
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f001 ffd0 	bl	800baf4 <VL53L0X_WrByte>
 8009b54:	4603      	mov	r3, r0
 8009b56:	461a      	mov	r2, r3
 8009b58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f7ff fccc 	bl	8009500 <VL53L0X_device_read_strobe>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b70:	4313      	orrs	r3, r2
 8009b72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8009b76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	2190      	movs	r1, #144	@ 0x90
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f002 f89a 	bl	800bcb8 <VL53L0X_RdDWord>
 8009b84:	4603      	mov	r3, r0
 8009b86:	461a      	mov	r2, r3
 8009b88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8009b92:	227c      	movs	r2, #124	@ 0x7c
 8009b94:	2194      	movs	r1, #148	@ 0x94
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f001 ffac 	bl	800baf4 <VL53L0X_WrByte>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f7ff fca8 	bl	8009500 <VL53L0X_device_read_strobe>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8009bbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	2190      	movs	r1, #144	@ 0x90
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f002 f876 	bl	800bcb8 <VL53L0X_RdDWord>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	461a      	mov	r2, r3
 8009bd0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8009bda:	2273      	movs	r2, #115	@ 0x73
 8009bdc:	2194      	movs	r1, #148	@ 0x94
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 ff88 	bl	800baf4 <VL53L0X_WrByte>
 8009be4:	4603      	mov	r3, r0
 8009be6:	461a      	mov	r2, r3
 8009be8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bec:	4313      	orrs	r3, r2
 8009bee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f7ff fc84 	bl	8009500 <VL53L0X_device_read_strobe>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c00:	4313      	orrs	r3, r2
 8009c02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c06:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	2190      	movs	r1, #144	@ 0x90
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f002 f852 	bl	800bcb8 <VL53L0X_RdDWord>
 8009c14:	4603      	mov	r3, r0
 8009c16:	461a      	mov	r2, r3
 8009c18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8009c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c24:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8009c2a:	2274      	movs	r2, #116	@ 0x74
 8009c2c:	2194      	movs	r1, #148	@ 0x94
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f001 ff60 	bl	800baf4 <VL53L0X_WrByte>
 8009c34:	4603      	mov	r3, r0
 8009c36:	461a      	mov	r2, r3
 8009c38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f7ff fc5c 	bl	8009500 <VL53L0X_device_read_strobe>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c50:	4313      	orrs	r3, r2
 8009c52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	2190      	movs	r1, #144	@ 0x90
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f002 f82a 	bl	800bcb8 <VL53L0X_RdDWord>
 8009c64:	4603      	mov	r3, r0
 8009c66:	461a      	mov	r2, r3
 8009c68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8009c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c74:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8009c76:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8009c7c:	2275      	movs	r2, #117	@ 0x75
 8009c7e:	2194      	movs	r1, #148	@ 0x94
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f001 ff37 	bl	800baf4 <VL53L0X_WrByte>
 8009c86:	4603      	mov	r3, r0
 8009c88:	461a      	mov	r2, r3
 8009c8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7ff fc33 	bl	8009500 <VL53L0X_device_read_strobe>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009ca8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009cac:	461a      	mov	r2, r3
 8009cae:	2190      	movs	r1, #144	@ 0x90
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f002 f801 	bl	800bcb8 <VL53L0X_RdDWord>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	461a      	mov	r2, r3
 8009cba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8009cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc6:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8009ccc:	2276      	movs	r2, #118	@ 0x76
 8009cce:	2194      	movs	r1, #148	@ 0x94
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f001 ff0f 	bl	800baf4 <VL53L0X_WrByte>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	461a      	mov	r2, r3
 8009cda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7ff fc0b 	bl	8009500 <VL53L0X_device_read_strobe>
 8009cea:	4603      	mov	r3, r0
 8009cec:	461a      	mov	r2, r3
 8009cee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009cf8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	2190      	movs	r1, #144	@ 0x90
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f001 ffd9 	bl	800bcb8 <VL53L0X_RdDWord>
 8009d06:	4603      	mov	r3, r0
 8009d08:	461a      	mov	r2, r3
 8009d0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8009d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d16:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8009d18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8009d1e:	2200      	movs	r2, #0
 8009d20:	2181      	movs	r1, #129	@ 0x81
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f001 fee6 	bl	800baf4 <VL53L0X_WrByte>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d30:	4313      	orrs	r3, r2
 8009d32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009d36:	2206      	movs	r2, #6
 8009d38:	21ff      	movs	r1, #255	@ 0xff
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f001 feda 	bl	800baf4 <VL53L0X_WrByte>
 8009d40:	4603      	mov	r3, r0
 8009d42:	461a      	mov	r2, r3
 8009d44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009d4e:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8009d52:	461a      	mov	r2, r3
 8009d54:	2183      	movs	r1, #131	@ 0x83
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f001 ff4e 	bl	800bbf8 <VL53L0X_RdByte>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	461a      	mov	r2, r3
 8009d60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d64:	4313      	orrs	r3, r2
 8009d66:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8009d6a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009d6e:	f023 0304 	bic.w	r3, r3, #4
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	461a      	mov	r2, r3
 8009d76:	2183      	movs	r1, #131	@ 0x83
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f001 febb 	bl	800baf4 <VL53L0X_WrByte>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	461a      	mov	r2, r3
 8009d82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d86:	4313      	orrs	r3, r2
 8009d88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	21ff      	movs	r1, #255	@ 0xff
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f001 feaf 	bl	800baf4 <VL53L0X_WrByte>
 8009d96:	4603      	mov	r3, r0
 8009d98:	461a      	mov	r2, r3
 8009d9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009da4:	2201      	movs	r2, #1
 8009da6:	2100      	movs	r1, #0
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 fea3 	bl	800baf4 <VL53L0X_WrByte>
 8009dae:	4603      	mov	r3, r0
 8009db0:	461a      	mov	r2, r3
 8009db2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009db6:	4313      	orrs	r3, r2
 8009db8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	21ff      	movs	r1, #255	@ 0xff
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f001 fe97 	bl	800baf4 <VL53L0X_WrByte>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	461a      	mov	r2, r3
 8009dca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	2180      	movs	r1, #128	@ 0x80
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f001 fe8b 	bl	800baf4 <VL53L0X_WrByte>
 8009dde:	4603      	mov	r3, r0
 8009de0:	461a      	mov	r2, r3
 8009de2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009de6:	4313      	orrs	r3, r2
 8009de8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009dec:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f040 808f 	bne.w	8009f14 <VL53L0X_get_info_from_device+0x98e>
 8009df6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009dfa:	2b07      	cmp	r3, #7
 8009dfc:	f000 808a 	beq.w	8009f14 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8009e00:	78fb      	ldrb	r3, [r7, #3]
 8009e02:	f003 0301 	and.w	r3, r3, #1
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d024      	beq.n	8009e54 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009e0a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009e0e:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d11e      	bne.n	8009e54 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8009e1c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8009e26:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e2e:	e00e      	b.n	8009e4e <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8009e30:	f107 0208 	add.w	r2, r7, #8
 8009e34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e36:	4413      	add	r3, r2
 8009e38:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e3e:	4413      	add	r3, r2
 8009e40:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8009e44:	460a      	mov	r2, r1
 8009e46:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009e48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e50:	2b05      	cmp	r3, #5
 8009e52:	dded      	ble.n	8009e30 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009e54:	78fb      	ldrb	r3, [r7, #3]
 8009e56:	f003 0302 	and.w	r3, r3, #2
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d018      	beq.n	8009e90 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009e5e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009e62:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d112      	bne.n	8009e90 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e6a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e74:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	33f3      	adds	r3, #243	@ 0xf3
 8009e82:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009e84:	f107 0310 	add.w	r3, r7, #16
 8009e88:	4619      	mov	r1, r3
 8009e8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009e8c:	f001 ffb4 	bl	800bdf8 <strcpy>

		}

		if (((option & 4) == 4) &&
 8009e90:	78fb      	ldrb	r3, [r7, #3]
 8009e92:	f003 0304 	and.w	r3, r3, #4
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d030      	beq.n	8009efc <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009e9a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009e9e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d12a      	bne.n	8009efc <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009ea6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009eb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009eb8:	025b      	lsls	r3, r3, #9
 8009eba:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ec0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8009eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d011      	beq.n	8009ef4 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009ed0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009ed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ed4:	1ad3      	subs	r3, r2, r3
 8009ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8009ed8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009eda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009ede:	fb02 f303 	mul.w	r3, r2, r3
 8009ee2:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8009ee4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8009ee8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8009eec:	425b      	negs	r3, r3
 8009eee:	b29b      	uxth	r3, r3
 8009ef0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8009ef4:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8009efc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009f00:	78fb      	ldrb	r3, [r7, #3]
 8009f02:	4313      	orrs	r3, r2
 8009f04:	b2db      	uxtb	r3, r3
 8009f06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8009f0a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009f14:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3760      	adds	r7, #96	@ 0x60
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b087      	sub	sp, #28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	460b      	mov	r3, r1
 8009f2a:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8009f2c:	f240 6277 	movw	r2, #1655	@ 0x677
 8009f30:	f04f 0300 	mov.w	r3, #0
 8009f34:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8009f38:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8009f3c:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009f3e:	78fb      	ldrb	r3, [r7, #3]
 8009f40:	68fa      	ldr	r2, [r7, #12]
 8009f42:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009f46:	693a      	ldr	r2, [r7, #16]
 8009f48:	fb02 f303 	mul.w	r3, r2, r3
 8009f4c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009f4e:	68bb      	ldr	r3, [r7, #8]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	371c      	adds	r7, #28
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b087      	sub	sp, #28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009f64:	2300      	movs	r3, #0
 8009f66:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d015      	beq.n	8009fa2 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009f7c:	e005      	b.n	8009f8a <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	085b      	lsrs	r3, r3, #1
 8009f82:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009f84:	89fb      	ldrh	r3, [r7, #14]
 8009f86:	3301      	adds	r3, #1
 8009f88:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	2bff      	cmp	r3, #255	@ 0xff
 8009f8e:	d8f6      	bhi.n	8009f7e <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009f90:	89fb      	ldrh	r3, [r7, #14]
 8009f92:	021b      	lsls	r3, r3, #8
 8009f94:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	b29b      	uxth	r3, r3
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009f9e:	4413      	add	r3, r2
 8009fa0:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009fa2:	8afb      	ldrh	r3, [r7, #22]

}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	371c      	adds	r7, #28
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009fbe:	88fb      	ldrh	r3, [r7, #6]
 8009fc0:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009fc2:	88fa      	ldrh	r2, [r7, #6]
 8009fc4:	0a12      	lsrs	r2, r2, #8
 8009fc6:	b292      	uxth	r2, r2
 8009fc8:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009fca:	3301      	adds	r3, #1
 8009fcc:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009fce:	68fb      	ldr	r3, [r7, #12]
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3714      	adds	r7, #20
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b088      	sub	sp, #32
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	4613      	mov	r3, r2
 8009fe8:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8009fea:	2300      	movs	r3, #0
 8009fec:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009fee:	79fb      	ldrb	r3, [r7, #7]
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f7ff ff94 	bl	8009f20 <VL53L0X_calc_macro_period_ps>
 8009ff8:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800a000:	4a0a      	ldr	r2, [pc, #40]	@ (800a02c <VL53L0X_calc_timeout_mclks+0x50>)
 800a002:	fba2 2303 	umull	r2, r3, r2, r3
 800a006:	099b      	lsrs	r3, r3, #6
 800a008:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a010:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	085b      	lsrs	r3, r3, #1
 800a018:	441a      	add	r2, r3
	timeout_period_mclks =
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a020:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800a022:	69fb      	ldr	r3, [r7, #28]
}
 800a024:	4618      	mov	r0, r3
 800a026:	3720      	adds	r7, #32
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	10624dd3 	.word	0x10624dd3

0800a030 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b086      	sub	sp, #24
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	460b      	mov	r3, r1
 800a03a:	807b      	strh	r3, [r7, #2]
 800a03c:	4613      	mov	r3, r2
 800a03e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800a040:	2300      	movs	r3, #0
 800a042:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800a044:	787b      	ldrb	r3, [r7, #1]
 800a046:	4619      	mov	r1, r3
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f7ff ff69 	bl	8009f20 <VL53L0X_calc_macro_period_ps>
 800a04e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800a056:	4a0a      	ldr	r2, [pc, #40]	@ (800a080 <VL53L0X_calc_timeout_us+0x50>)
 800a058:	fba2 2303 	umull	r2, r3, r2, r3
 800a05c:	099b      	lsrs	r3, r3, #6
 800a05e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800a060:	887b      	ldrh	r3, [r7, #2]
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	fb02 f303 	mul.w	r3, r2, r3
 800a068:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 800a06c:	4a04      	ldr	r2, [pc, #16]	@ (800a080 <VL53L0X_calc_timeout_us+0x50>)
 800a06e:	fba2 2303 	umull	r2, r3, r2, r3
 800a072:	099b      	lsrs	r3, r3, #6
 800a074:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800a076:	697b      	ldr	r3, [r7, #20]
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3718      	adds	r7, #24
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	10624dd3 	.word	0x10624dd3

0800a084 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b08c      	sub	sp, #48	@ 0x30
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	460b      	mov	r3, r1
 800a08e:	607a      	str	r2, [r7, #4]
 800a090:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a092:	2300      	movs	r3, #0
 800a094:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800a098:	2300      	movs	r3, #0
 800a09a:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a0aa:	7afb      	ldrb	r3, [r7, #11]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d005      	beq.n	800a0bc <get_sequence_step_timeout+0x38>
 800a0b0:	7afb      	ldrb	r3, [r7, #11]
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d002      	beq.n	800a0bc <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a0b6:	7afb      	ldrb	r3, [r7, #11]
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	d127      	bne.n	800a10c <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a0bc:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	68f8      	ldr	r0, [r7, #12]
 800a0c6:	f7fd fa8d 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800a0d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d109      	bne.n	800a0ec <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800a0d8:	f107 0320 	add.w	r3, r7, #32
 800a0dc:	461a      	mov	r2, r3
 800a0de:	2146      	movs	r1, #70	@ 0x46
 800a0e0:	68f8      	ldr	r0, [r7, #12]
 800a0e2:	f001 fd89 	bl	800bbf8 <VL53L0X_RdByte>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800a0ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7ff ff5d 	bl	8009fb0 <VL53L0X_decode_timeout>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a0fa:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a0fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a100:	4619      	mov	r1, r3
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f7ff ff94 	bl	800a030 <VL53L0X_calc_timeout_us>
 800a108:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a10a:	e092      	b.n	800a232 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a10c:	7afb      	ldrb	r3, [r7, #11]
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d135      	bne.n	800a17e <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a112:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a116:	461a      	mov	r2, r3
 800a118:	2100      	movs	r1, #0
 800a11a:	68f8      	ldr	r0, [r7, #12]
 800a11c:	f7fd fa62 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a120:	4603      	mov	r3, r0
 800a122:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a126:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f040 8081 	bne.w	800a232 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a130:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a134:	461a      	mov	r2, r3
 800a136:	2100      	movs	r1, #0
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f7fd fa53 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a13e:	4603      	mov	r3, r0
 800a140:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800a144:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d109      	bne.n	800a160 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800a14c:	f107 031e 	add.w	r3, r7, #30
 800a150:	461a      	mov	r2, r3
 800a152:	2151      	movs	r1, #81	@ 0x51
 800a154:	68f8      	ldr	r0, [r7, #12]
 800a156:	f001 fd79 	bl	800bc4c <VL53L0X_RdWord>
 800a15a:	4603      	mov	r3, r0
 800a15c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a160:	8bfb      	ldrh	r3, [r7, #30]
 800a162:	4618      	mov	r0, r3
 800a164:	f7ff ff24 	bl	8009fb0 <VL53L0X_decode_timeout>
 800a168:	4603      	mov	r3, r0
 800a16a:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a16c:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a170:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a172:	4619      	mov	r1, r3
 800a174:	68f8      	ldr	r0, [r7, #12]
 800a176:	f7ff ff5b 	bl	800a030 <VL53L0X_calc_timeout_us>
 800a17a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a17c:	e059      	b.n	800a232 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a17e:	7afb      	ldrb	r3, [r7, #11]
 800a180:	2b04      	cmp	r3, #4
 800a182:	d156      	bne.n	800a232 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a184:	f107 0314 	add.w	r3, r7, #20
 800a188:	4619      	mov	r1, r3
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	f7fd fb34 	bl	80077f8 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800a190:	2300      	movs	r3, #0
 800a192:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d01d      	beq.n	800a1d6 <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a19a:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a19e:	461a      	mov	r2, r3
 800a1a0:	2100      	movs	r1, #0
 800a1a2:	68f8      	ldr	r0, [r7, #12]
 800a1a4:	f7fd fa1e 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800a1ae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d10f      	bne.n	800a1d6 <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800a1b6:	f107 031e 	add.w	r3, r7, #30
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	2151      	movs	r1, #81	@ 0x51
 800a1be:	68f8      	ldr	r0, [r7, #12]
 800a1c0:	f001 fd44 	bl	800bc4c <VL53L0X_RdWord>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a1ca:	8bfb      	ldrh	r3, [r7, #30]
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7ff feef 	bl	8009fb0 <VL53L0X_decode_timeout>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a1d6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d109      	bne.n	800a1f2 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a1de:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f7fd f9fc 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a1f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d10f      	bne.n	800a21a <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800a1fa:	f107 031c 	add.w	r3, r7, #28
 800a1fe:	461a      	mov	r2, r3
 800a200:	2171      	movs	r1, #113	@ 0x71
 800a202:	68f8      	ldr	r0, [r7, #12]
 800a204:	f001 fd22 	bl	800bc4c <VL53L0X_RdWord>
 800a208:	4603      	mov	r3, r0
 800a20a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a20e:	8bbb      	ldrh	r3, [r7, #28]
 800a210:	4618      	mov	r0, r3
 800a212:	f7ff fecd 	bl	8009fb0 <VL53L0X_decode_timeout>
 800a216:	4603      	mov	r3, r0
 800a218:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800a21a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a21c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a222:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a228:	4619      	mov	r1, r3
 800a22a:	68f8      	ldr	r0, [r7, #12]
 800a22c:	f7ff ff00 	bl	800a030 <VL53L0X_calc_timeout_us>
 800a230:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a236:	601a      	str	r2, [r3, #0]

	return Status;
 800a238:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3730      	adds	r7, #48	@ 0x30
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b08a      	sub	sp, #40	@ 0x28
 800a248:	af00      	add	r7, sp, #0
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	460b      	mov	r3, r1
 800a24e:	607a      	str	r2, [r7, #4]
 800a250:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a252:	2300      	movs	r3, #0
 800a254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a258:	7afb      	ldrb	r3, [r7, #11]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d005      	beq.n	800a26a <set_sequence_step_timeout+0x26>
 800a25e:	7afb      	ldrb	r3, [r7, #11]
 800a260:	2b01      	cmp	r3, #1
 800a262:	d002      	beq.n	800a26a <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a264:	7afb      	ldrb	r3, [r7, #11]
 800a266:	2b02      	cmp	r3, #2
 800a268:	d138      	bne.n	800a2dc <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a26a:	f107 031b 	add.w	r3, r7, #27
 800a26e:	461a      	mov	r2, r3
 800a270:	2100      	movs	r1, #0
 800a272:	68f8      	ldr	r0, [r7, #12]
 800a274:	f7fd f9b6 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a278:	4603      	mov	r3, r0
 800a27a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800a27e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a282:	2b00      	cmp	r3, #0
 800a284:	d11a      	bne.n	800a2bc <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800a286:	7efb      	ldrb	r3, [r7, #27]
 800a288:	461a      	mov	r2, r3
 800a28a:	6879      	ldr	r1, [r7, #4]
 800a28c:	68f8      	ldr	r0, [r7, #12]
 800a28e:	f7ff fea5 	bl	8009fdc <VL53L0X_calc_timeout_mclks>
 800a292:	4603      	mov	r3, r0
 800a294:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800a296:	8bbb      	ldrh	r3, [r7, #28]
 800a298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a29c:	d903      	bls.n	800a2a6 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800a29e:	23ff      	movs	r3, #255	@ 0xff
 800a2a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a2a4:	e004      	b.n	800a2b0 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800a2a6:	8bbb      	ldrh	r3, [r7, #28]
 800a2a8:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a2b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a2b4:	b29a      	uxth	r2, r3
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a2bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	f040 80ab 	bne.w	800a41c <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800a2c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a2ca:	461a      	mov	r2, r3
 800a2cc:	2146      	movs	r1, #70	@ 0x46
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f001 fc10 	bl	800baf4 <VL53L0X_WrByte>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800a2da:	e09f      	b.n	800a41c <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a2dc:	7afb      	ldrb	r3, [r7, #11]
 800a2de:	2b03      	cmp	r3, #3
 800a2e0:	d135      	bne.n	800a34e <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800a2e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d11b      	bne.n	800a322 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a2ea:	f107 031b 	add.w	r3, r7, #27
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f7fd f976 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a2fe:	7efb      	ldrb	r3, [r7, #27]
 800a300:	461a      	mov	r2, r3
 800a302:	6879      	ldr	r1, [r7, #4]
 800a304:	68f8      	ldr	r0, [r7, #12]
 800a306:	f7ff fe69 	bl	8009fdc <VL53L0X_calc_timeout_mclks>
 800a30a:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800a30c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800a30e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a310:	4618      	mov	r0, r3
 800a312:	f7ff fe23 	bl	8009f5c <VL53L0X_encode_timeout>
 800a316:	4603      	mov	r3, r0
 800a318:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a31a:	8b3a      	ldrh	r2, [r7, #24]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a322:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a326:	2b00      	cmp	r3, #0
 800a328:	d108      	bne.n	800a33c <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800a32a:	8b3b      	ldrh	r3, [r7, #24]
 800a32c:	461a      	mov	r2, r3
 800a32e:	2151      	movs	r1, #81	@ 0x51
 800a330:	68f8      	ldr	r0, [r7, #12]
 800a332:	f001 fc03 	bl	800bb3c <VL53L0X_WrWord>
 800a336:	4603      	mov	r3, r0
 800a338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a33c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a340:	2b00      	cmp	r3, #0
 800a342:	d16b      	bne.n	800a41c <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800a34c:	e066      	b.n	800a41c <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a34e:	7afb      	ldrb	r3, [r7, #11]
 800a350:	2b04      	cmp	r3, #4
 800a352:	d160      	bne.n	800a416 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800a354:	f107 0310 	add.w	r3, r7, #16
 800a358:	4619      	mov	r1, r3
 800a35a:	68f8      	ldr	r0, [r7, #12]
 800a35c:	f7fd fa4c 	bl	80077f8 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800a360:	2300      	movs	r3, #0
 800a362:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800a364:	7cfb      	ldrb	r3, [r7, #19]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d01d      	beq.n	800a3a6 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a36a:	f107 031b 	add.w	r3, r7, #27
 800a36e:	461a      	mov	r2, r3
 800a370:	2100      	movs	r1, #0
 800a372:	68f8      	ldr	r0, [r7, #12]
 800a374:	f7fd f936 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a378:	4603      	mov	r3, r0
 800a37a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800a37e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a382:	2b00      	cmp	r3, #0
 800a384:	d10f      	bne.n	800a3a6 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800a386:	f107 0318 	add.w	r3, r7, #24
 800a38a:	461a      	mov	r2, r3
 800a38c:	2151      	movs	r1, #81	@ 0x51
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	f001 fc5c 	bl	800bc4c <VL53L0X_RdWord>
 800a394:	4603      	mov	r3, r0
 800a396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800a39a:	8b3b      	ldrh	r3, [r7, #24]
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7ff fe07 	bl	8009fb0 <VL53L0X_decode_timeout>
 800a3a2:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800a3a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a3a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d109      	bne.n	800a3c2 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a3ae:	f107 031b 	add.w	r3, r7, #27
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	2101      	movs	r1, #1
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f7fd f914 	bl	80075e4 <VL53L0X_GetVcselPulsePeriod>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a3c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d128      	bne.n	800a41c <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a3ca:	7efb      	ldrb	r3, [r7, #27]
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	6879      	ldr	r1, [r7, #4]
 800a3d0:	68f8      	ldr	r0, [r7, #12]
 800a3d2:	f7ff fe03 	bl	8009fdc <VL53L0X_calc_timeout_mclks>
 800a3d6:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800a3d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3da:	6a3a      	ldr	r2, [r7, #32]
 800a3dc:	4413      	add	r3, r2
 800a3de:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800a3e0:	6a38      	ldr	r0, [r7, #32]
 800a3e2:	f7ff fdbb 	bl	8009f5c <VL53L0X_encode_timeout>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800a3ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d108      	bne.n	800a404 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800a3f2:	8bfb      	ldrh	r3, [r7, #30]
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	2171      	movs	r1, #113	@ 0x71
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f001 fb9f 	bl	800bb3c <VL53L0X_WrWord>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800a404:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d107      	bne.n	800a41c <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	687a      	ldr	r2, [r7, #4]
 800a410:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800a414:	e002      	b.n	800a41c <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a416:	23fc      	movs	r3, #252	@ 0xfc
 800a418:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800a41c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a420:	4618      	mov	r0, r3
 800a422:	3728      	adds	r7, #40	@ 0x28
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b08a      	sub	sp, #40	@ 0x28
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	70fb      	strb	r3, [r7, #3]
 800a434:	4613      	mov	r3, r2
 800a436:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a438:	2300      	movs	r3, #0
 800a43a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800a43e:	230c      	movs	r3, #12
 800a440:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800a444:	2312      	movs	r3, #18
 800a446:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800a44a:	2308      	movs	r3, #8
 800a44c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800a450:	230e      	movs	r3, #14
 800a452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800a456:	2300      	movs	r3, #0
 800a458:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800a45a:	78bb      	ldrb	r3, [r7, #2]
 800a45c:	f003 0301 	and.w	r3, r3, #1
 800a460:	b2db      	uxtb	r3, r3
 800a462:	2b00      	cmp	r3, #0
 800a464:	d003      	beq.n	800a46e <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a466:	23fc      	movs	r3, #252	@ 0xfc
 800a468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a46c:	e020      	b.n	800a4b0 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d10d      	bne.n	800a490 <VL53L0X_set_vcsel_pulse_period+0x68>
 800a474:	78ba      	ldrb	r2, [r7, #2]
 800a476:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a47a:	429a      	cmp	r2, r3
 800a47c:	d304      	bcc.n	800a488 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800a47e:	78ba      	ldrb	r2, [r7, #2]
 800a480:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a484:	429a      	cmp	r2, r3
 800a486:	d903      	bls.n	800a490 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a488:	23fc      	movs	r3, #252	@ 0xfc
 800a48a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a48e:	e00f      	b.n	800a4b0 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800a490:	78fb      	ldrb	r3, [r7, #3]
 800a492:	2b01      	cmp	r3, #1
 800a494:	d10c      	bne.n	800a4b0 <VL53L0X_set_vcsel_pulse_period+0x88>
 800a496:	78ba      	ldrb	r2, [r7, #2]
 800a498:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d304      	bcc.n	800a4aa <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800a4a0:	78ba      	ldrb	r2, [r7, #2]
 800a4a2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d902      	bls.n	800a4b0 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a4aa:	23fc      	movs	r3, #252	@ 0xfc
 800a4ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800a4b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d002      	beq.n	800a4be <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800a4b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a4bc:	e237      	b.n	800a92e <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800a4be:	78fb      	ldrb	r3, [r7, #3]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d150      	bne.n	800a566 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800a4c4:	78bb      	ldrb	r3, [r7, #2]
 800a4c6:	2b0c      	cmp	r3, #12
 800a4c8:	d110      	bne.n	800a4ec <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800a4ca:	2218      	movs	r2, #24
 800a4cc:	2157      	movs	r1, #87	@ 0x57
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f001 fb10 	bl	800baf4 <VL53L0X_WrByte>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800a4da:	2208      	movs	r2, #8
 800a4dc:	2156      	movs	r1, #86	@ 0x56
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f001 fb08 	bl	800baf4 <VL53L0X_WrByte>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a4ea:	e17f      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a4ec:	78bb      	ldrb	r3, [r7, #2]
 800a4ee:	2b0e      	cmp	r3, #14
 800a4f0:	d110      	bne.n	800a514 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800a4f2:	2230      	movs	r2, #48	@ 0x30
 800a4f4:	2157      	movs	r1, #87	@ 0x57
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f001 fafc 	bl	800baf4 <VL53L0X_WrByte>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800a502:	2208      	movs	r2, #8
 800a504:	2156      	movs	r1, #86	@ 0x56
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f001 faf4 	bl	800baf4 <VL53L0X_WrByte>
 800a50c:	4603      	mov	r3, r0
 800a50e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a512:	e16b      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800a514:	78bb      	ldrb	r3, [r7, #2]
 800a516:	2b10      	cmp	r3, #16
 800a518:	d110      	bne.n	800a53c <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800a51a:	2240      	movs	r2, #64	@ 0x40
 800a51c:	2157      	movs	r1, #87	@ 0x57
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f001 fae8 	bl	800baf4 <VL53L0X_WrByte>
 800a524:	4603      	mov	r3, r0
 800a526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800a52a:	2208      	movs	r2, #8
 800a52c:	2156      	movs	r1, #86	@ 0x56
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f001 fae0 	bl	800baf4 <VL53L0X_WrByte>
 800a534:	4603      	mov	r3, r0
 800a536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a53a:	e157      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800a53c:	78bb      	ldrb	r3, [r7, #2]
 800a53e:	2b12      	cmp	r3, #18
 800a540:	f040 8154 	bne.w	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a544:	2250      	movs	r2, #80	@ 0x50
 800a546:	2157      	movs	r1, #87	@ 0x57
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f001 fad3 	bl	800baf4 <VL53L0X_WrByte>
 800a54e:	4603      	mov	r3, r0
 800a550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800a554:	2208      	movs	r2, #8
 800a556:	2156      	movs	r1, #86	@ 0x56
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f001 facb 	bl	800baf4 <VL53L0X_WrByte>
 800a55e:	4603      	mov	r3, r0
 800a560:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a564:	e142      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800a566:	78fb      	ldrb	r3, [r7, #3]
 800a568:	2b01      	cmp	r3, #1
 800a56a:	f040 813f 	bne.w	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800a56e:	78bb      	ldrb	r3, [r7, #2]
 800a570:	2b08      	cmp	r3, #8
 800a572:	d14c      	bne.n	800a60e <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800a574:	2210      	movs	r2, #16
 800a576:	2148      	movs	r1, #72	@ 0x48
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f001 fabb 	bl	800baf4 <VL53L0X_WrByte>
 800a57e:	4603      	mov	r3, r0
 800a580:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800a584:	2208      	movs	r2, #8
 800a586:	2147      	movs	r1, #71	@ 0x47
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f001 fab3 	bl	800baf4 <VL53L0X_WrByte>
 800a58e:	4603      	mov	r3, r0
 800a590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a594:	2202      	movs	r2, #2
 800a596:	2132      	movs	r1, #50	@ 0x32
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f001 faab 	bl	800baf4 <VL53L0X_WrByte>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800a5ac:	220c      	movs	r2, #12
 800a5ae:	2130      	movs	r1, #48	@ 0x30
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f001 fa9f 	bl	800baf4 <VL53L0X_WrByte>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	461a      	mov	r2, r3
 800a5ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	21ff      	movs	r1, #255	@ 0xff
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f001 fa93 	bl	800baf4 <VL53L0X_WrByte>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a5dc:	2230      	movs	r2, #48	@ 0x30
 800a5de:	2130      	movs	r1, #48	@ 0x30
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f001 fa87 	bl	800baf4 <VL53L0X_WrByte>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	21ff      	movs	r1, #255	@ 0xff
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f001 fa7b 	bl	800baf4 <VL53L0X_WrByte>
 800a5fe:	4603      	mov	r3, r0
 800a600:	461a      	mov	r2, r3
 800a602:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a606:	4313      	orrs	r3, r2
 800a608:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a60c:	e0ee      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800a60e:	78bb      	ldrb	r3, [r7, #2]
 800a610:	2b0a      	cmp	r3, #10
 800a612:	d14c      	bne.n	800a6ae <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800a614:	2228      	movs	r2, #40	@ 0x28
 800a616:	2148      	movs	r1, #72	@ 0x48
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f001 fa6b 	bl	800baf4 <VL53L0X_WrByte>
 800a61e:	4603      	mov	r3, r0
 800a620:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800a624:	2208      	movs	r2, #8
 800a626:	2147      	movs	r1, #71	@ 0x47
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f001 fa63 	bl	800baf4 <VL53L0X_WrByte>
 800a62e:	4603      	mov	r3, r0
 800a630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a634:	2203      	movs	r2, #3
 800a636:	2132      	movs	r1, #50	@ 0x32
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f001 fa5b 	bl	800baf4 <VL53L0X_WrByte>
 800a63e:	4603      	mov	r3, r0
 800a640:	461a      	mov	r2, r3
 800a642:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a646:	4313      	orrs	r3, r2
 800a648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a64c:	2209      	movs	r2, #9
 800a64e:	2130      	movs	r1, #48	@ 0x30
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f001 fa4f 	bl	800baf4 <VL53L0X_WrByte>
 800a656:	4603      	mov	r3, r0
 800a658:	461a      	mov	r2, r3
 800a65a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a65e:	4313      	orrs	r3, r2
 800a660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a664:	2201      	movs	r2, #1
 800a666:	21ff      	movs	r1, #255	@ 0xff
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f001 fa43 	bl	800baf4 <VL53L0X_WrByte>
 800a66e:	4603      	mov	r3, r0
 800a670:	461a      	mov	r2, r3
 800a672:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a676:	4313      	orrs	r3, r2
 800a678:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a67c:	2220      	movs	r2, #32
 800a67e:	2130      	movs	r1, #48	@ 0x30
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f001 fa37 	bl	800baf4 <VL53L0X_WrByte>
 800a686:	4603      	mov	r3, r0
 800a688:	461a      	mov	r2, r3
 800a68a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a68e:	4313      	orrs	r3, r2
 800a690:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a694:	2200      	movs	r2, #0
 800a696:	21ff      	movs	r1, #255	@ 0xff
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f001 fa2b 	bl	800baf4 <VL53L0X_WrByte>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	461a      	mov	r2, r3
 800a6a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a6ac:	e09e      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800a6ae:	78bb      	ldrb	r3, [r7, #2]
 800a6b0:	2b0c      	cmp	r3, #12
 800a6b2:	d14c      	bne.n	800a74e <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800a6b4:	2238      	movs	r2, #56	@ 0x38
 800a6b6:	2148      	movs	r1, #72	@ 0x48
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f001 fa1b 	bl	800baf4 <VL53L0X_WrByte>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800a6c4:	2208      	movs	r2, #8
 800a6c6:	2147      	movs	r1, #71	@ 0x47
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f001 fa13 	bl	800baf4 <VL53L0X_WrByte>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a6d4:	2203      	movs	r2, #3
 800a6d6:	2132      	movs	r1, #50	@ 0x32
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f001 fa0b 	bl	800baf4 <VL53L0X_WrByte>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a6ec:	2208      	movs	r2, #8
 800a6ee:	2130      	movs	r1, #48	@ 0x30
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f001 f9ff 	bl	800baf4 <VL53L0X_WrByte>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6fe:	4313      	orrs	r3, r2
 800a700:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a704:	2201      	movs	r2, #1
 800a706:	21ff      	movs	r1, #255	@ 0xff
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f001 f9f3 	bl	800baf4 <VL53L0X_WrByte>
 800a70e:	4603      	mov	r3, r0
 800a710:	461a      	mov	r2, r3
 800a712:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a716:	4313      	orrs	r3, r2
 800a718:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a71c:	2220      	movs	r2, #32
 800a71e:	2130      	movs	r1, #48	@ 0x30
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f001 f9e7 	bl	800baf4 <VL53L0X_WrByte>
 800a726:	4603      	mov	r3, r0
 800a728:	461a      	mov	r2, r3
 800a72a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a72e:	4313      	orrs	r3, r2
 800a730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a734:	2200      	movs	r2, #0
 800a736:	21ff      	movs	r1, #255	@ 0xff
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f001 f9db 	bl	800baf4 <VL53L0X_WrByte>
 800a73e:	4603      	mov	r3, r0
 800a740:	461a      	mov	r2, r3
 800a742:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a746:	4313      	orrs	r3, r2
 800a748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a74c:	e04e      	b.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a74e:	78bb      	ldrb	r3, [r7, #2]
 800a750:	2b0e      	cmp	r3, #14
 800a752:	d14b      	bne.n	800a7ec <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a754:	2248      	movs	r2, #72	@ 0x48
 800a756:	2148      	movs	r1, #72	@ 0x48
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f001 f9cb 	bl	800baf4 <VL53L0X_WrByte>
 800a75e:	4603      	mov	r3, r0
 800a760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800a764:	2208      	movs	r2, #8
 800a766:	2147      	movs	r1, #71	@ 0x47
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f001 f9c3 	bl	800baf4 <VL53L0X_WrByte>
 800a76e:	4603      	mov	r3, r0
 800a770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a774:	2203      	movs	r2, #3
 800a776:	2132      	movs	r1, #50	@ 0x32
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f001 f9bb 	bl	800baf4 <VL53L0X_WrByte>
 800a77e:	4603      	mov	r3, r0
 800a780:	461a      	mov	r2, r3
 800a782:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a786:	4313      	orrs	r3, r2
 800a788:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a78c:	2207      	movs	r2, #7
 800a78e:	2130      	movs	r1, #48	@ 0x30
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f001 f9af 	bl	800baf4 <VL53L0X_WrByte>
 800a796:	4603      	mov	r3, r0
 800a798:	461a      	mov	r2, r3
 800a79a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	21ff      	movs	r1, #255	@ 0xff
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f001 f9a3 	bl	800baf4 <VL53L0X_WrByte>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a7bc:	2220      	movs	r2, #32
 800a7be:	2130      	movs	r1, #48	@ 0x30
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f001 f997 	bl	800baf4 <VL53L0X_WrByte>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	21ff      	movs	r1, #255	@ 0xff
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f001 f98b 	bl	800baf4 <VL53L0X_WrByte>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800a7ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d17e      	bne.n	800a8f2 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800a7f4:	78bb      	ldrb	r3, [r7, #2]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7fe fe3b 	bl	8009472 <VL53L0X_encode_vcsel_period>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800a802:	78fb      	ldrb	r3, [r7, #3]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d002      	beq.n	800a80e <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d045      	beq.n	800a898 <VL53L0X_set_vcsel_pulse_period+0x470>
 800a80c:	e06e      	b.n	800a8ec <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a80e:	f107 0314 	add.w	r3, r7, #20
 800a812:	461a      	mov	r2, r3
 800a814:	2103      	movs	r1, #3
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f7ff fc34 	bl	800a084 <get_sequence_step_timeout>
 800a81c:	4603      	mov	r3, r0
 800a81e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a822:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a826:	2b00      	cmp	r3, #0
 800a828:	d109      	bne.n	800a83e <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800a82a:	f107 0310 	add.w	r3, r7, #16
 800a82e:	461a      	mov	r2, r3
 800a830:	2102      	movs	r1, #2
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f7ff fc26 	bl	800a084 <get_sequence_step_timeout>
 800a838:	4603      	mov	r3, r0
 800a83a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a83e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a842:	2b00      	cmp	r3, #0
 800a844:	d109      	bne.n	800a85a <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800a846:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a84a:	461a      	mov	r2, r3
 800a84c:	2150      	movs	r1, #80	@ 0x50
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f001 f950 	bl	800baf4 <VL53L0X_WrByte>
 800a854:	4603      	mov	r3, r0
 800a856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a85a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d108      	bne.n	800a874 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	461a      	mov	r2, r3
 800a866:	2103      	movs	r1, #3
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f7ff fceb 	bl	800a244 <set_sequence_step_timeout>
 800a86e:	4603      	mov	r3, r0
 800a870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800a874:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d108      	bne.n	800a88e <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	461a      	mov	r2, r3
 800a880:	2102      	movs	r1, #2
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7ff fcde 	bl	800a244 <set_sequence_step_timeout>
 800a888:	4603      	mov	r3, r0
 800a88a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	78ba      	ldrb	r2, [r7, #2]
 800a892:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a896:	e02c      	b.n	800a8f2 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a898:	f107 0318 	add.w	r3, r7, #24
 800a89c:	461a      	mov	r2, r3
 800a89e:	2104      	movs	r1, #4
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f7ff fbef 	bl	800a084 <get_sequence_step_timeout>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a8ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d109      	bne.n	800a8c8 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800a8b4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	2170      	movs	r1, #112	@ 0x70
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f001 f919 	bl	800baf4 <VL53L0X_WrByte>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a8c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d108      	bne.n	800a8e2 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800a8d0:	69bb      	ldr	r3, [r7, #24]
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	2104      	movs	r1, #4
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f7ff fcb4 	bl	800a244 <set_sequence_step_timeout>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	78ba      	ldrb	r2, [r7, #2]
 800a8e6:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a8ea:	e002      	b.n	800a8f2 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a8ec:	23fc      	movs	r3, #252	@ 0xfc
 800a8ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800a8f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d109      	bne.n	800a90e <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	695b      	ldr	r3, [r3, #20]
 800a8fe:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a900:	69f9      	ldr	r1, [r7, #28]
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f7fc fe30 	bl	8007568 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800a908:	4603      	mov	r3, r0
 800a90a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800a90e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a912:	2b00      	cmp	r3, #0
 800a914:	d109      	bne.n	800a92a <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800a916:	f107 010f 	add.w	r1, r7, #15
 800a91a:	2301      	movs	r3, #1
 800a91c:	2200      	movs	r2, #0
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f7fe fcc2 	bl	80092a8 <VL53L0X_perform_phase_calibration>
 800a924:	4603      	mov	r3, r0
 800a926:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800a92a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3728      	adds	r7, #40	@ 0x28
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}

0800a936 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a936:	b580      	push	{r7, lr}
 800a938:	b086      	sub	sp, #24
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	60f8      	str	r0, [r7, #12]
 800a93e:	460b      	mov	r3, r1
 800a940:	607a      	str	r2, [r7, #4]
 800a942:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a944:	2300      	movs	r3, #0
 800a946:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800a948:	7afb      	ldrb	r3, [r7, #11]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d002      	beq.n	800a954 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d00a      	beq.n	800a968 <VL53L0X_get_vcsel_pulse_period+0x32>
 800a952:	e013      	b.n	800a97c <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a954:	f107 0316 	add.w	r3, r7, #22
 800a958:	461a      	mov	r2, r3
 800a95a:	2150      	movs	r1, #80	@ 0x50
 800a95c:	68f8      	ldr	r0, [r7, #12]
 800a95e:	f001 f94b 	bl	800bbf8 <VL53L0X_RdByte>
 800a962:	4603      	mov	r3, r0
 800a964:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a966:	e00b      	b.n	800a980 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a968:	f107 0316 	add.w	r3, r7, #22
 800a96c:	461a      	mov	r2, r3
 800a96e:	2170      	movs	r1, #112	@ 0x70
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f001 f941 	bl	800bbf8 <VL53L0X_RdByte>
 800a976:	4603      	mov	r3, r0
 800a978:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a97a:	e001      	b.n	800a980 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a97c:	23fc      	movs	r3, #252	@ 0xfc
 800a97e:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a980:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d107      	bne.n	800a998 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800a988:	7dbb      	ldrb	r3, [r7, #22]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7fe fd5e 	bl	800944c <VL53L0X_decode_vcsel_period>
 800a990:	4603      	mov	r3, r0
 800a992:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	701a      	strb	r2, [r3, #0]

	return Status;
 800a998:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3718      	adds	r7, #24
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b092      	sub	sp, #72	@ 0x48
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a9b4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a9b8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a9ba:	f240 7376 	movw	r3, #1910	@ 0x776
 800a9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800a9c0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800a9c4:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a9c6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a9ca:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800a9cc:	f240 234e 	movw	r3, #590	@ 0x24e
 800a9d0:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800a9d2:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800a9d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a9d8:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a9dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a9de:	f240 2326 	movw	r3, #550	@ 0x226
 800a9e2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800a9e8:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800a9ec:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800a9f2:	683a      	ldr	r2, [r7, #0]
 800a9f4:	6a3b      	ldr	r3, [r7, #32]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d205      	bcs.n	800aa06 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9fa:	23fc      	movs	r3, #252	@ 0xfc
 800a9fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800aa00:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa04:	e0aa      	b.n	800ab5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800aa06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aa08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0a:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800aa0c:	683a      	ldr	r2, [r7, #0]
 800aa0e:	1ad3      	subs	r3, r2, r3
 800aa10:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800aa12:	f107 0314 	add.w	r3, r7, #20
 800aa16:	4619      	mov	r1, r3
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f7fc feed 	bl	80077f8 <VL53L0X_GetSequenceStepEnables>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800aa24:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d15b      	bne.n	800aae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800aa2c:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d105      	bne.n	800aa3e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800aa32:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d102      	bne.n	800aa3e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800aa38:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d052      	beq.n	800aae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800aa3e:	f107 0310 	add.w	r3, r7, #16
 800aa42:	461a      	mov	r2, r3
 800aa44:	2102      	movs	r1, #2
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f7ff fb1c 	bl	800a084 <get_sequence_step_timeout>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800aa52:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d002      	beq.n	800aa60 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800aa5a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa5e:	e07d      	b.n	800ab5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800aa60:	7d3b      	ldrb	r3, [r7, #20]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d00f      	beq.n	800aa86 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800aa66:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800aa68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa6a:	4413      	add	r3, r2
 800aa6c:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800aa6e:	69fa      	ldr	r2, [r7, #28]
 800aa70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d204      	bcs.n	800aa80 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800aa76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa78:	69fb      	ldr	r3, [r7, #28]
 800aa7a:	1ad3      	subs	r3, r2, r3
 800aa7c:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa7e:	e002      	b.n	800aa86 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa80:	23fc      	movs	r3, #252	@ 0xfc
 800aa82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800aa86:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d002      	beq.n	800aa94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800aa8e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa92:	e063      	b.n	800ab5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800aa94:	7dbb      	ldrb	r3, [r7, #22]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d011      	beq.n	800aabe <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800aa9a:	693a      	ldr	r2, [r7, #16]
 800aa9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa9e:	4413      	add	r3, r2
 800aaa0:	005b      	lsls	r3, r3, #1
 800aaa2:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aaa4:	69fa      	ldr	r2, [r7, #28]
 800aaa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d204      	bcs.n	800aab6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aaac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aaae:	69fb      	ldr	r3, [r7, #28]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	643b      	str	r3, [r7, #64]	@ 0x40
 800aab4:	e016      	b.n	800aae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aab6:	23fc      	movs	r3, #252	@ 0xfc
 800aab8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800aabc:	e012      	b.n	800aae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800aabe:	7d7b      	ldrb	r3, [r7, #21]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d00f      	beq.n	800aae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aac8:	4413      	add	r3, r2
 800aaca:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aacc:	69fa      	ldr	r2, [r7, #28]
 800aace:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d204      	bcs.n	800aade <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aad4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aad6:	69fb      	ldr	r3, [r7, #28]
 800aad8:	1ad3      	subs	r3, r2, r3
 800aada:	643b      	str	r3, [r7, #64]	@ 0x40
 800aadc:	e002      	b.n	800aae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aade:	23fc      	movs	r3, #252	@ 0xfc
 800aae0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800aae4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d002      	beq.n	800aaf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800aaec:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aaf0:	e034      	b.n	800ab5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800aaf2:	7dfb      	ldrb	r3, [r7, #23]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d019      	beq.n	800ab2c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800aaf8:	f107 030c 	add.w	r3, r7, #12
 800aafc:	461a      	mov	r2, r3
 800aafe:	2103      	movs	r1, #3
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f7ff fabf 	bl	800a084 <get_sequence_step_timeout>
 800ab06:	4603      	mov	r3, r0
 800ab08:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab10:	4413      	add	r3, r2
 800ab12:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ab14:	69fa      	ldr	r2, [r7, #28]
 800ab16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d204      	bcs.n	800ab26 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800ab1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	1ad3      	subs	r3, r2, r3
 800ab22:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab24:	e002      	b.n	800ab2c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ab26:	23fc      	movs	r3, #252	@ 0xfc
 800ab28:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800ab2c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d111      	bne.n	800ab58 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800ab34:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00e      	beq.n	800ab58 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800ab3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3e:	1ad3      	subs	r3, r2, r3
 800ab40:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800ab42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab44:	2104      	movs	r1, #4
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f7ff fb7c 	bl	800a244 <set_sequence_step_timeout>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	683a      	ldr	r2, [r7, #0]
 800ab56:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800ab58:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3748      	adds	r7, #72	@ 0x48
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b090      	sub	sp, #64	@ 0x40
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800ab74:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800ab78:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800ab7a:	f240 7376 	movw	r3, #1910	@ 0x776
 800ab7e:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800ab80:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800ab84:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800ab86:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800ab8a:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800ab8c:	f240 234e 	movw	r3, #590	@ 0x24e
 800ab90:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800ab92:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800ab96:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800ab98:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800ab9c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ab9e:	f240 2326 	movw	r3, #550	@ 0x226
 800aba2:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800aba4:	2300      	movs	r3, #0
 800aba6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800aba8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abac:	441a      	add	r2, r3
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800abb2:	f107 0318 	add.w	r3, r7, #24
 800abb6:	4619      	mov	r1, r3
 800abb8:	6878      	ldr	r0, [r7, #4]
 800abba:	f7fc fe1d 	bl	80077f8 <VL53L0X_GetSequenceStepEnables>
 800abbe:	4603      	mov	r3, r0
 800abc0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800abc4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d002      	beq.n	800abd2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800abcc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800abd0:	e075      	b.n	800acbe <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800abd2:	7e3b      	ldrb	r3, [r7, #24]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d105      	bne.n	800abe4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800abd8:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d102      	bne.n	800abe4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800abde:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d030      	beq.n	800ac46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800abe4:	f107 0310 	add.w	r3, r7, #16
 800abe8:	461a      	mov	r2, r3
 800abea:	2102      	movs	r1, #2
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f7ff fa49 	bl	800a084 <get_sequence_step_timeout>
 800abf2:	4603      	mov	r3, r0
 800abf4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800abf8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d122      	bne.n	800ac46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800ac00:	7e3b      	ldrb	r3, [r7, #24]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d007      	beq.n	800ac16 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ac0a:	6939      	ldr	r1, [r7, #16]
 800ac0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac0e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac10:	441a      	add	r2, r3
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800ac16:	7ebb      	ldrb	r3, [r7, #26]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d009      	beq.n	800ac30 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800ac20:	6939      	ldr	r1, [r7, #16]
 800ac22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac24:	440b      	add	r3, r1
 800ac26:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac28:	441a      	add	r2, r3
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	601a      	str	r2, [r3, #0]
 800ac2e:	e00a      	b.n	800ac46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800ac30:	7e7b      	ldrb	r3, [r7, #25]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d007      	beq.n	800ac46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ac3a:	6939      	ldr	r1, [r7, #16]
 800ac3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac3e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac40:	441a      	add	r2, r3
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac46:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d114      	bne.n	800ac78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800ac4e:	7efb      	ldrb	r3, [r7, #27]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d011      	beq.n	800ac78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800ac54:	f107 030c 	add.w	r3, r7, #12
 800ac58:	461a      	mov	r2, r3
 800ac5a:	2103      	movs	r1, #3
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f7ff fa11 	bl	800a084 <get_sequence_step_timeout>
 800ac62:	4603      	mov	r3, r0
 800ac64:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800ac6c:	68f9      	ldr	r1, [r7, #12]
 800ac6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac70:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac72:	441a      	add	r2, r3
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac78:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d114      	bne.n	800acaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800ac80:	7f3b      	ldrb	r3, [r7, #28]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d011      	beq.n	800acaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800ac86:	f107 0314 	add.w	r3, r7, #20
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	2104      	movs	r1, #4
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f7ff f9f8 	bl	800a084 <get_sequence_step_timeout>
 800ac94:	4603      	mov	r3, r0
 800ac96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800ac9e:	6979      	ldr	r1, [r7, #20]
 800aca0:	6a3b      	ldr	r3, [r7, #32]
 800aca2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800aca4:	441a      	add	r2, r3
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800acaa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d103      	bne.n	800acba <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800acba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3740      	adds	r7, #64	@ 0x40
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}
	...

0800acc8 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b088      	sub	sp, #32
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800acd2:	2300      	movs	r3, #0
 800acd4:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800acd6:	2300      	movs	r3, #0
 800acd8:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800acda:	e0c6      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	683a      	ldr	r2, [r7, #0]
 800ace0:	4413      	add	r3, r2
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	74fb      	strb	r3, [r7, #19]
		Index++;
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	3301      	adds	r3, #1
 800acea:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800acec:	7cfb      	ldrb	r3, [r7, #19]
 800acee:	2bff      	cmp	r3, #255	@ 0xff
 800acf0:	f040 808d 	bne.w	800ae0e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	4413      	add	r3, r2
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	747b      	strb	r3, [r7, #17]
			Index++;
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	3301      	adds	r3, #1
 800ad02:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800ad04:	7c7b      	ldrb	r3, [r7, #17]
 800ad06:	2b03      	cmp	r3, #3
 800ad08:	d87e      	bhi.n	800ae08 <VL53L0X_load_tuning_settings+0x140>
 800ad0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad10 <VL53L0X_load_tuning_settings+0x48>)
 800ad0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad10:	0800ad21 	.word	0x0800ad21
 800ad14:	0800ad5b 	.word	0x0800ad5b
 800ad18:	0800ad95 	.word	0x0800ad95
 800ad1c:	0800adcf 	.word	0x0800adcf
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	683a      	ldr	r2, [r7, #0]
 800ad24:	4413      	add	r3, r2
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	683a      	ldr	r2, [r7, #0]
 800ad34:	4413      	add	r3, r2
 800ad36:	781b      	ldrb	r3, [r3, #0]
 800ad38:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	3301      	adds	r3, #1
 800ad3e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad40:	7c3b      	ldrb	r3, [r7, #16]
 800ad42:	b29b      	uxth	r3, r3
 800ad44:	021b      	lsls	r3, r3, #8
 800ad46:	b29a      	uxth	r2, r3
 800ad48:	7bfb      	ldrb	r3, [r7, #15]
 800ad4a:	b29b      	uxth	r3, r3
 800ad4c:	4413      	add	r3, r2
 800ad4e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	89ba      	ldrh	r2, [r7, #12]
 800ad54:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800ad58:	e087      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	683a      	ldr	r2, [r7, #0]
 800ad5e:	4413      	add	r3, r2
 800ad60:	781b      	ldrb	r3, [r3, #0]
 800ad62:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	3301      	adds	r3, #1
 800ad68:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	683a      	ldr	r2, [r7, #0]
 800ad6e:	4413      	add	r3, r2
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	3301      	adds	r3, #1
 800ad78:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad7a:	7c3b      	ldrb	r3, [r7, #16]
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	021b      	lsls	r3, r3, #8
 800ad80:	b29a      	uxth	r2, r3
 800ad82:	7bfb      	ldrb	r3, [r7, #15]
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	4413      	add	r3, r2
 800ad88:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	89ba      	ldrh	r2, [r7, #12]
 800ad8e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800ad92:	e06a      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	683a      	ldr	r2, [r7, #0]
 800ad98:	4413      	add	r3, r2
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	3301      	adds	r3, #1
 800ada2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	683a      	ldr	r2, [r7, #0]
 800ada8:	4413      	add	r3, r2
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	73fb      	strb	r3, [r7, #15]
				Index++;
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	3301      	adds	r3, #1
 800adb2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800adb4:	7c3b      	ldrb	r3, [r7, #16]
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	021b      	lsls	r3, r3, #8
 800adba:	b29a      	uxth	r2, r3
 800adbc:	7bfb      	ldrb	r3, [r7, #15]
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	4413      	add	r3, r2
 800adc2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	89ba      	ldrh	r2, [r7, #12]
 800adc8:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800adcc:	e04d      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	683a      	ldr	r2, [r7, #0]
 800add2:	4413      	add	r3, r2
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	743b      	strb	r3, [r7, #16]
				Index++;
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	3301      	adds	r3, #1
 800addc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	683a      	ldr	r2, [r7, #0]
 800ade2:	4413      	add	r3, r2
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	3301      	adds	r3, #1
 800adec:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800adee:	7c3b      	ldrb	r3, [r7, #16]
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	021b      	lsls	r3, r3, #8
 800adf4:	b29a      	uxth	r2, r3
 800adf6:	7bfb      	ldrb	r3, [r7, #15]
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	4413      	add	r3, r2
 800adfc:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	89ba      	ldrh	r2, [r7, #12]
 800ae02:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800ae06:	e030      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ae08:	23fc      	movs	r3, #252	@ 0xfc
 800ae0a:	77fb      	strb	r3, [r7, #31]
 800ae0c:	e02d      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800ae0e:	7cfb      	ldrb	r3, [r7, #19]
 800ae10:	2b04      	cmp	r3, #4
 800ae12:	d828      	bhi.n	800ae66 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	683a      	ldr	r2, [r7, #0]
 800ae18:	4413      	add	r3, r2
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	3301      	adds	r3, #1
 800ae22:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800ae24:	2300      	movs	r3, #0
 800ae26:	61bb      	str	r3, [r7, #24]
 800ae28:	e00f      	b.n	800ae4a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	683a      	ldr	r2, [r7, #0]
 800ae2e:	4413      	add	r3, r2
 800ae30:	7819      	ldrb	r1, [r3, #0]
 800ae32:	f107 0208 	add.w	r2, r7, #8
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	4413      	add	r3, r2
 800ae3a:	460a      	mov	r2, r1
 800ae3c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	3301      	adds	r3, #1
 800ae42:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800ae44:	69bb      	ldr	r3, [r7, #24]
 800ae46:	3301      	adds	r3, #1
 800ae48:	61bb      	str	r3, [r7, #24]
 800ae4a:	7cfb      	ldrb	r3, [r7, #19]
 800ae4c:	69ba      	ldr	r2, [r7, #24]
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	dbeb      	blt.n	800ae2a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800ae52:	7cfb      	ldrb	r3, [r7, #19]
 800ae54:	f107 0208 	add.w	r2, r7, #8
 800ae58:	7cb9      	ldrb	r1, [r7, #18]
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fdee 	bl	800ba3c <VL53L0X_WriteMulti>
 800ae60:	4603      	mov	r3, r0
 800ae62:	77fb      	strb	r3, [r7, #31]
 800ae64:	e001      	b.n	800ae6a <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ae66:	23fc      	movs	r3, #252	@ 0xfc
 800ae68:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	683a      	ldr	r2, [r7, #0]
 800ae6e:	4413      	add	r3, r2
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d004      	beq.n	800ae80 <VL53L0X_load_tuning_settings+0x1b8>
 800ae76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f43f af2e 	beq.w	800acdc <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ae80:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3720      	adds	r7, #32
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b088      	sub	sp, #32
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	60f8      	str	r0, [r7, #12]
 800ae94:	60b9      	str	r1, [r7, #8]
 800ae96:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae98:	2300      	movs	r3, #0
 800ae9a:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800aea2:	f107 0313 	add.w	r3, r7, #19
 800aea6:	4619      	mov	r1, r3
 800aea8:	68f8      	ldr	r0, [r7, #12]
 800aeaa:	f7fc fd31 	bl	8007910 <VL53L0X_GetXTalkCompensationEnable>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800aeb2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d111      	bne.n	800aede <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800aeba:	7cfb      	ldrb	r3, [r7, #19]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d00e      	beq.n	800aede <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	6a1b      	ldr	r3, [r3, #32]
 800aec4:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	8a9b      	ldrh	r3, [r3, #20]
 800aeca:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800aecc:	69bb      	ldr	r3, [r7, #24]
 800aece:	fb02 f303 	mul.w	r3, r2, r3
 800aed2:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	3380      	adds	r3, #128	@ 0x80
 800aed8:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800aede:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3720      	adds	r7, #32
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800aeea:	b580      	push	{r7, lr}
 800aeec:	b086      	sub	sp, #24
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	60f8      	str	r0, [r7, #12]
 800aef2:	60b9      	str	r1, [r7, #8]
 800aef4:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aef6:	2300      	movs	r3, #0
 800aef8:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800af02:	f107 0310 	add.w	r3, r7, #16
 800af06:	461a      	mov	r2, r3
 800af08:	68b9      	ldr	r1, [r7, #8]
 800af0a:	68f8      	ldr	r0, [r7, #12]
 800af0c:	f7ff ffbe 	bl	800ae8c <VL53L0X_get_total_xtalk_rate>
 800af10:	4603      	mov	r3, r0
 800af12:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800af14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d105      	bne.n	800af28 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681a      	ldr	r2, [r3, #0]
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	441a      	add	r2, r3
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	601a      	str	r2, [r3, #0]

	return Status;
 800af28:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3718      	adds	r7, #24
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b09a      	sub	sp, #104	@ 0x68
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
 800af40:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800af42:	2312      	movs	r3, #18
 800af44:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800af46:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800af4a:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800af4c:	2342      	movs	r3, #66	@ 0x42
 800af4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800af50:	2306      	movs	r3, #6
 800af52:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800af54:	2307      	movs	r3, #7
 800af56:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af58:	2300      	movs	r3, #0
 800af5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800af64:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800af6c:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800af6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800af72:	fb02 f303 	mul.w	r3, r2, r3
 800af76:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800af78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af7a:	3380      	adds	r3, #128	@ 0x80
 800af7c:	0a1b      	lsrs	r3, r3, #8
 800af7e:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800af80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af84:	fb02 f303 	mul.w	r3, r2, r3
 800af88:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800af8a:	2300      	movs	r3, #0
 800af8c:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d01a      	beq.n	800afca <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	029b      	lsls	r3, r3, #10
 800af98:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800af9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afa0:	4413      	add	r3, r2
 800afa2:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800afa4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800afac:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800afae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800afb0:	4613      	mov	r3, r2
 800afb2:	005b      	lsls	r3, r3, #1
 800afb4:	4413      	add	r3, r2
 800afb6:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800afb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afba:	fb03 f303 	mul.w	r3, r3, r3
 800afbe:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800afc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afc2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800afc6:	0c1b      	lsrs	r3, r3, #16
 800afc8:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800afce:	fb02 f303 	mul.w	r3, r2, r3
 800afd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800afd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afd6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800afda:	0c1b      	lsrs	r3, r3, #16
 800afdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800afde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe0:	fb03 f303 	mul.w	r3, r3, r3
 800afe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800afe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afe8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800afec:	0c1b      	lsrs	r3, r3, #16
 800afee:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800aff0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aff2:	085a      	lsrs	r2, r3, #1
 800aff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff6:	441a      	add	r2, r3
 800aff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800affa:	fbb2 f3f3 	udiv	r3, r2, r3
 800affe:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800b000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b002:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b004:	fb02 f303 	mul.w	r3, r2, r3
 800b008:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800b00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b00c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b010:	d302      	bcc.n	800b018 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800b012:	4b54      	ldr	r3, [pc, #336]	@ (800b164 <VL53L0X_calc_dmax+0x230>)
 800b014:	663b      	str	r3, [r7, #96]	@ 0x60
 800b016:	e015      	b.n	800b044 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800b018:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b01a:	085a      	lsrs	r2, r3, #1
 800b01c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b01e:	441a      	add	r2, r3
 800b020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b022:	fbb2 f3f3 	udiv	r3, r2, r3
 800b026:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800b028:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b02a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b02c:	fb02 f303 	mul.w	r3, r2, r3
 800b030:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800b032:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b034:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b038:	0c1b      	lsrs	r3, r3, #16
 800b03a:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800b03c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b03e:	fb03 f303 	mul.w	r3, r3, r3
 800b042:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800b044:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b046:	039b      	lsls	r3, r3, #14
 800b048:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b04c:	4a46      	ldr	r2, [pc, #280]	@ (800b168 <VL53L0X_calc_dmax+0x234>)
 800b04e:	fba2 2303 	umull	r2, r3, r2, r3
 800b052:	099b      	lsrs	r3, r3, #6
 800b054:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800b056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b058:	fb03 f303 	mul.w	r3, r3, r3
 800b05c:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800b05e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b060:	fb03 f303 	mul.w	r3, r3, r3
 800b064:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800b066:	6a3b      	ldr	r3, [r7, #32]
 800b068:	3308      	adds	r3, #8
 800b06a:	091b      	lsrs	r3, r3, #4
 800b06c:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800b06e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b070:	6a3b      	ldr	r3, [r7, #32]
 800b072:	1ad3      	subs	r3, r2, r3
 800b074:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800b076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b078:	4613      	mov	r3, r2
 800b07a:	005b      	lsls	r3, r3, #1
 800b07c:	4413      	add	r3, r2
 800b07e:	011b      	lsls	r3, r3, #4
 800b080:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800b082:	69fb      	ldr	r3, [r7, #28]
 800b084:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b088:	0b9b      	lsrs	r3, r3, #14
 800b08a:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800b08c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b08e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b090:	4413      	add	r3, r2
 800b092:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800b094:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b096:	085b      	lsrs	r3, r3, #1
 800b098:	69ba      	ldr	r2, [r7, #24]
 800b09a:	4413      	add	r3, r2
 800b09c:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800b09e:	69ba      	ldr	r2, [r7, #24]
 800b0a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b0a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0a6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	039b      	lsls	r3, r3, #14
 800b0ac:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800b0ae:	69fb      	ldr	r3, [r7, #28]
 800b0b0:	085b      	lsrs	r3, r3, #1
 800b0b2:	69ba      	ldr	r2, [r7, #24]
 800b0b4:	4413      	add	r3, r2
 800b0b6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800b0b8:	69ba      	ldr	r2, [r7, #24]
 800b0ba:	69fb      	ldr	r3, [r7, #28]
 800b0bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0c0:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800b0c2:	69bb      	ldr	r3, [r7, #24]
 800b0c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b0c6:	fb02 f303 	mul.w	r3, r2, r3
 800b0ca:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b0d2:	4a25      	ldr	r2, [pc, #148]	@ (800b168 <VL53L0X_calc_dmax+0x234>)
 800b0d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b0d8:	099b      	lsrs	r3, r3, #6
 800b0da:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800b0dc:	69bb      	ldr	r3, [r7, #24]
 800b0de:	011b      	lsls	r3, r3, #4
 800b0e0:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b0e2:	69bb      	ldr	r3, [r7, #24]
 800b0e4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b0e8:	4a1f      	ldr	r2, [pc, #124]	@ (800b168 <VL53L0X_calc_dmax+0x234>)
 800b0ea:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ee:	099b      	lsrs	r3, r3, #6
 800b0f0:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800b0f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0f4:	3380      	adds	r3, #128	@ 0x80
 800b0f6:	0a1b      	lsrs	r3, r3, #8
 800b0f8:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d008      	beq.n	800b112 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	085a      	lsrs	r2, r3, #1
 800b104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b106:	441a      	add	r2, r3
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b10e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b110:	e001      	b.n	800b116 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800b112:	2300      	movs	r3, #0
 800b114:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800b116:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b118:	f7fe f9be 	bl	8009498 <VL53L0X_isqrt>
 800b11c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d008      	beq.n	800b136 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800b124:	69bb      	ldr	r3, [r7, #24]
 800b126:	085a      	lsrs	r2, r3, #1
 800b128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b12a:	441a      	add	r2, r3
 800b12c:	69bb      	ldr	r3, [r7, #24]
 800b12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b132:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b134:	e001      	b.n	800b13a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800b136:	2300      	movs	r3, #0
 800b138:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800b13a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b13c:	f7fe f9ac 	bl	8009498 <VL53L0X_isqrt>
 800b140:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800b142:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b144:	693a      	ldr	r2, [r7, #16]
 800b146:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800b148:	693a      	ldr	r2, [r7, #16]
 800b14a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d902      	bls.n	800b156 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800b150:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b152:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b154:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800b156:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3768      	adds	r7, #104	@ 0x68
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	fff00000 	.word	0xfff00000
 800b168:	10624dd3 	.word	0x10624dd3

0800b16c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b0b4      	sub	sp, #208	@ 0xd0
 800b170:	af04      	add	r7, sp, #16
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	607a      	str	r2, [r7, #4]
 800b178:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800b17a:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800b17e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800b182:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800b186:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800b18a:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800b18e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800b192:	f241 235c 	movw	r3, #4700	@ 0x125c
 800b196:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800b19a:	4b9e      	ldr	r3, [pc, #632]	@ (800b414 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800b19c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800b1a0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800b1a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800b1a6:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800b1aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b1ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1b2:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800b1b4:	4b98      	ldr	r3, [pc, #608]	@ (800b418 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800b1b6:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800b1b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1bc:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800b1be:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800b1c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800b1c4:	f240 6377 	movw	r3, #1655	@ 0x677
 800b1c8:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	6a1b      	ldr	r3, [r3, #32]
 800b1d4:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	691b      	ldr	r3, [r3, #16]
 800b1da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b1de:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800b1e2:	0c1b      	lsrs	r3, r3, #16
 800b1e4:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	68db      	ldr	r3, [r3, #12]
 800b1ea:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800b1ec:	f107 0310 	add.w	r3, r7, #16
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	68b9      	ldr	r1, [r7, #8]
 800b1f4:	68f8      	ldr	r0, [r7, #12]
 800b1f6:	f7ff fe78 	bl	800aeea <VL53L0X_get_total_signal_rate>
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800b200:	f107 0314 	add.w	r3, r7, #20
 800b204:	461a      	mov	r2, r3
 800b206:	68b9      	ldr	r1, [r7, #8]
 800b208:	68f8      	ldr	r0, [r7, #12]
 800b20a:	f7ff fe3f 	bl	800ae8c <VL53L0X_get_total_xtalk_rate>
 800b20e:	4603      	mov	r3, r0
 800b210:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b21a:	fb02 f303 	mul.w	r3, r2, r3
 800b21e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b220:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b222:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b226:	0c1b      	lsrs	r3, r3, #16
 800b228:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b230:	fb02 f303 	mul.w	r3, r2, r3
 800b234:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b238:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800b23c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b23e:	429a      	cmp	r2, r3
 800b240:	d902      	bls.n	800b248 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800b242:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800b248:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d168      	bne.n	800b322 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b256:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800b260:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b264:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b268:	461a      	mov	r2, r3
 800b26a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800b26e:	68f8      	ldr	r0, [r7, #12]
 800b270:	f7fe feb4 	bl	8009fdc <VL53L0X_calc_timeout_mclks>
 800b274:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b27c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800b286:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b28a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800b28e:	461a      	mov	r2, r3
 800b290:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f7fe fea1 	bl	8009fdc <VL53L0X_calc_timeout_mclks>
 800b29a:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800b29c:	2303      	movs	r3, #3
 800b29e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800b2a2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b2a6:	2b08      	cmp	r3, #8
 800b2a8:	d102      	bne.n	800b2b0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800b2aa:	2302      	movs	r3, #2
 800b2ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b2b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b2b4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800b2b6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b2ba:	fb02 f303 	mul.w	r3, r2, r3
 800b2be:	02db      	lsls	r3, r3, #11
 800b2c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b2c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b2c8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b2cc:	4a53      	ldr	r2, [pc, #332]	@ (800b41c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b2ce:	fba2 2303 	umull	r2, r3, r2, r3
 800b2d2:	099b      	lsrs	r3, r3, #6
 800b2d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800b2d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b2dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b2de:	fb02 f303 	mul.w	r3, r2, r3
 800b2e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b2e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b2ea:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b2ee:	4a4b      	ldr	r2, [pc, #300]	@ (800b41c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b2f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b2f4:	099b      	lsrs	r3, r3, #6
 800b2f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	3380      	adds	r3, #128	@ 0x80
 800b2fe:	0a1b      	lsrs	r3, r3, #8
 800b300:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800b302:	693a      	ldr	r2, [r7, #16]
 800b304:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b308:	fb02 f303 	mul.w	r3, r2, r3
 800b30c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800b310:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b314:	3380      	adds	r3, #128	@ 0x80
 800b316:	0a1b      	lsrs	r3, r3, #8
 800b318:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	021b      	lsls	r3, r3, #8
 800b320:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b322:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b326:	2b00      	cmp	r3, #0
 800b328:	d002      	beq.n	800b330 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800b32a:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b32e:	e15e      	b.n	800b5ee <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800b330:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10c      	bne.n	800b350 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b33c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b344:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	2200      	movs	r2, #0
 800b34c:	601a      	str	r2, [r3, #0]
 800b34e:	e14c      	b.n	800b5ea <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800b350:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b354:	2b00      	cmp	r3, #0
 800b356:	d102      	bne.n	800b35e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800b358:	2301      	movs	r3, #1
 800b35a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800b35e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b362:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800b364:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b366:	041a      	lsls	r2, r3, #16
 800b368:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b36a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b36e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800b372:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b376:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b378:	429a      	cmp	r2, r3
 800b37a:	d902      	bls.n	800b382 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800b37c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b37e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800b382:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b386:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800b38a:	fb02 f303 	mul.w	r3, r2, r3
 800b38e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b392:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800b396:	4613      	mov	r3, r2
 800b398:	005b      	lsls	r3, r3, #1
 800b39a:	4413      	add	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f7fe f87a 	bl	8009498 <VL53L0X_isqrt>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	005b      	lsls	r3, r3, #1
 800b3a8:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800b3aa:	68bb      	ldr	r3, [r7, #8]
 800b3ac:	891b      	ldrh	r3, [r3, #8]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3b2:	fb02 f303 	mul.w	r3, r2, r3
 800b3b6:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b3b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3ba:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b3bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b3c0:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b3c2:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b3c4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b3c8:	4a14      	ldr	r2, [pc, #80]	@ (800b41c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b3ca:	fba2 2303 	umull	r2, r3, r2, r3
 800b3ce:	099b      	lsrs	r3, r3, #6
 800b3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800b3d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3d4:	041b      	lsls	r3, r3, #16
 800b3d6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b3da:	4a10      	ldr	r2, [pc, #64]	@ (800b41c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b3dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b3e0:	099b      	lsrs	r3, r3, #6
 800b3e2:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800b3e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3e6:	021b      	lsls	r3, r3, #8
 800b3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800b3ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	bfb8      	it	lt
 800b3f6:	425b      	neglt	r3, r3
 800b3f8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800b3fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3fc:	021b      	lsls	r3, r3, #8
 800b3fe:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	7e1b      	ldrb	r3, [r3, #24]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d00b      	beq.n	800b420 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800b408:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b40c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b410:	e033      	b.n	800b47a <VL53L0X_calc_sigma_estimate+0x30e>
 800b412:	bf00      	nop
 800b414:	028f87ae 	.word	0x028f87ae
 800b418:	0006999a 	.word	0x0006999a
 800b41c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b420:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b422:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b426:	fbb2 f3f3 	udiv	r3, r2, r3
 800b42a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800b42e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b430:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800b434:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b438:	fb02 f303 	mul.w	r3, r2, r3
 800b43c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800b440:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b444:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b446:	4413      	add	r3, r2
 800b448:	0c1b      	lsrs	r3, r3, #16
 800b44a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800b44e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b452:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800b456:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800b45a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b45e:	085b      	lsrs	r3, r3, #1
 800b460:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800b464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b468:	fb03 f303 	mul.w	r3, r3, r3
 800b46c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800b470:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b474:	0b9b      	lsrs	r3, r3, #14
 800b476:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800b47a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b47e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b480:	fb02 f303 	mul.w	r3, r2, r3
 800b484:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800b486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b488:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b48c:	0c1b      	lsrs	r3, r3, #16
 800b48e:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800b490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b492:	fb03 f303 	mul.w	r3, r3, r3
 800b496:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800b498:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b49c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800b49e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b4a4:	0c1b      	lsrs	r3, r3, #16
 800b4a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800b4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4aa:	fb03 f303 	mul.w	r3, r3, r3
 800b4ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800b4b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4b4:	4413      	add	r3, r2
 800b4b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800b4b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4ba:	f7fd ffed 	bl	8009498 <VL53L0X_isqrt>
 800b4be:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800b4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c2:	041b      	lsls	r3, r3, #16
 800b4c4:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800b4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c8:	3332      	adds	r3, #50	@ 0x32
 800b4ca:	4a4b      	ldr	r2, [pc, #300]	@ (800b5f8 <VL53L0X_calc_sigma_estimate+0x48c>)
 800b4cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b4d0:	095a      	lsrs	r2, r3, #5
 800b4d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b4dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4e0:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800b4e4:	fb02 f303 	mul.w	r3, r2, r3
 800b4e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800b4ec:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b4f0:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b4f4:	4413      	add	r3, r2
 800b4f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800b4fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4fe:	4a3f      	ldr	r2, [pc, #252]	@ (800b5fc <VL53L0X_calc_sigma_estimate+0x490>)
 800b500:	fba2 2303 	umull	r2, r3, r2, r3
 800b504:	0b5b      	lsrs	r3, r3, #13
 800b506:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b50a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b50e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b510:	429a      	cmp	r2, r3
 800b512:	d902      	bls.n	800b51a <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800b514:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b516:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800b51a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b51e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b522:	4413      	add	r3, r2
 800b524:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800b528:	4a35      	ldr	r2, [pc, #212]	@ (800b600 <VL53L0X_calc_sigma_estimate+0x494>)
 800b52a:	fba2 2303 	umull	r2, r3, r2, r3
 800b52e:	099b      	lsrs	r3, r3, #6
 800b530:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800b532:	6a3b      	ldr	r3, [r7, #32]
 800b534:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800b536:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b53a:	441a      	add	r2, r3
 800b53c:	6a3b      	ldr	r3, [r7, #32]
 800b53e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b542:	4618      	mov	r0, r3
 800b544:	f7fd ffa8 	bl	8009498 <VL53L0X_isqrt>
 800b548:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800b54a:	69fb      	ldr	r3, [r7, #28]
 800b54c:	021b      	lsls	r3, r3, #8
 800b54e:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800b550:	69fb      	ldr	r3, [r7, #28]
 800b552:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b556:	4a2a      	ldr	r2, [pc, #168]	@ (800b600 <VL53L0X_calc_sigma_estimate+0x494>)
 800b558:	fba2 2303 	umull	r2, r3, r2, r3
 800b55c:	099b      	lsrs	r3, r3, #6
 800b55e:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800b560:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b564:	fb03 f303 	mul.w	r3, r3, r3
 800b568:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800b56a:	69fb      	ldr	r3, [r7, #28]
 800b56c:	fb03 f303 	mul.w	r3, r3, r3
 800b570:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b576:	4413      	add	r3, r2
 800b578:	4618      	mov	r0, r3
 800b57a:	f7fd ff8d 	bl	8009498 <VL53L0X_isqrt>
 800b57e:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800b580:	69bb      	ldr	r3, [r7, #24]
 800b582:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b586:	fb02 f303 	mul.w	r3, r2, r3
 800b58a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b58e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b590:	2b00      	cmp	r3, #0
 800b592:	d009      	beq.n	800b5a8 <VL53L0X_calc_sigma_estimate+0x43c>
 800b594:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d005      	beq.n	800b5a8 <VL53L0X_calc_sigma_estimate+0x43c>
 800b59c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800b5a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d903      	bls.n	800b5b0 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800b5a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b5ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800b5b6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800b5c2:	6939      	ldr	r1, [r7, #16]
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	9303      	str	r3, [sp, #12]
 800b5c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5cc:	9302      	str	r3, [sp, #8]
 800b5ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b5d2:	9301      	str	r3, [sp, #4]
 800b5d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5d6:	9300      	str	r3, [sp, #0]
 800b5d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	f7ff fca8 	bl	800af34 <VL53L0X_calc_dmax>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b5ea:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	37c0      	adds	r7, #192	@ 0xc0
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	51eb851f 	.word	0x51eb851f
 800b5fc:	d1b71759 	.word	0xd1b71759
 800b600:	10624dd3 	.word	0x10624dd3

0800b604 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b090      	sub	sp, #64	@ 0x40
 800b608:	af00      	add	r7, sp, #0
 800b60a:	60f8      	str	r0, [r7, #12]
 800b60c:	607a      	str	r2, [r7, #4]
 800b60e:	461a      	mov	r2, r3
 800b610:	460b      	mov	r3, r1
 800b612:	72fb      	strb	r3, [r7, #11]
 800b614:	4613      	mov	r3, r2
 800b616:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b618:	2300      	movs	r3, #0
 800b61a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800b61e:	2300      	movs	r3, #0
 800b620:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800b624:	2300      	movs	r3, #0
 800b626:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800b62a:	2300      	movs	r3, #0
 800b62c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800b630:	2300      	movs	r3, #0
 800b632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b636:	2300      	movs	r3, #0
 800b638:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800b63c:	2300      	movs	r3, #0
 800b63e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b642:	2300      	movs	r3, #0
 800b644:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800b648:	2300      	movs	r3, #0
 800b64a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800b64e:	2300      	movs	r3, #0
 800b650:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800b652:	2300      	movs	r3, #0
 800b654:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b656:	7afb      	ldrb	r3, [r7, #11]
 800b658:	10db      	asrs	r3, r3, #3
 800b65a:	b2db      	uxtb	r3, r3
 800b65c:	f003 030f 	and.w	r3, r3, #15
 800b660:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800b664:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d017      	beq.n	800b69c <VL53L0X_get_pal_range_status+0x98>
 800b66c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b670:	2b05      	cmp	r3, #5
 800b672:	d013      	beq.n	800b69c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800b674:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b678:	2b07      	cmp	r3, #7
 800b67a:	d00f      	beq.n	800b69c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800b67c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b680:	2b0c      	cmp	r3, #12
 800b682:	d00b      	beq.n	800b69c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800b684:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b688:	2b0d      	cmp	r3, #13
 800b68a:	d007      	beq.n	800b69c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800b68c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b690:	2b0e      	cmp	r3, #14
 800b692:	d003      	beq.n	800b69c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800b694:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b698:	2b0f      	cmp	r3, #15
 800b69a:	d103      	bne.n	800b6a4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800b69c:	2301      	movs	r3, #1
 800b69e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800b6a2:	e002      	b.n	800b6aa <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b6aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d109      	bne.n	800b6c6 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b6b2:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	2100      	movs	r1, #0
 800b6ba:	68f8      	ldr	r0, [r7, #12]
 800b6bc:	f7fc f9fc 	bl	8007ab8 <VL53L0X_GetLimitCheckEnable>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b6c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d02e      	beq.n	800b72c <VL53L0X_get_pal_range_status+0x128>
 800b6ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d12a      	bne.n	800b72c <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800b6d6:	f107 0310 	add.w	r3, r7, #16
 800b6da:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800b6de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b6e0:	68f8      	ldr	r0, [r7, #12]
 800b6e2:	f7ff fd43 	bl	800b16c <VL53L0X_calc_sigma_estimate>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800b6ec:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d103      	bne.n	800b6fc <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	b29a      	uxth	r2, r3
 800b6f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6fa:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800b6fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b700:	2b00      	cmp	r3, #0
 800b702:	d113      	bne.n	800b72c <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800b704:	f107 0320 	add.w	r3, r7, #32
 800b708:	461a      	mov	r2, r3
 800b70a:	2100      	movs	r1, #0
 800b70c:	68f8      	ldr	r0, [r7, #12]
 800b70e:	f7fc fa59 	bl	8007bc4 <VL53L0X_GetLimitCheckValue>
 800b712:	4603      	mov	r3, r0
 800b714:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800b718:	6a3b      	ldr	r3, [r7, #32]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d006      	beq.n	800b72c <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800b71e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b720:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800b722:	429a      	cmp	r2, r3
 800b724:	d902      	bls.n	800b72c <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800b726:	2301      	movs	r3, #1
 800b728:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b72c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b730:	2b00      	cmp	r3, #0
 800b732:	d109      	bne.n	800b748 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b734:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800b738:	461a      	mov	r2, r3
 800b73a:	2102      	movs	r1, #2
 800b73c:	68f8      	ldr	r0, [r7, #12]
 800b73e:	f7fc f9bb 	bl	8007ab8 <VL53L0X_GetLimitCheckEnable>
 800b742:	4603      	mov	r3, r0
 800b744:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800b748:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d044      	beq.n	800b7da <VL53L0X_get_pal_range_status+0x1d6>
 800b750:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b754:	2b00      	cmp	r3, #0
 800b756:	d140      	bne.n	800b7da <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b758:	f107 031c 	add.w	r3, r7, #28
 800b75c:	461a      	mov	r2, r3
 800b75e:	2102      	movs	r1, #2
 800b760:	68f8      	ldr	r0, [r7, #12]
 800b762:	f7fc fa2f 	bl	8007bc4 <VL53L0X_GetLimitCheckValue>
 800b766:	4603      	mov	r3, r0
 800b768:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800b76c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b770:	2b00      	cmp	r3, #0
 800b772:	d107      	bne.n	800b784 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b774:	2201      	movs	r2, #1
 800b776:	21ff      	movs	r1, #255	@ 0xff
 800b778:	68f8      	ldr	r0, [r7, #12]
 800b77a:	f000 f9bb 	bl	800baf4 <VL53L0X_WrByte>
 800b77e:	4603      	mov	r3, r0
 800b780:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800b784:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d109      	bne.n	800b7a0 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800b78c:	f107 0316 	add.w	r3, r7, #22
 800b790:	461a      	mov	r2, r3
 800b792:	21b6      	movs	r1, #182	@ 0xb6
 800b794:	68f8      	ldr	r0, [r7, #12]
 800b796:	f000 fa59 	bl	800bc4c <VL53L0X_RdWord>
 800b79a:	4603      	mov	r3, r0
 800b79c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800b7a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d107      	bne.n	800b7b8 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	21ff      	movs	r1, #255	@ 0xff
 800b7ac:	68f8      	ldr	r0, [r7, #12]
 800b7ae:	f000 f9a1 	bl	800baf4 <VL53L0X_WrByte>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b7b8:	8afb      	ldrh	r3, [r7, #22]
 800b7ba:	025b      	lsls	r3, r3, #9
 800b7bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7c2:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800b7c6:	69fb      	ldr	r3, [r7, #28]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d006      	beq.n	800b7da <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800b7cc:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800b7ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d902      	bls.n	800b7da <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b7da:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d109      	bne.n	800b7f6 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b7e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	2103      	movs	r1, #3
 800b7ea:	68f8      	ldr	r0, [r7, #12]
 800b7ec:	f7fc f964 	bl	8007ab8 <VL53L0X_GetLimitCheckEnable>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b7f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d023      	beq.n	800b846 <VL53L0X_get_pal_range_status+0x242>
 800b7fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b802:	2b00      	cmp	r3, #0
 800b804:	d11f      	bne.n	800b846 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800b806:	893b      	ldrh	r3, [r7, #8]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d102      	bne.n	800b812 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800b80c:	2300      	movs	r3, #0
 800b80e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b810:	e005      	b.n	800b81e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	021a      	lsls	r2, r3, #8
 800b816:	893b      	ldrh	r3, [r7, #8]
 800b818:	fbb2 f3f3 	udiv	r3, r2, r3
 800b81c:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b81e:	f107 0318 	add.w	r3, r7, #24
 800b822:	461a      	mov	r2, r3
 800b824:	2103      	movs	r1, #3
 800b826:	68f8      	ldr	r0, [r7, #12]
 800b828:	f7fc f9cc 	bl	8007bc4 <VL53L0X_GetLimitCheckValue>
 800b82c:	4603      	mov	r3, r0
 800b82e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d006      	beq.n	800b846 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800b838:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800b83a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d202      	bcs.n	800b846 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800b840:	2301      	movs	r3, #1
 800b842:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b846:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d14a      	bne.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800b84e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b852:	2b01      	cmp	r3, #1
 800b854:	d103      	bne.n	800b85e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800b856:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b858:	22ff      	movs	r2, #255	@ 0xff
 800b85a:	701a      	strb	r2, [r3, #0]
 800b85c:	e042      	b.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800b85e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b862:	2b01      	cmp	r3, #1
 800b864:	d007      	beq.n	800b876 <VL53L0X_get_pal_range_status+0x272>
 800b866:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d003      	beq.n	800b876 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800b86e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b872:	2b03      	cmp	r3, #3
 800b874:	d103      	bne.n	800b87e <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800b876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b878:	2205      	movs	r2, #5
 800b87a:	701a      	strb	r2, [r3, #0]
 800b87c:	e032      	b.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800b87e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b882:	2b06      	cmp	r3, #6
 800b884:	d003      	beq.n	800b88e <VL53L0X_get_pal_range_status+0x28a>
 800b886:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b88a:	2b09      	cmp	r3, #9
 800b88c:	d103      	bne.n	800b896 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800b88e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b890:	2204      	movs	r2, #4
 800b892:	701a      	strb	r2, [r3, #0]
 800b894:	e026      	b.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800b896:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b89a:	2b08      	cmp	r3, #8
 800b89c:	d007      	beq.n	800b8ae <VL53L0X_get_pal_range_status+0x2aa>
 800b89e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b8a2:	2b0a      	cmp	r3, #10
 800b8a4:	d003      	beq.n	800b8ae <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800b8a6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d103      	bne.n	800b8b6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800b8ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8b0:	2203      	movs	r2, #3
 800b8b2:	701a      	strb	r2, [r3, #0]
 800b8b4:	e016      	b.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800b8b6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b8ba:	2b04      	cmp	r3, #4
 800b8bc:	d003      	beq.n	800b8c6 <VL53L0X_get_pal_range_status+0x2c2>
 800b8be:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d103      	bne.n	800b8ce <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800b8c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8c8:	2202      	movs	r2, #2
 800b8ca:	701a      	strb	r2, [r3, #0]
 800b8cc:	e00a      	b.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800b8ce:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	d103      	bne.n	800b8de <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800b8d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8d8:	2201      	movs	r2, #1
 800b8da:	701a      	strb	r2, [r3, #0]
 800b8dc:	e002      	b.n	800b8e4 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800b8de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800b8e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d102      	bne.n	800b8f2 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b8ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b8f2:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	2101      	movs	r1, #1
 800b8fa:	68f8      	ldr	r0, [r7, #12]
 800b8fc:	f7fc f8dc 	bl	8007ab8 <VL53L0X_GetLimitCheckEnable>
 800b900:	4603      	mov	r3, r0
 800b902:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800b906:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d14f      	bne.n	800b9ae <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b90e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b912:	2b00      	cmp	r3, #0
 800b914:	d003      	beq.n	800b91e <VL53L0X_get_pal_range_status+0x31a>
 800b916:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800b91a:	2b01      	cmp	r3, #1
 800b91c:	d103      	bne.n	800b926 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800b91e:	2301      	movs	r3, #1
 800b920:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b924:	e002      	b.n	800b92c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800b926:	2300      	movs	r3, #0
 800b928:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b932:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800b936:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b93a:	2b04      	cmp	r3, #4
 800b93c:	d003      	beq.n	800b946 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800b93e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800b942:	2b00      	cmp	r3, #0
 800b944:	d103      	bne.n	800b94e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800b946:	2301      	movs	r3, #1
 800b948:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b94c:	e002      	b.n	800b954 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800b94e:	2300      	movs	r3, #0
 800b950:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b95a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800b95e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b962:	2b00      	cmp	r3, #0
 800b964:	d003      	beq.n	800b96e <VL53L0X_get_pal_range_status+0x36a>
 800b966:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d103      	bne.n	800b976 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800b96e:	2301      	movs	r3, #1
 800b970:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b974:	e002      	b.n	800b97c <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800b976:	2300      	movs	r3, #0
 800b978:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b982:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b986:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d003      	beq.n	800b996 <VL53L0X_get_pal_range_status+0x392>
 800b98e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b992:	2b01      	cmp	r3, #1
 800b994:	d103      	bne.n	800b99e <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800b996:	2301      	movs	r3, #1
 800b998:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b99c:	e002      	b.n	800b9a4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b9aa:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b9ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3740      	adds	r7, #64	@ 0x40
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}

0800b9ba <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b088      	sub	sp, #32
 800b9be:	af02      	add	r7, sp, #8
 800b9c0:	60f8      	str	r0, [r7, #12]
 800b9c2:	60b9      	str	r1, [r7, #8]
 800b9c4:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	330a      	adds	r3, #10
 800b9ca:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800b9d8:	4619      	mov	r1, r3
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	b29a      	uxth	r2, r3
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	4613      	mov	r3, r2
 800b9e4:	68ba      	ldr	r2, [r7, #8]
 800b9e6:	f7f6 f98d 	bl	8001d04 <HAL_I2C_Master_Transmit>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b9ee:	693b      	ldr	r3, [r7, #16]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3718      	adds	r7, #24
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b088      	sub	sp, #32
 800b9fc:	af02      	add	r7, sp, #8
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	330a      	adds	r3, #10
 800ba08:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800ba16:	f043 0301 	orr.w	r3, r3, #1
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	b29a      	uxth	r2, r3
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	4613      	mov	r3, r2
 800ba28:	68ba      	ldr	r2, [r7, #8]
 800ba2a:	f7f6 fa83 	bl	8001f34 <HAL_I2C_Master_Receive>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800ba32:	693b      	ldr	r3, [r7, #16]
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3718      	adds	r7, #24
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}

0800ba3c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b086      	sub	sp, #24
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	60f8      	str	r0, [r7, #12]
 800ba44:	607a      	str	r2, [r7, #4]
 800ba46:	603b      	str	r3, [r7, #0]
 800ba48:	460b      	mov	r3, r1
 800ba4a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	2b3f      	cmp	r3, #63	@ 0x3f
 800ba54:	d902      	bls.n	800ba5c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800ba56:	f06f 0303 	mvn.w	r3, #3
 800ba5a:	e016      	b.n	800ba8a <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800ba5c:	4a0d      	ldr	r2, [pc, #52]	@ (800ba94 <VL53L0X_WriteMulti+0x58>)
 800ba5e:	7afb      	ldrb	r3, [r7, #11]
 800ba60:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800ba62:	683a      	ldr	r2, [r7, #0]
 800ba64:	6879      	ldr	r1, [r7, #4]
 800ba66:	480c      	ldr	r0, [pc, #48]	@ (800ba98 <VL53L0X_WriteMulti+0x5c>)
 800ba68:	f000 f9ce 	bl	800be08 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	3301      	adds	r3, #1
 800ba70:	461a      	mov	r2, r3
 800ba72:	4908      	ldr	r1, [pc, #32]	@ (800ba94 <VL53L0X_WriteMulti+0x58>)
 800ba74:	68f8      	ldr	r0, [r7, #12]
 800ba76:	f7ff ffa0 	bl	800b9ba <_I2CWrite>
 800ba7a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d001      	beq.n	800ba86 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba82:	23ec      	movs	r3, #236	@ 0xec
 800ba84:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ba86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3718      	adds	r7, #24
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	2400069c 	.word	0x2400069c
 800ba98:	2400069d 	.word	0x2400069d

0800ba9c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b086      	sub	sp, #24
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	607a      	str	r2, [r7, #4]
 800baa6:	603b      	str	r3, [r7, #0]
 800baa8:	460b      	mov	r3, r1
 800baaa:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800baac:	2300      	movs	r3, #0
 800baae:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bab0:	f107 030b 	add.w	r3, r7, #11
 800bab4:	2201      	movs	r2, #1
 800bab6:	4619      	mov	r1, r3
 800bab8:	68f8      	ldr	r0, [r7, #12]
 800baba:	f7ff ff7e 	bl	800b9ba <_I2CWrite>
 800babe:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d002      	beq.n	800bacc <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bac6:	23ec      	movs	r3, #236	@ 0xec
 800bac8:	75fb      	strb	r3, [r7, #23]
        goto done;
 800baca:	e00c      	b.n	800bae6 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800bacc:	683a      	ldr	r2, [r7, #0]
 800bace:	6879      	ldr	r1, [r7, #4]
 800bad0:	68f8      	ldr	r0, [r7, #12]
 800bad2:	f7ff ff91 	bl	800b9f8 <_I2CRead>
 800bad6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bad8:	693b      	ldr	r3, [r7, #16]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d002      	beq.n	800bae4 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bade:	23ec      	movs	r3, #236	@ 0xec
 800bae0:	75fb      	strb	r3, [r7, #23]
 800bae2:	e000      	b.n	800bae6 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800bae4:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800bae6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800baea:	4618      	mov	r0, r3
 800baec:	3718      	adds	r7, #24
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
	...

0800baf4 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	460b      	mov	r3, r1
 800bafe:	70fb      	strb	r3, [r7, #3]
 800bb00:	4613      	mov	r3, r2
 800bb02:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb04:	2300      	movs	r3, #0
 800bb06:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800bb08:	4a0b      	ldr	r2, [pc, #44]	@ (800bb38 <VL53L0X_WrByte+0x44>)
 800bb0a:	78fb      	ldrb	r3, [r7, #3]
 800bb0c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800bb0e:	4a0a      	ldr	r2, [pc, #40]	@ (800bb38 <VL53L0X_WrByte+0x44>)
 800bb10:	78bb      	ldrb	r3, [r7, #2]
 800bb12:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800bb14:	2202      	movs	r2, #2
 800bb16:	4908      	ldr	r1, [pc, #32]	@ (800bb38 <VL53L0X_WrByte+0x44>)
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f7ff ff4e 	bl	800b9ba <_I2CWrite>
 800bb1e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800bb20:	68bb      	ldr	r3, [r7, #8]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d001      	beq.n	800bb2a <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb26:	23ec      	movs	r3, #236	@ 0xec
 800bb28:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800bb2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	bf00      	nop
 800bb38:	2400069c 	.word	0x2400069c

0800bb3c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	460b      	mov	r3, r1
 800bb46:	70fb      	strb	r3, [r7, #3]
 800bb48:	4613      	mov	r3, r2
 800bb4a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800bb50:	4a0e      	ldr	r2, [pc, #56]	@ (800bb8c <VL53L0X_WrWord+0x50>)
 800bb52:	78fb      	ldrb	r3, [r7, #3]
 800bb54:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800bb56:	883b      	ldrh	r3, [r7, #0]
 800bb58:	0a1b      	lsrs	r3, r3, #8
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	b2da      	uxtb	r2, r3
 800bb5e:	4b0b      	ldr	r3, [pc, #44]	@ (800bb8c <VL53L0X_WrWord+0x50>)
 800bb60:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800bb62:	883b      	ldrh	r3, [r7, #0]
 800bb64:	b2da      	uxtb	r2, r3
 800bb66:	4b09      	ldr	r3, [pc, #36]	@ (800bb8c <VL53L0X_WrWord+0x50>)
 800bb68:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800bb6a:	2203      	movs	r2, #3
 800bb6c:	4907      	ldr	r1, [pc, #28]	@ (800bb8c <VL53L0X_WrWord+0x50>)
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f7ff ff23 	bl	800b9ba <_I2CWrite>
 800bb74:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d001      	beq.n	800bb80 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb7c:	23ec      	movs	r3, #236	@ 0xec
 800bb7e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800bb80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3710      	adds	r7, #16
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}
 800bb8c:	2400069c 	.word	0x2400069c

0800bb90 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	4608      	mov	r0, r1
 800bb9a:	4611      	mov	r1, r2
 800bb9c:	461a      	mov	r2, r3
 800bb9e:	4603      	mov	r3, r0
 800bba0:	70fb      	strb	r3, [r7, #3]
 800bba2:	460b      	mov	r3, r1
 800bba4:	70bb      	strb	r3, [r7, #2]
 800bba6:	4613      	mov	r3, r2
 800bba8:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800bbae:	f107 020e 	add.w	r2, r7, #14
 800bbb2:	78fb      	ldrb	r3, [r7, #3]
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 f81e 	bl	800bbf8 <VL53L0X_RdByte>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800bbc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d110      	bne.n	800bbea <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800bbc8:	7bba      	ldrb	r2, [r7, #14]
 800bbca:	78bb      	ldrb	r3, [r7, #2]
 800bbcc:	4013      	ands	r3, r2
 800bbce:	b2da      	uxtb	r2, r3
 800bbd0:	787b      	ldrb	r3, [r7, #1]
 800bbd2:	4313      	orrs	r3, r2
 800bbd4:	b2db      	uxtb	r3, r3
 800bbd6:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800bbd8:	7bba      	ldrb	r2, [r7, #14]
 800bbda:	78fb      	ldrb	r3, [r7, #3]
 800bbdc:	4619      	mov	r1, r3
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f7ff ff88 	bl	800baf4 <VL53L0X_WrByte>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	73fb      	strb	r3, [r7, #15]
 800bbe8:	e000      	b.n	800bbec <VL53L0X_UpdateByte+0x5c>
        goto done;
 800bbea:	bf00      	nop
done:
    return Status;
 800bbec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3710      	adds	r7, #16
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b086      	sub	sp, #24
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	60f8      	str	r0, [r7, #12]
 800bc00:	460b      	mov	r3, r1
 800bc02:	607a      	str	r2, [r7, #4]
 800bc04:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc06:	2300      	movs	r3, #0
 800bc08:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bc0a:	f107 030b 	add.w	r3, r7, #11
 800bc0e:	2201      	movs	r2, #1
 800bc10:	4619      	mov	r1, r3
 800bc12:	68f8      	ldr	r0, [r7, #12]
 800bc14:	f7ff fed1 	bl	800b9ba <_I2CWrite>
 800bc18:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d002      	beq.n	800bc26 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc20:	23ec      	movs	r3, #236	@ 0xec
 800bc22:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc24:	e00c      	b.n	800bc40 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800bc26:	2201      	movs	r2, #1
 800bc28:	6879      	ldr	r1, [r7, #4]
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	f7ff fee4 	bl	800b9f8 <_I2CRead>
 800bc30:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d002      	beq.n	800bc3e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc38:	23ec      	movs	r3, #236	@ 0xec
 800bc3a:	75fb      	strb	r3, [r7, #23]
 800bc3c:	e000      	b.n	800bc40 <VL53L0X_RdByte+0x48>
    }
done:
 800bc3e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800bc40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3718      	adds	r7, #24
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b086      	sub	sp, #24
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	60f8      	str	r0, [r7, #12]
 800bc54:	460b      	mov	r3, r1
 800bc56:	607a      	str	r2, [r7, #4]
 800bc58:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bc5e:	f107 030b 	add.w	r3, r7, #11
 800bc62:	2201      	movs	r2, #1
 800bc64:	4619      	mov	r1, r3
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	f7ff fea7 	bl	800b9ba <_I2CWrite>
 800bc6c:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d002      	beq.n	800bc7a <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc74:	23ec      	movs	r3, #236	@ 0xec
 800bc76:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc78:	e015      	b.n	800bca6 <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800bc7a:	2202      	movs	r2, #2
 800bc7c:	490d      	ldr	r1, [pc, #52]	@ (800bcb4 <VL53L0X_RdWord+0x68>)
 800bc7e:	68f8      	ldr	r0, [r7, #12]
 800bc80:	f7ff feba 	bl	800b9f8 <_I2CRead>
 800bc84:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc86:	693b      	ldr	r3, [r7, #16]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d002      	beq.n	800bc92 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc8c:	23ec      	movs	r3, #236	@ 0xec
 800bc8e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc90:	e009      	b.n	800bca6 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800bc92:	4b08      	ldr	r3, [pc, #32]	@ (800bcb4 <VL53L0X_RdWord+0x68>)
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	021b      	lsls	r3, r3, #8
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	4a06      	ldr	r2, [pc, #24]	@ (800bcb4 <VL53L0X_RdWord+0x68>)
 800bc9c:	7852      	ldrb	r2, [r2, #1]
 800bc9e:	4413      	add	r3, r2
 800bca0:	b29a      	uxth	r2, r3
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800bca6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3718      	adds	r7, #24
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
 800bcb2:	bf00      	nop
 800bcb4:	2400069c 	.word	0x2400069c

0800bcb8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b086      	sub	sp, #24
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	607a      	str	r2, [r7, #4]
 800bcc4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bcca:	f107 030b 	add.w	r3, r7, #11
 800bcce:	2201      	movs	r2, #1
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	f7ff fe71 	bl	800b9ba <_I2CWrite>
 800bcd8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d002      	beq.n	800bce6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bce0:	23ec      	movs	r3, #236	@ 0xec
 800bce2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bce4:	e01b      	b.n	800bd1e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800bce6:	2204      	movs	r2, #4
 800bce8:	4910      	ldr	r1, [pc, #64]	@ (800bd2c <VL53L0X_RdDWord+0x74>)
 800bcea:	68f8      	ldr	r0, [r7, #12]
 800bcec:	f7ff fe84 	bl	800b9f8 <_I2CRead>
 800bcf0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d002      	beq.n	800bcfe <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bcf8:	23ec      	movs	r3, #236	@ 0xec
 800bcfa:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bcfc:	e00f      	b.n	800bd1e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800bcfe:	4b0b      	ldr	r3, [pc, #44]	@ (800bd2c <VL53L0X_RdDWord+0x74>)
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	061a      	lsls	r2, r3, #24
 800bd04:	4b09      	ldr	r3, [pc, #36]	@ (800bd2c <VL53L0X_RdDWord+0x74>)
 800bd06:	785b      	ldrb	r3, [r3, #1]
 800bd08:	041b      	lsls	r3, r3, #16
 800bd0a:	441a      	add	r2, r3
 800bd0c:	4b07      	ldr	r3, [pc, #28]	@ (800bd2c <VL53L0X_RdDWord+0x74>)
 800bd0e:	789b      	ldrb	r3, [r3, #2]
 800bd10:	021b      	lsls	r3, r3, #8
 800bd12:	4413      	add	r3, r2
 800bd14:	4a05      	ldr	r2, [pc, #20]	@ (800bd2c <VL53L0X_RdDWord+0x74>)
 800bd16:	78d2      	ldrb	r2, [r2, #3]
 800bd18:	441a      	add	r2, r3
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800bd1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3718      	adds	r7, #24
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	2400069c 	.word	0x2400069c

0800bd30 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800bd3c:	2002      	movs	r0, #2
 800bd3e:	f7f5 fbc1 	bl	80014c4 <HAL_Delay>
    return status;
 800bd42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
	...

0800bd50 <siprintf>:
 800bd50:	b40e      	push	{r1, r2, r3}
 800bd52:	b500      	push	{lr}
 800bd54:	b09c      	sub	sp, #112	@ 0x70
 800bd56:	ab1d      	add	r3, sp, #116	@ 0x74
 800bd58:	9002      	str	r0, [sp, #8]
 800bd5a:	9006      	str	r0, [sp, #24]
 800bd5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bd60:	4809      	ldr	r0, [pc, #36]	@ (800bd88 <siprintf+0x38>)
 800bd62:	9107      	str	r1, [sp, #28]
 800bd64:	9104      	str	r1, [sp, #16]
 800bd66:	4909      	ldr	r1, [pc, #36]	@ (800bd8c <siprintf+0x3c>)
 800bd68:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd6c:	9105      	str	r1, [sp, #20]
 800bd6e:	6800      	ldr	r0, [r0, #0]
 800bd70:	9301      	str	r3, [sp, #4]
 800bd72:	a902      	add	r1, sp, #8
 800bd74:	f000 f9aa 	bl	800c0cc <_svfiprintf_r>
 800bd78:	9b02      	ldr	r3, [sp, #8]
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	701a      	strb	r2, [r3, #0]
 800bd7e:	b01c      	add	sp, #112	@ 0x70
 800bd80:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd84:	b003      	add	sp, #12
 800bd86:	4770      	bx	lr
 800bd88:	240002d0 	.word	0x240002d0
 800bd8c:	ffff0208 	.word	0xffff0208

0800bd90 <memset>:
 800bd90:	4402      	add	r2, r0
 800bd92:	4603      	mov	r3, r0
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d100      	bne.n	800bd9a <memset+0xa>
 800bd98:	4770      	bx	lr
 800bd9a:	f803 1b01 	strb.w	r1, [r3], #1
 800bd9e:	e7f9      	b.n	800bd94 <memset+0x4>

0800bda0 <__errno>:
 800bda0:	4b01      	ldr	r3, [pc, #4]	@ (800bda8 <__errno+0x8>)
 800bda2:	6818      	ldr	r0, [r3, #0]
 800bda4:	4770      	bx	lr
 800bda6:	bf00      	nop
 800bda8:	240002d0 	.word	0x240002d0

0800bdac <__libc_init_array>:
 800bdac:	b570      	push	{r4, r5, r6, lr}
 800bdae:	4d0d      	ldr	r5, [pc, #52]	@ (800bde4 <__libc_init_array+0x38>)
 800bdb0:	4c0d      	ldr	r4, [pc, #52]	@ (800bde8 <__libc_init_array+0x3c>)
 800bdb2:	1b64      	subs	r4, r4, r5
 800bdb4:	10a4      	asrs	r4, r4, #2
 800bdb6:	2600      	movs	r6, #0
 800bdb8:	42a6      	cmp	r6, r4
 800bdba:	d109      	bne.n	800bdd0 <__libc_init_array+0x24>
 800bdbc:	4d0b      	ldr	r5, [pc, #44]	@ (800bdec <__libc_init_array+0x40>)
 800bdbe:	4c0c      	ldr	r4, [pc, #48]	@ (800bdf0 <__libc_init_array+0x44>)
 800bdc0:	f000 fc6e 	bl	800c6a0 <_init>
 800bdc4:	1b64      	subs	r4, r4, r5
 800bdc6:	10a4      	asrs	r4, r4, #2
 800bdc8:	2600      	movs	r6, #0
 800bdca:	42a6      	cmp	r6, r4
 800bdcc:	d105      	bne.n	800bdda <__libc_init_array+0x2e>
 800bdce:	bd70      	pop	{r4, r5, r6, pc}
 800bdd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdd4:	4798      	blx	r3
 800bdd6:	3601      	adds	r6, #1
 800bdd8:	e7ee      	b.n	800bdb8 <__libc_init_array+0xc>
 800bdda:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdde:	4798      	blx	r3
 800bde0:	3601      	adds	r6, #1
 800bde2:	e7f2      	b.n	800bdca <__libc_init_array+0x1e>
 800bde4:	0800c784 	.word	0x0800c784
 800bde8:	0800c784 	.word	0x0800c784
 800bdec:	0800c784 	.word	0x0800c784
 800bdf0:	0800c788 	.word	0x0800c788

0800bdf4 <__retarget_lock_acquire_recursive>:
 800bdf4:	4770      	bx	lr

0800bdf6 <__retarget_lock_release_recursive>:
 800bdf6:	4770      	bx	lr

0800bdf8 <strcpy>:
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bdfe:	f803 2b01 	strb.w	r2, [r3], #1
 800be02:	2a00      	cmp	r2, #0
 800be04:	d1f9      	bne.n	800bdfa <strcpy+0x2>
 800be06:	4770      	bx	lr

0800be08 <memcpy>:
 800be08:	440a      	add	r2, r1
 800be0a:	4291      	cmp	r1, r2
 800be0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800be10:	d100      	bne.n	800be14 <memcpy+0xc>
 800be12:	4770      	bx	lr
 800be14:	b510      	push	{r4, lr}
 800be16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be1e:	4291      	cmp	r1, r2
 800be20:	d1f9      	bne.n	800be16 <memcpy+0xe>
 800be22:	bd10      	pop	{r4, pc}

0800be24 <_free_r>:
 800be24:	b538      	push	{r3, r4, r5, lr}
 800be26:	4605      	mov	r5, r0
 800be28:	2900      	cmp	r1, #0
 800be2a:	d041      	beq.n	800beb0 <_free_r+0x8c>
 800be2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be30:	1f0c      	subs	r4, r1, #4
 800be32:	2b00      	cmp	r3, #0
 800be34:	bfb8      	it	lt
 800be36:	18e4      	addlt	r4, r4, r3
 800be38:	f000 f8e0 	bl	800bffc <__malloc_lock>
 800be3c:	4a1d      	ldr	r2, [pc, #116]	@ (800beb4 <_free_r+0x90>)
 800be3e:	6813      	ldr	r3, [r2, #0]
 800be40:	b933      	cbnz	r3, 800be50 <_free_r+0x2c>
 800be42:	6063      	str	r3, [r4, #4]
 800be44:	6014      	str	r4, [r2, #0]
 800be46:	4628      	mov	r0, r5
 800be48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be4c:	f000 b8dc 	b.w	800c008 <__malloc_unlock>
 800be50:	42a3      	cmp	r3, r4
 800be52:	d908      	bls.n	800be66 <_free_r+0x42>
 800be54:	6820      	ldr	r0, [r4, #0]
 800be56:	1821      	adds	r1, r4, r0
 800be58:	428b      	cmp	r3, r1
 800be5a:	bf01      	itttt	eq
 800be5c:	6819      	ldreq	r1, [r3, #0]
 800be5e:	685b      	ldreq	r3, [r3, #4]
 800be60:	1809      	addeq	r1, r1, r0
 800be62:	6021      	streq	r1, [r4, #0]
 800be64:	e7ed      	b.n	800be42 <_free_r+0x1e>
 800be66:	461a      	mov	r2, r3
 800be68:	685b      	ldr	r3, [r3, #4]
 800be6a:	b10b      	cbz	r3, 800be70 <_free_r+0x4c>
 800be6c:	42a3      	cmp	r3, r4
 800be6e:	d9fa      	bls.n	800be66 <_free_r+0x42>
 800be70:	6811      	ldr	r1, [r2, #0]
 800be72:	1850      	adds	r0, r2, r1
 800be74:	42a0      	cmp	r0, r4
 800be76:	d10b      	bne.n	800be90 <_free_r+0x6c>
 800be78:	6820      	ldr	r0, [r4, #0]
 800be7a:	4401      	add	r1, r0
 800be7c:	1850      	adds	r0, r2, r1
 800be7e:	4283      	cmp	r3, r0
 800be80:	6011      	str	r1, [r2, #0]
 800be82:	d1e0      	bne.n	800be46 <_free_r+0x22>
 800be84:	6818      	ldr	r0, [r3, #0]
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	6053      	str	r3, [r2, #4]
 800be8a:	4408      	add	r0, r1
 800be8c:	6010      	str	r0, [r2, #0]
 800be8e:	e7da      	b.n	800be46 <_free_r+0x22>
 800be90:	d902      	bls.n	800be98 <_free_r+0x74>
 800be92:	230c      	movs	r3, #12
 800be94:	602b      	str	r3, [r5, #0]
 800be96:	e7d6      	b.n	800be46 <_free_r+0x22>
 800be98:	6820      	ldr	r0, [r4, #0]
 800be9a:	1821      	adds	r1, r4, r0
 800be9c:	428b      	cmp	r3, r1
 800be9e:	bf04      	itt	eq
 800bea0:	6819      	ldreq	r1, [r3, #0]
 800bea2:	685b      	ldreq	r3, [r3, #4]
 800bea4:	6063      	str	r3, [r4, #4]
 800bea6:	bf04      	itt	eq
 800bea8:	1809      	addeq	r1, r1, r0
 800beaa:	6021      	streq	r1, [r4, #0]
 800beac:	6054      	str	r4, [r2, #4]
 800beae:	e7ca      	b.n	800be46 <_free_r+0x22>
 800beb0:	bd38      	pop	{r3, r4, r5, pc}
 800beb2:	bf00      	nop
 800beb4:	24000820 	.word	0x24000820

0800beb8 <sbrk_aligned>:
 800beb8:	b570      	push	{r4, r5, r6, lr}
 800beba:	4e0f      	ldr	r6, [pc, #60]	@ (800bef8 <sbrk_aligned+0x40>)
 800bebc:	460c      	mov	r4, r1
 800bebe:	6831      	ldr	r1, [r6, #0]
 800bec0:	4605      	mov	r5, r0
 800bec2:	b911      	cbnz	r1, 800beca <sbrk_aligned+0x12>
 800bec4:	f000 fba6 	bl	800c614 <_sbrk_r>
 800bec8:	6030      	str	r0, [r6, #0]
 800beca:	4621      	mov	r1, r4
 800becc:	4628      	mov	r0, r5
 800bece:	f000 fba1 	bl	800c614 <_sbrk_r>
 800bed2:	1c43      	adds	r3, r0, #1
 800bed4:	d103      	bne.n	800bede <sbrk_aligned+0x26>
 800bed6:	f04f 34ff 	mov.w	r4, #4294967295
 800beda:	4620      	mov	r0, r4
 800bedc:	bd70      	pop	{r4, r5, r6, pc}
 800bede:	1cc4      	adds	r4, r0, #3
 800bee0:	f024 0403 	bic.w	r4, r4, #3
 800bee4:	42a0      	cmp	r0, r4
 800bee6:	d0f8      	beq.n	800beda <sbrk_aligned+0x22>
 800bee8:	1a21      	subs	r1, r4, r0
 800beea:	4628      	mov	r0, r5
 800beec:	f000 fb92 	bl	800c614 <_sbrk_r>
 800bef0:	3001      	adds	r0, #1
 800bef2:	d1f2      	bne.n	800beda <sbrk_aligned+0x22>
 800bef4:	e7ef      	b.n	800bed6 <sbrk_aligned+0x1e>
 800bef6:	bf00      	nop
 800bef8:	2400081c 	.word	0x2400081c

0800befc <_malloc_r>:
 800befc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf00:	1ccd      	adds	r5, r1, #3
 800bf02:	f025 0503 	bic.w	r5, r5, #3
 800bf06:	3508      	adds	r5, #8
 800bf08:	2d0c      	cmp	r5, #12
 800bf0a:	bf38      	it	cc
 800bf0c:	250c      	movcc	r5, #12
 800bf0e:	2d00      	cmp	r5, #0
 800bf10:	4606      	mov	r6, r0
 800bf12:	db01      	blt.n	800bf18 <_malloc_r+0x1c>
 800bf14:	42a9      	cmp	r1, r5
 800bf16:	d904      	bls.n	800bf22 <_malloc_r+0x26>
 800bf18:	230c      	movs	r3, #12
 800bf1a:	6033      	str	r3, [r6, #0]
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bff8 <_malloc_r+0xfc>
 800bf26:	f000 f869 	bl	800bffc <__malloc_lock>
 800bf2a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf2e:	461c      	mov	r4, r3
 800bf30:	bb44      	cbnz	r4, 800bf84 <_malloc_r+0x88>
 800bf32:	4629      	mov	r1, r5
 800bf34:	4630      	mov	r0, r6
 800bf36:	f7ff ffbf 	bl	800beb8 <sbrk_aligned>
 800bf3a:	1c43      	adds	r3, r0, #1
 800bf3c:	4604      	mov	r4, r0
 800bf3e:	d158      	bne.n	800bff2 <_malloc_r+0xf6>
 800bf40:	f8d8 4000 	ldr.w	r4, [r8]
 800bf44:	4627      	mov	r7, r4
 800bf46:	2f00      	cmp	r7, #0
 800bf48:	d143      	bne.n	800bfd2 <_malloc_r+0xd6>
 800bf4a:	2c00      	cmp	r4, #0
 800bf4c:	d04b      	beq.n	800bfe6 <_malloc_r+0xea>
 800bf4e:	6823      	ldr	r3, [r4, #0]
 800bf50:	4639      	mov	r1, r7
 800bf52:	4630      	mov	r0, r6
 800bf54:	eb04 0903 	add.w	r9, r4, r3
 800bf58:	f000 fb5c 	bl	800c614 <_sbrk_r>
 800bf5c:	4581      	cmp	r9, r0
 800bf5e:	d142      	bne.n	800bfe6 <_malloc_r+0xea>
 800bf60:	6821      	ldr	r1, [r4, #0]
 800bf62:	1a6d      	subs	r5, r5, r1
 800bf64:	4629      	mov	r1, r5
 800bf66:	4630      	mov	r0, r6
 800bf68:	f7ff ffa6 	bl	800beb8 <sbrk_aligned>
 800bf6c:	3001      	adds	r0, #1
 800bf6e:	d03a      	beq.n	800bfe6 <_malloc_r+0xea>
 800bf70:	6823      	ldr	r3, [r4, #0]
 800bf72:	442b      	add	r3, r5
 800bf74:	6023      	str	r3, [r4, #0]
 800bf76:	f8d8 3000 	ldr.w	r3, [r8]
 800bf7a:	685a      	ldr	r2, [r3, #4]
 800bf7c:	bb62      	cbnz	r2, 800bfd8 <_malloc_r+0xdc>
 800bf7e:	f8c8 7000 	str.w	r7, [r8]
 800bf82:	e00f      	b.n	800bfa4 <_malloc_r+0xa8>
 800bf84:	6822      	ldr	r2, [r4, #0]
 800bf86:	1b52      	subs	r2, r2, r5
 800bf88:	d420      	bmi.n	800bfcc <_malloc_r+0xd0>
 800bf8a:	2a0b      	cmp	r2, #11
 800bf8c:	d917      	bls.n	800bfbe <_malloc_r+0xc2>
 800bf8e:	1961      	adds	r1, r4, r5
 800bf90:	42a3      	cmp	r3, r4
 800bf92:	6025      	str	r5, [r4, #0]
 800bf94:	bf18      	it	ne
 800bf96:	6059      	strne	r1, [r3, #4]
 800bf98:	6863      	ldr	r3, [r4, #4]
 800bf9a:	bf08      	it	eq
 800bf9c:	f8c8 1000 	streq.w	r1, [r8]
 800bfa0:	5162      	str	r2, [r4, r5]
 800bfa2:	604b      	str	r3, [r1, #4]
 800bfa4:	4630      	mov	r0, r6
 800bfa6:	f000 f82f 	bl	800c008 <__malloc_unlock>
 800bfaa:	f104 000b 	add.w	r0, r4, #11
 800bfae:	1d23      	adds	r3, r4, #4
 800bfb0:	f020 0007 	bic.w	r0, r0, #7
 800bfb4:	1ac2      	subs	r2, r0, r3
 800bfb6:	bf1c      	itt	ne
 800bfb8:	1a1b      	subne	r3, r3, r0
 800bfba:	50a3      	strne	r3, [r4, r2]
 800bfbc:	e7af      	b.n	800bf1e <_malloc_r+0x22>
 800bfbe:	6862      	ldr	r2, [r4, #4]
 800bfc0:	42a3      	cmp	r3, r4
 800bfc2:	bf0c      	ite	eq
 800bfc4:	f8c8 2000 	streq.w	r2, [r8]
 800bfc8:	605a      	strne	r2, [r3, #4]
 800bfca:	e7eb      	b.n	800bfa4 <_malloc_r+0xa8>
 800bfcc:	4623      	mov	r3, r4
 800bfce:	6864      	ldr	r4, [r4, #4]
 800bfd0:	e7ae      	b.n	800bf30 <_malloc_r+0x34>
 800bfd2:	463c      	mov	r4, r7
 800bfd4:	687f      	ldr	r7, [r7, #4]
 800bfd6:	e7b6      	b.n	800bf46 <_malloc_r+0x4a>
 800bfd8:	461a      	mov	r2, r3
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	42a3      	cmp	r3, r4
 800bfde:	d1fb      	bne.n	800bfd8 <_malloc_r+0xdc>
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	6053      	str	r3, [r2, #4]
 800bfe4:	e7de      	b.n	800bfa4 <_malloc_r+0xa8>
 800bfe6:	230c      	movs	r3, #12
 800bfe8:	6033      	str	r3, [r6, #0]
 800bfea:	4630      	mov	r0, r6
 800bfec:	f000 f80c 	bl	800c008 <__malloc_unlock>
 800bff0:	e794      	b.n	800bf1c <_malloc_r+0x20>
 800bff2:	6005      	str	r5, [r0, #0]
 800bff4:	e7d6      	b.n	800bfa4 <_malloc_r+0xa8>
 800bff6:	bf00      	nop
 800bff8:	24000820 	.word	0x24000820

0800bffc <__malloc_lock>:
 800bffc:	4801      	ldr	r0, [pc, #4]	@ (800c004 <__malloc_lock+0x8>)
 800bffe:	f7ff bef9 	b.w	800bdf4 <__retarget_lock_acquire_recursive>
 800c002:	bf00      	nop
 800c004:	24000818 	.word	0x24000818

0800c008 <__malloc_unlock>:
 800c008:	4801      	ldr	r0, [pc, #4]	@ (800c010 <__malloc_unlock+0x8>)
 800c00a:	f7ff bef4 	b.w	800bdf6 <__retarget_lock_release_recursive>
 800c00e:	bf00      	nop
 800c010:	24000818 	.word	0x24000818

0800c014 <__ssputs_r>:
 800c014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c018:	688e      	ldr	r6, [r1, #8]
 800c01a:	461f      	mov	r7, r3
 800c01c:	42be      	cmp	r6, r7
 800c01e:	680b      	ldr	r3, [r1, #0]
 800c020:	4682      	mov	sl, r0
 800c022:	460c      	mov	r4, r1
 800c024:	4690      	mov	r8, r2
 800c026:	d82d      	bhi.n	800c084 <__ssputs_r+0x70>
 800c028:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c02c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c030:	d026      	beq.n	800c080 <__ssputs_r+0x6c>
 800c032:	6965      	ldr	r5, [r4, #20]
 800c034:	6909      	ldr	r1, [r1, #16]
 800c036:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c03a:	eba3 0901 	sub.w	r9, r3, r1
 800c03e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c042:	1c7b      	adds	r3, r7, #1
 800c044:	444b      	add	r3, r9
 800c046:	106d      	asrs	r5, r5, #1
 800c048:	429d      	cmp	r5, r3
 800c04a:	bf38      	it	cc
 800c04c:	461d      	movcc	r5, r3
 800c04e:	0553      	lsls	r3, r2, #21
 800c050:	d527      	bpl.n	800c0a2 <__ssputs_r+0x8e>
 800c052:	4629      	mov	r1, r5
 800c054:	f7ff ff52 	bl	800befc <_malloc_r>
 800c058:	4606      	mov	r6, r0
 800c05a:	b360      	cbz	r0, 800c0b6 <__ssputs_r+0xa2>
 800c05c:	6921      	ldr	r1, [r4, #16]
 800c05e:	464a      	mov	r2, r9
 800c060:	f7ff fed2 	bl	800be08 <memcpy>
 800c064:	89a3      	ldrh	r3, [r4, #12]
 800c066:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c06a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c06e:	81a3      	strh	r3, [r4, #12]
 800c070:	6126      	str	r6, [r4, #16]
 800c072:	6165      	str	r5, [r4, #20]
 800c074:	444e      	add	r6, r9
 800c076:	eba5 0509 	sub.w	r5, r5, r9
 800c07a:	6026      	str	r6, [r4, #0]
 800c07c:	60a5      	str	r5, [r4, #8]
 800c07e:	463e      	mov	r6, r7
 800c080:	42be      	cmp	r6, r7
 800c082:	d900      	bls.n	800c086 <__ssputs_r+0x72>
 800c084:	463e      	mov	r6, r7
 800c086:	6820      	ldr	r0, [r4, #0]
 800c088:	4632      	mov	r2, r6
 800c08a:	4641      	mov	r1, r8
 800c08c:	f000 faa8 	bl	800c5e0 <memmove>
 800c090:	68a3      	ldr	r3, [r4, #8]
 800c092:	1b9b      	subs	r3, r3, r6
 800c094:	60a3      	str	r3, [r4, #8]
 800c096:	6823      	ldr	r3, [r4, #0]
 800c098:	4433      	add	r3, r6
 800c09a:	6023      	str	r3, [r4, #0]
 800c09c:	2000      	movs	r0, #0
 800c09e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0a2:	462a      	mov	r2, r5
 800c0a4:	f000 fac6 	bl	800c634 <_realloc_r>
 800c0a8:	4606      	mov	r6, r0
 800c0aa:	2800      	cmp	r0, #0
 800c0ac:	d1e0      	bne.n	800c070 <__ssputs_r+0x5c>
 800c0ae:	6921      	ldr	r1, [r4, #16]
 800c0b0:	4650      	mov	r0, sl
 800c0b2:	f7ff feb7 	bl	800be24 <_free_r>
 800c0b6:	230c      	movs	r3, #12
 800c0b8:	f8ca 3000 	str.w	r3, [sl]
 800c0bc:	89a3      	ldrh	r3, [r4, #12]
 800c0be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0c2:	81a3      	strh	r3, [r4, #12]
 800c0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c8:	e7e9      	b.n	800c09e <__ssputs_r+0x8a>
	...

0800c0cc <_svfiprintf_r>:
 800c0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d0:	4698      	mov	r8, r3
 800c0d2:	898b      	ldrh	r3, [r1, #12]
 800c0d4:	061b      	lsls	r3, r3, #24
 800c0d6:	b09d      	sub	sp, #116	@ 0x74
 800c0d8:	4607      	mov	r7, r0
 800c0da:	460d      	mov	r5, r1
 800c0dc:	4614      	mov	r4, r2
 800c0de:	d510      	bpl.n	800c102 <_svfiprintf_r+0x36>
 800c0e0:	690b      	ldr	r3, [r1, #16]
 800c0e2:	b973      	cbnz	r3, 800c102 <_svfiprintf_r+0x36>
 800c0e4:	2140      	movs	r1, #64	@ 0x40
 800c0e6:	f7ff ff09 	bl	800befc <_malloc_r>
 800c0ea:	6028      	str	r0, [r5, #0]
 800c0ec:	6128      	str	r0, [r5, #16]
 800c0ee:	b930      	cbnz	r0, 800c0fe <_svfiprintf_r+0x32>
 800c0f0:	230c      	movs	r3, #12
 800c0f2:	603b      	str	r3, [r7, #0]
 800c0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0f8:	b01d      	add	sp, #116	@ 0x74
 800c0fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0fe:	2340      	movs	r3, #64	@ 0x40
 800c100:	616b      	str	r3, [r5, #20]
 800c102:	2300      	movs	r3, #0
 800c104:	9309      	str	r3, [sp, #36]	@ 0x24
 800c106:	2320      	movs	r3, #32
 800c108:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c10c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c110:	2330      	movs	r3, #48	@ 0x30
 800c112:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c2b0 <_svfiprintf_r+0x1e4>
 800c116:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c11a:	f04f 0901 	mov.w	r9, #1
 800c11e:	4623      	mov	r3, r4
 800c120:	469a      	mov	sl, r3
 800c122:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c126:	b10a      	cbz	r2, 800c12c <_svfiprintf_r+0x60>
 800c128:	2a25      	cmp	r2, #37	@ 0x25
 800c12a:	d1f9      	bne.n	800c120 <_svfiprintf_r+0x54>
 800c12c:	ebba 0b04 	subs.w	fp, sl, r4
 800c130:	d00b      	beq.n	800c14a <_svfiprintf_r+0x7e>
 800c132:	465b      	mov	r3, fp
 800c134:	4622      	mov	r2, r4
 800c136:	4629      	mov	r1, r5
 800c138:	4638      	mov	r0, r7
 800c13a:	f7ff ff6b 	bl	800c014 <__ssputs_r>
 800c13e:	3001      	adds	r0, #1
 800c140:	f000 80a7 	beq.w	800c292 <_svfiprintf_r+0x1c6>
 800c144:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c146:	445a      	add	r2, fp
 800c148:	9209      	str	r2, [sp, #36]	@ 0x24
 800c14a:	f89a 3000 	ldrb.w	r3, [sl]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f000 809f 	beq.w	800c292 <_svfiprintf_r+0x1c6>
 800c154:	2300      	movs	r3, #0
 800c156:	f04f 32ff 	mov.w	r2, #4294967295
 800c15a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c15e:	f10a 0a01 	add.w	sl, sl, #1
 800c162:	9304      	str	r3, [sp, #16]
 800c164:	9307      	str	r3, [sp, #28]
 800c166:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c16a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c16c:	4654      	mov	r4, sl
 800c16e:	2205      	movs	r2, #5
 800c170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c174:	484e      	ldr	r0, [pc, #312]	@ (800c2b0 <_svfiprintf_r+0x1e4>)
 800c176:	f7f4 f8b3 	bl	80002e0 <memchr>
 800c17a:	9a04      	ldr	r2, [sp, #16]
 800c17c:	b9d8      	cbnz	r0, 800c1b6 <_svfiprintf_r+0xea>
 800c17e:	06d0      	lsls	r0, r2, #27
 800c180:	bf44      	itt	mi
 800c182:	2320      	movmi	r3, #32
 800c184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c188:	0711      	lsls	r1, r2, #28
 800c18a:	bf44      	itt	mi
 800c18c:	232b      	movmi	r3, #43	@ 0x2b
 800c18e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c192:	f89a 3000 	ldrb.w	r3, [sl]
 800c196:	2b2a      	cmp	r3, #42	@ 0x2a
 800c198:	d015      	beq.n	800c1c6 <_svfiprintf_r+0xfa>
 800c19a:	9a07      	ldr	r2, [sp, #28]
 800c19c:	4654      	mov	r4, sl
 800c19e:	2000      	movs	r0, #0
 800c1a0:	f04f 0c0a 	mov.w	ip, #10
 800c1a4:	4621      	mov	r1, r4
 800c1a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1aa:	3b30      	subs	r3, #48	@ 0x30
 800c1ac:	2b09      	cmp	r3, #9
 800c1ae:	d94b      	bls.n	800c248 <_svfiprintf_r+0x17c>
 800c1b0:	b1b0      	cbz	r0, 800c1e0 <_svfiprintf_r+0x114>
 800c1b2:	9207      	str	r2, [sp, #28]
 800c1b4:	e014      	b.n	800c1e0 <_svfiprintf_r+0x114>
 800c1b6:	eba0 0308 	sub.w	r3, r0, r8
 800c1ba:	fa09 f303 	lsl.w	r3, r9, r3
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	9304      	str	r3, [sp, #16]
 800c1c2:	46a2      	mov	sl, r4
 800c1c4:	e7d2      	b.n	800c16c <_svfiprintf_r+0xa0>
 800c1c6:	9b03      	ldr	r3, [sp, #12]
 800c1c8:	1d19      	adds	r1, r3, #4
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	9103      	str	r1, [sp, #12]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	bfbb      	ittet	lt
 800c1d2:	425b      	neglt	r3, r3
 800c1d4:	f042 0202 	orrlt.w	r2, r2, #2
 800c1d8:	9307      	strge	r3, [sp, #28]
 800c1da:	9307      	strlt	r3, [sp, #28]
 800c1dc:	bfb8      	it	lt
 800c1de:	9204      	strlt	r2, [sp, #16]
 800c1e0:	7823      	ldrb	r3, [r4, #0]
 800c1e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c1e4:	d10a      	bne.n	800c1fc <_svfiprintf_r+0x130>
 800c1e6:	7863      	ldrb	r3, [r4, #1]
 800c1e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1ea:	d132      	bne.n	800c252 <_svfiprintf_r+0x186>
 800c1ec:	9b03      	ldr	r3, [sp, #12]
 800c1ee:	1d1a      	adds	r2, r3, #4
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	9203      	str	r2, [sp, #12]
 800c1f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c1f8:	3402      	adds	r4, #2
 800c1fa:	9305      	str	r3, [sp, #20]
 800c1fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c2c0 <_svfiprintf_r+0x1f4>
 800c200:	7821      	ldrb	r1, [r4, #0]
 800c202:	2203      	movs	r2, #3
 800c204:	4650      	mov	r0, sl
 800c206:	f7f4 f86b 	bl	80002e0 <memchr>
 800c20a:	b138      	cbz	r0, 800c21c <_svfiprintf_r+0x150>
 800c20c:	9b04      	ldr	r3, [sp, #16]
 800c20e:	eba0 000a 	sub.w	r0, r0, sl
 800c212:	2240      	movs	r2, #64	@ 0x40
 800c214:	4082      	lsls	r2, r0
 800c216:	4313      	orrs	r3, r2
 800c218:	3401      	adds	r4, #1
 800c21a:	9304      	str	r3, [sp, #16]
 800c21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c220:	4824      	ldr	r0, [pc, #144]	@ (800c2b4 <_svfiprintf_r+0x1e8>)
 800c222:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c226:	2206      	movs	r2, #6
 800c228:	f7f4 f85a 	bl	80002e0 <memchr>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	d036      	beq.n	800c29e <_svfiprintf_r+0x1d2>
 800c230:	4b21      	ldr	r3, [pc, #132]	@ (800c2b8 <_svfiprintf_r+0x1ec>)
 800c232:	bb1b      	cbnz	r3, 800c27c <_svfiprintf_r+0x1b0>
 800c234:	9b03      	ldr	r3, [sp, #12]
 800c236:	3307      	adds	r3, #7
 800c238:	f023 0307 	bic.w	r3, r3, #7
 800c23c:	3308      	adds	r3, #8
 800c23e:	9303      	str	r3, [sp, #12]
 800c240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c242:	4433      	add	r3, r6
 800c244:	9309      	str	r3, [sp, #36]	@ 0x24
 800c246:	e76a      	b.n	800c11e <_svfiprintf_r+0x52>
 800c248:	fb0c 3202 	mla	r2, ip, r2, r3
 800c24c:	460c      	mov	r4, r1
 800c24e:	2001      	movs	r0, #1
 800c250:	e7a8      	b.n	800c1a4 <_svfiprintf_r+0xd8>
 800c252:	2300      	movs	r3, #0
 800c254:	3401      	adds	r4, #1
 800c256:	9305      	str	r3, [sp, #20]
 800c258:	4619      	mov	r1, r3
 800c25a:	f04f 0c0a 	mov.w	ip, #10
 800c25e:	4620      	mov	r0, r4
 800c260:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c264:	3a30      	subs	r2, #48	@ 0x30
 800c266:	2a09      	cmp	r2, #9
 800c268:	d903      	bls.n	800c272 <_svfiprintf_r+0x1a6>
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d0c6      	beq.n	800c1fc <_svfiprintf_r+0x130>
 800c26e:	9105      	str	r1, [sp, #20]
 800c270:	e7c4      	b.n	800c1fc <_svfiprintf_r+0x130>
 800c272:	fb0c 2101 	mla	r1, ip, r1, r2
 800c276:	4604      	mov	r4, r0
 800c278:	2301      	movs	r3, #1
 800c27a:	e7f0      	b.n	800c25e <_svfiprintf_r+0x192>
 800c27c:	ab03      	add	r3, sp, #12
 800c27e:	9300      	str	r3, [sp, #0]
 800c280:	462a      	mov	r2, r5
 800c282:	4b0e      	ldr	r3, [pc, #56]	@ (800c2bc <_svfiprintf_r+0x1f0>)
 800c284:	a904      	add	r1, sp, #16
 800c286:	4638      	mov	r0, r7
 800c288:	f3af 8000 	nop.w
 800c28c:	1c42      	adds	r2, r0, #1
 800c28e:	4606      	mov	r6, r0
 800c290:	d1d6      	bne.n	800c240 <_svfiprintf_r+0x174>
 800c292:	89ab      	ldrh	r3, [r5, #12]
 800c294:	065b      	lsls	r3, r3, #25
 800c296:	f53f af2d 	bmi.w	800c0f4 <_svfiprintf_r+0x28>
 800c29a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c29c:	e72c      	b.n	800c0f8 <_svfiprintf_r+0x2c>
 800c29e:	ab03      	add	r3, sp, #12
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	462a      	mov	r2, r5
 800c2a4:	4b05      	ldr	r3, [pc, #20]	@ (800c2bc <_svfiprintf_r+0x1f0>)
 800c2a6:	a904      	add	r1, sp, #16
 800c2a8:	4638      	mov	r0, r7
 800c2aa:	f000 f879 	bl	800c3a0 <_printf_i>
 800c2ae:	e7ed      	b.n	800c28c <_svfiprintf_r+0x1c0>
 800c2b0:	0800c748 	.word	0x0800c748
 800c2b4:	0800c752 	.word	0x0800c752
 800c2b8:	00000000 	.word	0x00000000
 800c2bc:	0800c015 	.word	0x0800c015
 800c2c0:	0800c74e 	.word	0x0800c74e

0800c2c4 <_printf_common>:
 800c2c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2c8:	4616      	mov	r6, r2
 800c2ca:	4698      	mov	r8, r3
 800c2cc:	688a      	ldr	r2, [r1, #8]
 800c2ce:	690b      	ldr	r3, [r1, #16]
 800c2d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	bfb8      	it	lt
 800c2d8:	4613      	movlt	r3, r2
 800c2da:	6033      	str	r3, [r6, #0]
 800c2dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c2e0:	4607      	mov	r7, r0
 800c2e2:	460c      	mov	r4, r1
 800c2e4:	b10a      	cbz	r2, 800c2ea <_printf_common+0x26>
 800c2e6:	3301      	adds	r3, #1
 800c2e8:	6033      	str	r3, [r6, #0]
 800c2ea:	6823      	ldr	r3, [r4, #0]
 800c2ec:	0699      	lsls	r1, r3, #26
 800c2ee:	bf42      	ittt	mi
 800c2f0:	6833      	ldrmi	r3, [r6, #0]
 800c2f2:	3302      	addmi	r3, #2
 800c2f4:	6033      	strmi	r3, [r6, #0]
 800c2f6:	6825      	ldr	r5, [r4, #0]
 800c2f8:	f015 0506 	ands.w	r5, r5, #6
 800c2fc:	d106      	bne.n	800c30c <_printf_common+0x48>
 800c2fe:	f104 0a19 	add.w	sl, r4, #25
 800c302:	68e3      	ldr	r3, [r4, #12]
 800c304:	6832      	ldr	r2, [r6, #0]
 800c306:	1a9b      	subs	r3, r3, r2
 800c308:	42ab      	cmp	r3, r5
 800c30a:	dc26      	bgt.n	800c35a <_printf_common+0x96>
 800c30c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c310:	6822      	ldr	r2, [r4, #0]
 800c312:	3b00      	subs	r3, #0
 800c314:	bf18      	it	ne
 800c316:	2301      	movne	r3, #1
 800c318:	0692      	lsls	r2, r2, #26
 800c31a:	d42b      	bmi.n	800c374 <_printf_common+0xb0>
 800c31c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c320:	4641      	mov	r1, r8
 800c322:	4638      	mov	r0, r7
 800c324:	47c8      	blx	r9
 800c326:	3001      	adds	r0, #1
 800c328:	d01e      	beq.n	800c368 <_printf_common+0xa4>
 800c32a:	6823      	ldr	r3, [r4, #0]
 800c32c:	6922      	ldr	r2, [r4, #16]
 800c32e:	f003 0306 	and.w	r3, r3, #6
 800c332:	2b04      	cmp	r3, #4
 800c334:	bf02      	ittt	eq
 800c336:	68e5      	ldreq	r5, [r4, #12]
 800c338:	6833      	ldreq	r3, [r6, #0]
 800c33a:	1aed      	subeq	r5, r5, r3
 800c33c:	68a3      	ldr	r3, [r4, #8]
 800c33e:	bf0c      	ite	eq
 800c340:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c344:	2500      	movne	r5, #0
 800c346:	4293      	cmp	r3, r2
 800c348:	bfc4      	itt	gt
 800c34a:	1a9b      	subgt	r3, r3, r2
 800c34c:	18ed      	addgt	r5, r5, r3
 800c34e:	2600      	movs	r6, #0
 800c350:	341a      	adds	r4, #26
 800c352:	42b5      	cmp	r5, r6
 800c354:	d11a      	bne.n	800c38c <_printf_common+0xc8>
 800c356:	2000      	movs	r0, #0
 800c358:	e008      	b.n	800c36c <_printf_common+0xa8>
 800c35a:	2301      	movs	r3, #1
 800c35c:	4652      	mov	r2, sl
 800c35e:	4641      	mov	r1, r8
 800c360:	4638      	mov	r0, r7
 800c362:	47c8      	blx	r9
 800c364:	3001      	adds	r0, #1
 800c366:	d103      	bne.n	800c370 <_printf_common+0xac>
 800c368:	f04f 30ff 	mov.w	r0, #4294967295
 800c36c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c370:	3501      	adds	r5, #1
 800c372:	e7c6      	b.n	800c302 <_printf_common+0x3e>
 800c374:	18e1      	adds	r1, r4, r3
 800c376:	1c5a      	adds	r2, r3, #1
 800c378:	2030      	movs	r0, #48	@ 0x30
 800c37a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c37e:	4422      	add	r2, r4
 800c380:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c384:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c388:	3302      	adds	r3, #2
 800c38a:	e7c7      	b.n	800c31c <_printf_common+0x58>
 800c38c:	2301      	movs	r3, #1
 800c38e:	4622      	mov	r2, r4
 800c390:	4641      	mov	r1, r8
 800c392:	4638      	mov	r0, r7
 800c394:	47c8      	blx	r9
 800c396:	3001      	adds	r0, #1
 800c398:	d0e6      	beq.n	800c368 <_printf_common+0xa4>
 800c39a:	3601      	adds	r6, #1
 800c39c:	e7d9      	b.n	800c352 <_printf_common+0x8e>
	...

0800c3a0 <_printf_i>:
 800c3a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3a4:	7e0f      	ldrb	r7, [r1, #24]
 800c3a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c3a8:	2f78      	cmp	r7, #120	@ 0x78
 800c3aa:	4691      	mov	r9, r2
 800c3ac:	4680      	mov	r8, r0
 800c3ae:	460c      	mov	r4, r1
 800c3b0:	469a      	mov	sl, r3
 800c3b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c3b6:	d807      	bhi.n	800c3c8 <_printf_i+0x28>
 800c3b8:	2f62      	cmp	r7, #98	@ 0x62
 800c3ba:	d80a      	bhi.n	800c3d2 <_printf_i+0x32>
 800c3bc:	2f00      	cmp	r7, #0
 800c3be:	f000 80d2 	beq.w	800c566 <_printf_i+0x1c6>
 800c3c2:	2f58      	cmp	r7, #88	@ 0x58
 800c3c4:	f000 80b9 	beq.w	800c53a <_printf_i+0x19a>
 800c3c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c3d0:	e03a      	b.n	800c448 <_printf_i+0xa8>
 800c3d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c3d6:	2b15      	cmp	r3, #21
 800c3d8:	d8f6      	bhi.n	800c3c8 <_printf_i+0x28>
 800c3da:	a101      	add	r1, pc, #4	@ (adr r1, 800c3e0 <_printf_i+0x40>)
 800c3dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3e0:	0800c439 	.word	0x0800c439
 800c3e4:	0800c44d 	.word	0x0800c44d
 800c3e8:	0800c3c9 	.word	0x0800c3c9
 800c3ec:	0800c3c9 	.word	0x0800c3c9
 800c3f0:	0800c3c9 	.word	0x0800c3c9
 800c3f4:	0800c3c9 	.word	0x0800c3c9
 800c3f8:	0800c44d 	.word	0x0800c44d
 800c3fc:	0800c3c9 	.word	0x0800c3c9
 800c400:	0800c3c9 	.word	0x0800c3c9
 800c404:	0800c3c9 	.word	0x0800c3c9
 800c408:	0800c3c9 	.word	0x0800c3c9
 800c40c:	0800c54d 	.word	0x0800c54d
 800c410:	0800c477 	.word	0x0800c477
 800c414:	0800c507 	.word	0x0800c507
 800c418:	0800c3c9 	.word	0x0800c3c9
 800c41c:	0800c3c9 	.word	0x0800c3c9
 800c420:	0800c56f 	.word	0x0800c56f
 800c424:	0800c3c9 	.word	0x0800c3c9
 800c428:	0800c477 	.word	0x0800c477
 800c42c:	0800c3c9 	.word	0x0800c3c9
 800c430:	0800c3c9 	.word	0x0800c3c9
 800c434:	0800c50f 	.word	0x0800c50f
 800c438:	6833      	ldr	r3, [r6, #0]
 800c43a:	1d1a      	adds	r2, r3, #4
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	6032      	str	r2, [r6, #0]
 800c440:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c444:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c448:	2301      	movs	r3, #1
 800c44a:	e09d      	b.n	800c588 <_printf_i+0x1e8>
 800c44c:	6833      	ldr	r3, [r6, #0]
 800c44e:	6820      	ldr	r0, [r4, #0]
 800c450:	1d19      	adds	r1, r3, #4
 800c452:	6031      	str	r1, [r6, #0]
 800c454:	0606      	lsls	r6, r0, #24
 800c456:	d501      	bpl.n	800c45c <_printf_i+0xbc>
 800c458:	681d      	ldr	r5, [r3, #0]
 800c45a:	e003      	b.n	800c464 <_printf_i+0xc4>
 800c45c:	0645      	lsls	r5, r0, #25
 800c45e:	d5fb      	bpl.n	800c458 <_printf_i+0xb8>
 800c460:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c464:	2d00      	cmp	r5, #0
 800c466:	da03      	bge.n	800c470 <_printf_i+0xd0>
 800c468:	232d      	movs	r3, #45	@ 0x2d
 800c46a:	426d      	negs	r5, r5
 800c46c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c470:	4859      	ldr	r0, [pc, #356]	@ (800c5d8 <_printf_i+0x238>)
 800c472:	230a      	movs	r3, #10
 800c474:	e011      	b.n	800c49a <_printf_i+0xfa>
 800c476:	6821      	ldr	r1, [r4, #0]
 800c478:	6833      	ldr	r3, [r6, #0]
 800c47a:	0608      	lsls	r0, r1, #24
 800c47c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c480:	d402      	bmi.n	800c488 <_printf_i+0xe8>
 800c482:	0649      	lsls	r1, r1, #25
 800c484:	bf48      	it	mi
 800c486:	b2ad      	uxthmi	r5, r5
 800c488:	2f6f      	cmp	r7, #111	@ 0x6f
 800c48a:	4853      	ldr	r0, [pc, #332]	@ (800c5d8 <_printf_i+0x238>)
 800c48c:	6033      	str	r3, [r6, #0]
 800c48e:	bf14      	ite	ne
 800c490:	230a      	movne	r3, #10
 800c492:	2308      	moveq	r3, #8
 800c494:	2100      	movs	r1, #0
 800c496:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c49a:	6866      	ldr	r6, [r4, #4]
 800c49c:	60a6      	str	r6, [r4, #8]
 800c49e:	2e00      	cmp	r6, #0
 800c4a0:	bfa2      	ittt	ge
 800c4a2:	6821      	ldrge	r1, [r4, #0]
 800c4a4:	f021 0104 	bicge.w	r1, r1, #4
 800c4a8:	6021      	strge	r1, [r4, #0]
 800c4aa:	b90d      	cbnz	r5, 800c4b0 <_printf_i+0x110>
 800c4ac:	2e00      	cmp	r6, #0
 800c4ae:	d04b      	beq.n	800c548 <_printf_i+0x1a8>
 800c4b0:	4616      	mov	r6, r2
 800c4b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800c4b6:	fb03 5711 	mls	r7, r3, r1, r5
 800c4ba:	5dc7      	ldrb	r7, [r0, r7]
 800c4bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c4c0:	462f      	mov	r7, r5
 800c4c2:	42bb      	cmp	r3, r7
 800c4c4:	460d      	mov	r5, r1
 800c4c6:	d9f4      	bls.n	800c4b2 <_printf_i+0x112>
 800c4c8:	2b08      	cmp	r3, #8
 800c4ca:	d10b      	bne.n	800c4e4 <_printf_i+0x144>
 800c4cc:	6823      	ldr	r3, [r4, #0]
 800c4ce:	07df      	lsls	r7, r3, #31
 800c4d0:	d508      	bpl.n	800c4e4 <_printf_i+0x144>
 800c4d2:	6923      	ldr	r3, [r4, #16]
 800c4d4:	6861      	ldr	r1, [r4, #4]
 800c4d6:	4299      	cmp	r1, r3
 800c4d8:	bfde      	ittt	le
 800c4da:	2330      	movle	r3, #48	@ 0x30
 800c4dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c4e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c4e4:	1b92      	subs	r2, r2, r6
 800c4e6:	6122      	str	r2, [r4, #16]
 800c4e8:	f8cd a000 	str.w	sl, [sp]
 800c4ec:	464b      	mov	r3, r9
 800c4ee:	aa03      	add	r2, sp, #12
 800c4f0:	4621      	mov	r1, r4
 800c4f2:	4640      	mov	r0, r8
 800c4f4:	f7ff fee6 	bl	800c2c4 <_printf_common>
 800c4f8:	3001      	adds	r0, #1
 800c4fa:	d14a      	bne.n	800c592 <_printf_i+0x1f2>
 800c4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c500:	b004      	add	sp, #16
 800c502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c506:	6823      	ldr	r3, [r4, #0]
 800c508:	f043 0320 	orr.w	r3, r3, #32
 800c50c:	6023      	str	r3, [r4, #0]
 800c50e:	4833      	ldr	r0, [pc, #204]	@ (800c5dc <_printf_i+0x23c>)
 800c510:	2778      	movs	r7, #120	@ 0x78
 800c512:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c516:	6823      	ldr	r3, [r4, #0]
 800c518:	6831      	ldr	r1, [r6, #0]
 800c51a:	061f      	lsls	r7, r3, #24
 800c51c:	f851 5b04 	ldr.w	r5, [r1], #4
 800c520:	d402      	bmi.n	800c528 <_printf_i+0x188>
 800c522:	065f      	lsls	r7, r3, #25
 800c524:	bf48      	it	mi
 800c526:	b2ad      	uxthmi	r5, r5
 800c528:	6031      	str	r1, [r6, #0]
 800c52a:	07d9      	lsls	r1, r3, #31
 800c52c:	bf44      	itt	mi
 800c52e:	f043 0320 	orrmi.w	r3, r3, #32
 800c532:	6023      	strmi	r3, [r4, #0]
 800c534:	b11d      	cbz	r5, 800c53e <_printf_i+0x19e>
 800c536:	2310      	movs	r3, #16
 800c538:	e7ac      	b.n	800c494 <_printf_i+0xf4>
 800c53a:	4827      	ldr	r0, [pc, #156]	@ (800c5d8 <_printf_i+0x238>)
 800c53c:	e7e9      	b.n	800c512 <_printf_i+0x172>
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	f023 0320 	bic.w	r3, r3, #32
 800c544:	6023      	str	r3, [r4, #0]
 800c546:	e7f6      	b.n	800c536 <_printf_i+0x196>
 800c548:	4616      	mov	r6, r2
 800c54a:	e7bd      	b.n	800c4c8 <_printf_i+0x128>
 800c54c:	6833      	ldr	r3, [r6, #0]
 800c54e:	6825      	ldr	r5, [r4, #0]
 800c550:	6961      	ldr	r1, [r4, #20]
 800c552:	1d18      	adds	r0, r3, #4
 800c554:	6030      	str	r0, [r6, #0]
 800c556:	062e      	lsls	r6, r5, #24
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	d501      	bpl.n	800c560 <_printf_i+0x1c0>
 800c55c:	6019      	str	r1, [r3, #0]
 800c55e:	e002      	b.n	800c566 <_printf_i+0x1c6>
 800c560:	0668      	lsls	r0, r5, #25
 800c562:	d5fb      	bpl.n	800c55c <_printf_i+0x1bc>
 800c564:	8019      	strh	r1, [r3, #0]
 800c566:	2300      	movs	r3, #0
 800c568:	6123      	str	r3, [r4, #16]
 800c56a:	4616      	mov	r6, r2
 800c56c:	e7bc      	b.n	800c4e8 <_printf_i+0x148>
 800c56e:	6833      	ldr	r3, [r6, #0]
 800c570:	1d1a      	adds	r2, r3, #4
 800c572:	6032      	str	r2, [r6, #0]
 800c574:	681e      	ldr	r6, [r3, #0]
 800c576:	6862      	ldr	r2, [r4, #4]
 800c578:	2100      	movs	r1, #0
 800c57a:	4630      	mov	r0, r6
 800c57c:	f7f3 feb0 	bl	80002e0 <memchr>
 800c580:	b108      	cbz	r0, 800c586 <_printf_i+0x1e6>
 800c582:	1b80      	subs	r0, r0, r6
 800c584:	6060      	str	r0, [r4, #4]
 800c586:	6863      	ldr	r3, [r4, #4]
 800c588:	6123      	str	r3, [r4, #16]
 800c58a:	2300      	movs	r3, #0
 800c58c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c590:	e7aa      	b.n	800c4e8 <_printf_i+0x148>
 800c592:	6923      	ldr	r3, [r4, #16]
 800c594:	4632      	mov	r2, r6
 800c596:	4649      	mov	r1, r9
 800c598:	4640      	mov	r0, r8
 800c59a:	47d0      	blx	sl
 800c59c:	3001      	adds	r0, #1
 800c59e:	d0ad      	beq.n	800c4fc <_printf_i+0x15c>
 800c5a0:	6823      	ldr	r3, [r4, #0]
 800c5a2:	079b      	lsls	r3, r3, #30
 800c5a4:	d413      	bmi.n	800c5ce <_printf_i+0x22e>
 800c5a6:	68e0      	ldr	r0, [r4, #12]
 800c5a8:	9b03      	ldr	r3, [sp, #12]
 800c5aa:	4298      	cmp	r0, r3
 800c5ac:	bfb8      	it	lt
 800c5ae:	4618      	movlt	r0, r3
 800c5b0:	e7a6      	b.n	800c500 <_printf_i+0x160>
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	4632      	mov	r2, r6
 800c5b6:	4649      	mov	r1, r9
 800c5b8:	4640      	mov	r0, r8
 800c5ba:	47d0      	blx	sl
 800c5bc:	3001      	adds	r0, #1
 800c5be:	d09d      	beq.n	800c4fc <_printf_i+0x15c>
 800c5c0:	3501      	adds	r5, #1
 800c5c2:	68e3      	ldr	r3, [r4, #12]
 800c5c4:	9903      	ldr	r1, [sp, #12]
 800c5c6:	1a5b      	subs	r3, r3, r1
 800c5c8:	42ab      	cmp	r3, r5
 800c5ca:	dcf2      	bgt.n	800c5b2 <_printf_i+0x212>
 800c5cc:	e7eb      	b.n	800c5a6 <_printf_i+0x206>
 800c5ce:	2500      	movs	r5, #0
 800c5d0:	f104 0619 	add.w	r6, r4, #25
 800c5d4:	e7f5      	b.n	800c5c2 <_printf_i+0x222>
 800c5d6:	bf00      	nop
 800c5d8:	0800c759 	.word	0x0800c759
 800c5dc:	0800c76a 	.word	0x0800c76a

0800c5e0 <memmove>:
 800c5e0:	4288      	cmp	r0, r1
 800c5e2:	b510      	push	{r4, lr}
 800c5e4:	eb01 0402 	add.w	r4, r1, r2
 800c5e8:	d902      	bls.n	800c5f0 <memmove+0x10>
 800c5ea:	4284      	cmp	r4, r0
 800c5ec:	4623      	mov	r3, r4
 800c5ee:	d807      	bhi.n	800c600 <memmove+0x20>
 800c5f0:	1e43      	subs	r3, r0, #1
 800c5f2:	42a1      	cmp	r1, r4
 800c5f4:	d008      	beq.n	800c608 <memmove+0x28>
 800c5f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c5fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c5fe:	e7f8      	b.n	800c5f2 <memmove+0x12>
 800c600:	4402      	add	r2, r0
 800c602:	4601      	mov	r1, r0
 800c604:	428a      	cmp	r2, r1
 800c606:	d100      	bne.n	800c60a <memmove+0x2a>
 800c608:	bd10      	pop	{r4, pc}
 800c60a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c60e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c612:	e7f7      	b.n	800c604 <memmove+0x24>

0800c614 <_sbrk_r>:
 800c614:	b538      	push	{r3, r4, r5, lr}
 800c616:	4d06      	ldr	r5, [pc, #24]	@ (800c630 <_sbrk_r+0x1c>)
 800c618:	2300      	movs	r3, #0
 800c61a:	4604      	mov	r4, r0
 800c61c:	4608      	mov	r0, r1
 800c61e:	602b      	str	r3, [r5, #0]
 800c620:	f7f4 fd30 	bl	8001084 <_sbrk>
 800c624:	1c43      	adds	r3, r0, #1
 800c626:	d102      	bne.n	800c62e <_sbrk_r+0x1a>
 800c628:	682b      	ldr	r3, [r5, #0]
 800c62a:	b103      	cbz	r3, 800c62e <_sbrk_r+0x1a>
 800c62c:	6023      	str	r3, [r4, #0]
 800c62e:	bd38      	pop	{r3, r4, r5, pc}
 800c630:	24000814 	.word	0x24000814

0800c634 <_realloc_r>:
 800c634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c638:	4680      	mov	r8, r0
 800c63a:	4615      	mov	r5, r2
 800c63c:	460c      	mov	r4, r1
 800c63e:	b921      	cbnz	r1, 800c64a <_realloc_r+0x16>
 800c640:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c644:	4611      	mov	r1, r2
 800c646:	f7ff bc59 	b.w	800befc <_malloc_r>
 800c64a:	b92a      	cbnz	r2, 800c658 <_realloc_r+0x24>
 800c64c:	f7ff fbea 	bl	800be24 <_free_r>
 800c650:	2400      	movs	r4, #0
 800c652:	4620      	mov	r0, r4
 800c654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c658:	f000 f81a 	bl	800c690 <_malloc_usable_size_r>
 800c65c:	4285      	cmp	r5, r0
 800c65e:	4606      	mov	r6, r0
 800c660:	d802      	bhi.n	800c668 <_realloc_r+0x34>
 800c662:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c666:	d8f4      	bhi.n	800c652 <_realloc_r+0x1e>
 800c668:	4629      	mov	r1, r5
 800c66a:	4640      	mov	r0, r8
 800c66c:	f7ff fc46 	bl	800befc <_malloc_r>
 800c670:	4607      	mov	r7, r0
 800c672:	2800      	cmp	r0, #0
 800c674:	d0ec      	beq.n	800c650 <_realloc_r+0x1c>
 800c676:	42b5      	cmp	r5, r6
 800c678:	462a      	mov	r2, r5
 800c67a:	4621      	mov	r1, r4
 800c67c:	bf28      	it	cs
 800c67e:	4632      	movcs	r2, r6
 800c680:	f7ff fbc2 	bl	800be08 <memcpy>
 800c684:	4621      	mov	r1, r4
 800c686:	4640      	mov	r0, r8
 800c688:	f7ff fbcc 	bl	800be24 <_free_r>
 800c68c:	463c      	mov	r4, r7
 800c68e:	e7e0      	b.n	800c652 <_realloc_r+0x1e>

0800c690 <_malloc_usable_size_r>:
 800c690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c694:	1f18      	subs	r0, r3, #4
 800c696:	2b00      	cmp	r3, #0
 800c698:	bfbc      	itt	lt
 800c69a:	580b      	ldrlt	r3, [r1, r0]
 800c69c:	18c0      	addlt	r0, r0, r3
 800c69e:	4770      	bx	lr

0800c6a0 <_init>:
 800c6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6a2:	bf00      	nop
 800c6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6a6:	bc08      	pop	{r3}
 800c6a8:	469e      	mov	lr, r3
 800c6aa:	4770      	bx	lr

0800c6ac <_fini>:
 800c6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ae:	bf00      	nop
 800c6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6b2:	bc08      	pop	{r3}
 800c6b4:	469e      	mov	lr, r3
 800c6b6:	4770      	bx	lr
