<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/Users/benja/3D Objects/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/Users/benja/3D Objects/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2.2.0.97.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri May  7 21:30:37 2021


Command Line:  C:\Users\benja\3D Objects\ispfpga\bin\nt64\synthesis.exe -f aes_bench_impl_1_lattice.synproj -gui -msgset C:/Users/benja/es4/final_local/aes_bench/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = test_bench.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = aes_bench_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/Users/benja/3D Objects/ispfpga/ice40tp/data (searchpath added)
-path C:/Users/benja/es4/final_local/aes_bench (searchpath added)
-path C:/Users/benja/es4/final_local/aes_bench/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/Users/benja/3D Objects/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/Users/benja/3D Objects/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_local/aes_bench/source/impl_1/r_sbox_rom.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_local/aes_bench/source/impl_1/row_shift.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd
VHDL library = work
VHDL design file = C:/Users/benja/es4/final_local/aes_bench/source/impl_1/r_row_shift.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_addsub.v(40): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_add.v(50): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_counter.v(39): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_fifo.v(44): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_mac.v(52): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_mult.v(51): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_rom.v(45): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_sub.v(50): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/users/benja/3d objects/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/users/benja/3d objects/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/users/benja/3d objects/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/3d objects/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: c:/users/benja/3d objects/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd

INFO - synthesis: c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd(5): analyzing entity test_bench. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd(11): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd

INFO - synthesis: c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd(5): analyzing entity encrypt. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd(12): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd

INFO - synthesis: c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd(5): analyzing entity sbox. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_sbox_rom.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_sbox_rom.vhd

INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_sbox_rom.vhd(5): analyzing entity r_sbox. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_sbox_rom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/row_shift.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/row_shift.vhd

INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/row_shift.vhd(5): analyzing entity row_shift. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/row_shift.vhd(12): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd

INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd(5): analyzing entity nine_rounds. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd(13): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_row_shift.vhd. VHDL-1481
Analyzing VHDL file c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_row_shift.vhd

INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_row_shift.vhd(5): analyzing entity r_row_shift. VHDL-1012
INFO - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/r_row_shift.vhd(12): analyzing architecture synth. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "C:/Users/benja/es4/final_local/aes_bench/impl_1". VHDL-1504
Top module language type = VHDL.
unit test_bench is not yet analyzed. VHDL-1485
Top module name (VHDL, mixed language): test_bench
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Initial value found on net cipher[119] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[118] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[117] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[116] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[115] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[114] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[113] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cipher[112] will be ignored due to unrecognized driver type



WARNING - synthesis: c:/users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd(77): Register \enc/nr/counter_i0 is stuck at Zero. VDB-5013
Combinational loop found : 1

	Net encr_c_112 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_16_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_16/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_16_i127 

Combinational loop found : 2

	Net \enc/nr/curr_byte[7] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_129_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_129/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_129_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_129/n63 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_129_i63 

	Net \enc/nr/curr_0_127__N_1_7__I_0_129/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_129_i31 

	Net \enc/nr/curr_0_127__N_1_7__I_0_129/n15 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_129_i15 

	Net \enc/nr/curr_byte_7__N_1226[7] 

	Instance \enc/nr/curr_byte_7__I_0_2_i8 

Combinational loop found : 3

	Net \enc/nr/curr_byte[6] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_130_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_130/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_130_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_130/n63 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_130_i63 

	Net \enc/nr/curr_0_127__N_1_7__I_0_130/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_130_i31 

	Net \enc/nr/curr_byte_7__N_1226[6] 

	Instance \enc/nr/curr_byte_7__I_0_2_i7 

Combinational loop found : 4

	Net \enc/nr/curr_byte[5] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_131_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_131/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_131_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_131/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_131_i31 

	Net \enc/nr/curr_byte_7__N_1226[5] 

	Instance \enc/nr/curr_byte_7__I_0_2_i6 

Combinational loop found : 5

	Net \enc/nr/curr_byte[4] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_132_i255 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n127 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_132/n63 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_132_i63 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n63 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i63 

	Net \enc/nr/curr_0_127__N_1_7__I_0_132/n15 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_132_i15 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n31 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i31 

	Net \enc/nr/curr_0_127__N_1_7__I_0_132/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_132_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_132/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_132_i31 

	Net \enc/nr/curr_byte_7__N_1226[4] 

	Instance \enc/nr/curr_byte_7__I_0_2_i5 

Combinational loop found : 6

	Net \enc/nr/curr_byte[3] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_133_i255 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n63 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i63 

	Net \enc/nr/curr_0_127__N_1_7__I_0_133/n63 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_133_i63 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n31 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i31 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n15 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i15 

	Net \enc/nr/curr_0_127__N_1_7__I_0_133/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_133_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_133/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_133_i31 

	Net \enc/nr/curr_byte_7__N_1226[3] 

	Instance \enc/nr/curr_byte_7__I_0_2_i4 

Combinational loop found : 7

	Net \enc/nr/curr_byte[2] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_134_i255 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n31 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i31 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n15 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i15 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n7 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i7 

	Net \enc/nr/curr_0_127__N_1_7__I_0_134/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_134_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_134/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_134_i31 

	Net \enc/nr/curr_byte_7__N_1226[2] 

	Instance \enc/nr/curr_byte_7__I_0_2_i3 

Combinational loop found : 8

	Net \enc/nr/curr_byte[1] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_135_i255 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n127 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_135/n63 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_135_i63 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n63 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i63 

	Net \enc/nr/curr_0_127__N_1_7__I_0_135/n15 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_135_i15 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n31 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i31 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n15 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i15 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n7 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i7 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n3 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i3 

	Net \enc/nr/curr_0_127__N_1_7__I_0_135/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_135_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0_135/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_135_i31 

	Net \enc/nr/curr_byte_7__N_1226[1] 

	Instance \enc/nr/curr_byte_7__I_0_2_i2 

Combinational loop found : 9

	Net \enc/nr/curr_byte[0] 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_i255 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n63 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i63 

	Net \enc/nr/curr_0_127__N_1_7__I_0/n63 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_i63 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n31 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i31 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n15 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i15 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n7 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i7 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n3 

	Instance \enc/nr/sbx/addr_7__I_0_Mux_0_i3 

	Net \enc/nr/sbx/addr_7__I_0_Mux_0/n1 

	Instance i2560 

	Net \enc/nr/curr_0_127__N_1_7__I_0/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_i127 

	Net \enc/nr/curr_0_127__N_1_7__I_0/n31 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_i31 

	Net \enc/nr/curr_byte_7__N_1226[0] 

	Instance \enc/nr/curr_byte_7__I_0_2_i1 

Combinational loop found : 10

	Net encr_c_113 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_15_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_15/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_15_i127 

Combinational loop found : 11

	Net encr_c_114 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_14_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_14/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_14_i127 

Combinational loop found : 12

	Net encr_c_115 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_13_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_13/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_13_i127 

Combinational loop found : 13

	Net encr_c_116 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_12_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_12/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_12_i127 

Combinational loop found : 14

	Net encr_c_117 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_11_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_11/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_11_i127 

Combinational loop found : 15

	Net encr_c_118 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_10_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_10/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_10_i127 

Combinational loop found : 16

	Net encr_c_119 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_9_i255 

	Net \enc/nr/curr_0_127__N_1_7__I_0_9/n127 

	Instance \enc/nr/curr_0_127__N_1_7__I_0_9_i127 



<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (test_bench)######################
Number of register bits => 5 of 5280 (0 % )
CCU2 => 3
FD1P3XZ => 5
HSOSC_CORE => 1
LUT4 => 257
OB => 8
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 0


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : enc/nr/curr_byte[2], loads : 140
  Net : enc/nr/curr_byte[1], loads : 140
  Net : enc/nr/curr_byte[0], loads : 139
  Net : enc/nr/curr_byte[3], loads : 121
  Net : enc/nr/curr_byte[4], loads : 55
  Net : enc/nr/curr_byte[5], loads : 44
  Net : enc/nr/curr_byte[6], loads : 20
  Net : enc/nr/curr_byte[7], loads : 13
  Net : enc/nr/curr_0_127__N_1[7], loads : 10
  Net : enc/nr/n5520, loads : 8
################### End Clock Report ##################

Peak Memory Usage: 121 MB

--------------------------------------------------------------
Total CPU Time: 19 secs 
Total REAL Time: 27 secs 
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

