{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604252537092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604252537093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 00:42:16 2020 " "Processing started: Mon Nov 02 00:42:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604252537093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604252537093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stack -c Stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stack -c Stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604252537093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604252539104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_NBIT " "Found entity 1: Counter_NBIT" {  } { { "Counter_NBIT.v" "" { Text "D:/HDL/Stack/Counter_NBIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "D:/HDL/Stack/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_1BIT " "Found entity 1: Mux21_1BIT" {  } { { "Mux21_1BIT.v" "" { Text "D:/HDL/Stack/Mux21_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcell.v 2 2 " "Found 2 design units, including 2 entities, in source file mcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCell_1BIT " "Found entity 1: MCell_1BIT" {  } { { "MCell.v" "" { Text "D:/HDL/Stack/MCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539191 ""} { "Info" "ISGN_ENTITY_NAME" "2 MCell " "Found entity 2: MCell" {  } { { "MCell.v" "" { Text "D:/HDL/Stack/MCell.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "has.v 1 1 " "Found 1 design units, including 1 entities, in source file has.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "HAS.v" "" { Text "D:/HDL/Stack/HAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 4 4 " "Found 4 design units, including 4 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539203 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder4to16 " "Found entity 2: Decoder4to16" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539203 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder8to256 " "Found entity 3: Decoder8to256" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539203 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder10to1024 " "Found entity 4: Decoder10to1024" {  } { { "Decoder.v" "" { Text "D:/HDL/Stack/Decoder.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_1BIT " "Found entity 1: Counter_1BIT" {  } { { "Counter_1BIT.v" "" { Text "D:/HDL/Stack/Counter_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "D:/HDL/Stack/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b D_FlipFlip.v(5) " "Verilog HDL Declaration information at D_FlipFlip.v(5): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604252539218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflip.v 5 5 " "Found 5 design units, including 5 entities, in source file d_flipflip.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539219 ""} { "Info" "ISGN_ENTITY_NAME" "2 SetLatch " "Found entity 2: SetLatch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539219 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetLatch " "Found entity 3: ResetLatch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539219 ""} { "Info" "ISGN_ENTITY_NAME" "4 OutputLatch " "Found entity 4: OutputLatch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539219 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_Latch " "Found entity 5: D_Latch" {  } { { "D_FlipFlip.v" "" { Text "D:/HDL/Stack/D_FlipFlip.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604252539219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604252539219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stack " "Elaborating entity \"Stack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604252539286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_NBIT Counter_NBIT:Top " "Elaborating entity \"Counter_NBIT\" for hierarchy \"Counter_NBIT:Top\"" {  } { { "Stack.v" "Top" { Text "D:/HDL/Stack/Stack.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_1BIT Counter_NBIT:Top\|Counter_1BIT:counter\[0\] " "Elaborating entity \"Counter_1BIT\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\"" {  } { { "Counter_NBIT.v" "counter\[0\]" { Text "D:/HDL/Stack/Counter_NBIT.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|HAS:h " "Elaborating entity \"HAS\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|HAS:h\"" {  } { { "Counter_1BIT.v" "h" { Text "D:/HDL/Stack/Counter_1BIT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_1BIT Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|Mux21_1BIT:m " "Elaborating entity \"Mux21_1BIT\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|Mux21_1BIT:m\"" {  } { { "Counter_1BIT.v" "m" { Text "D:/HDL/Stack/Counter_1BIT.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FlipFlop Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff " "Elaborating entity \"D_FlipFlop\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\"" {  } { { "Counter_1BIT.v" "dff" { Text "D:/HDL/Stack/Counter_1BIT.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetLatch Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|SetLatch:a " "Elaborating entity \"SetLatch\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|SetLatch:a\"" {  } { { "D_FlipFlip.v" "a" { Text "D:/HDL/Stack/D_FlipFlip.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetLatch Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|ResetLatch:b " "Elaborating entity \"ResetLatch\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|ResetLatch:b\"" {  } { { "D_FlipFlip.v" "b" { Text "D:/HDL/Stack/D_FlipFlip.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputLatch Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|OutputLatch:c " "Elaborating entity \"OutputLatch\" for hierarchy \"Counter_NBIT:Top\|Counter_1BIT:counter\[0\]\|D_FlipFlop:dff\|OutputLatch:c\"" {  } { { "D_FlipFlip.v" "c" { Text "D:/HDL/Stack/D_FlipFlip.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:aaa " "Elaborating entity \"Ram\" for hierarchy \"Ram:aaa\"" {  } { { "Stack.v" "aaa" { Text "D:/HDL/Stack/Stack.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder10to1024 Ram:aaa\|Decoder10to1024:decoder0 " "Elaborating entity \"Decoder10to1024\" for hierarchy \"Ram:aaa\|Decoder10to1024:decoder0\"" {  } { { "Ram.v" "decoder0" { Text "D:/HDL/Stack/Ram.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604252539546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Ram:aaa\|Decoder10to1024:decoder0\|Decoder2to4:decode0 " "Elaborating entity \"Decoder2to4\" for