

================================================================
== Vivado HLS Report for 'memcpy_omatrix_out_b'
================================================================
* Date:           Thu May 17 17:49:44 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Izigzagmatrix
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   40|   40|   40|   40|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.omatrix.out_buf.gep  |   33|   33|         3|          1|          1|    32|    yes   |
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     141|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      65|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     143|    -|
|Register         |        -|      -|     121|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     121|     349|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |IZigzagMatrix_f2rcud_U58  |IZigzagMatrix_f2rcud  |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_i_i_i_i_s_fu_381_p2  |     +    |      0|  0|  15|           6|           1|
    |sum_i_i_fu_359_p2                |     +    |      0|  0|  70|          63|          63|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   9|           1|           1|
    |ap_block_state5_io               |    and   |      0|  0|   9|           1|           1|
    |exitcond_i_i_i_i_i_fu_375_p2     |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                  |    or    |      0|  0|   9|           1|           1|
    |ap_enable_pp0                    |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   9|           2|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 141|          81|          77|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  44|          9|    1|          9|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_omatrix_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_omatrix_WREADY   |   9|          2|    1|          2|
    |i_0_i_i_c_blk_n                       |   9|          2|    1|          2|
    |indvar_i_i_i_i_i_reg_332              |   9|          2|    6|         12|
    |omatrix_blk_n_AW                      |   9|          2|    1|          2|
    |omatrix_blk_n_B                       |   9|          2|    1|          2|
    |omatrix_blk_n_W                       |   9|          2|    1|          2|
    |omatrix_offset_blk_n                  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 143|         31|   17|         41|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   8|   0|    8|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_omatrix_AWREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_omatrix_WREADY          |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_464  |   1|   0|    1|          0|
    |exitcond_i_i_i_i_i_reg_464                   |   1|   0|    1|          0|
    |indvar_i_i_i_i_i_reg_332                     |   6|   0|    6|          0|
    |omatrix_addr_reg_458                         |  63|   0|   64|          1|
    |tmp_i_i_reg_558                              |  32|   0|   32|          0|
    |tmp_reg_473                                  |   4|   0|    4|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 121|   0|  122|          1|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|ap_start                |  in |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|ap_done                 | out |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|ap_ready                | out |    1| ap_ctrl_hs | memcpy.omatrix.out_b | return value |
|m_axi_omatrix_AWVALID   | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWREADY   |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWADDR    | out |   64|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWID      | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWLEN     | out |   32|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWSIZE    | out |    3|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWBURST   | out |    2|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWLOCK    | out |    2|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWCACHE   | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWPROT    | out |    3|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWQOS     | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWREGION  | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_AWUSER    | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WVALID    | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WREADY    |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WDATA     | out |   32|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WSTRB     | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WLAST     | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WID       | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_WUSER     | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARVALID   | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARREADY   |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARADDR    | out |   64|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARID      | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARLEN     | out |   32|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARSIZE    | out |    3|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARBURST   | out |    2|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARLOCK    | out |    2|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARCACHE   | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARPROT    | out |    3|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARQOS     | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARREGION  | out |    4|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_ARUSER    | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RVALID    |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RREADY    | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RDATA     |  in |   32|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RLAST     |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RID       |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RUSER     |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_RRESP     |  in |    2|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_BVALID    |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_BREADY    | out |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_BRESP     |  in |    2|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_BID       |  in |    1|    m_axi   |        omatrix       |    pointer   |
|m_axi_omatrix_BUSER     |  in |    1|    m_axi   |        omatrix       |    pointer   |
|omatrix_offset_dout     |  in |   62|   ap_fifo  |    omatrix_offset    |    pointer   |
|omatrix_offset_empty_n  |  in |    1|   ap_fifo  |    omatrix_offset    |    pointer   |
|omatrix_offset_read     | out |    1|   ap_fifo  |    omatrix_offset    |    pointer   |
|i_0_i_i_c_dout          |  in |    1|   ap_fifo  |       i_0_i_i_c      |    pointer   |
|i_0_i_i_c_empty_n       |  in |    1|   ap_fifo  |       i_0_i_i_c      |    pointer   |
|i_0_i_i_c_read          | out |    1|   ap_fifo  |       i_0_i_i_c      |    pointer   |
|out_buf_0_address0      | out |    1|  ap_memory |       out_buf_0      |     array    |
|out_buf_0_ce0           | out |    1|  ap_memory |       out_buf_0      |     array    |
|out_buf_0_q0            |  in |   32|  ap_memory |       out_buf_0      |     array    |
|out_buf_1_address0      | out |    1|  ap_memory |       out_buf_1      |     array    |
|out_buf_1_ce0           | out |    1|  ap_memory |       out_buf_1      |     array    |
|out_buf_1_q0            |  in |   32|  ap_memory |       out_buf_1      |     array    |
|out_buf_2_address0      | out |    1|  ap_memory |       out_buf_2      |     array    |
|out_buf_2_ce0           | out |    1|  ap_memory |       out_buf_2      |     array    |
|out_buf_2_q0            |  in |   32|  ap_memory |       out_buf_2      |     array    |
|out_buf_3_address0      | out |    1|  ap_memory |       out_buf_3      |     array    |
|out_buf_3_ce0           | out |    1|  ap_memory |       out_buf_3      |     array    |
|out_buf_3_q0            |  in |   32|  ap_memory |       out_buf_3      |     array    |
|out_buf_4_address0      | out |    1|  ap_memory |       out_buf_4      |     array    |
|out_buf_4_ce0           | out |    1|  ap_memory |       out_buf_4      |     array    |
|out_buf_4_q0            |  in |   32|  ap_memory |       out_buf_4      |     array    |
|out_buf_5_address0      | out |    1|  ap_memory |       out_buf_5      |     array    |
|out_buf_5_ce0           | out |    1|  ap_memory |       out_buf_5      |     array    |
|out_buf_5_q0            |  in |   32|  ap_memory |       out_buf_5      |     array    |
|out_buf_6_address0      | out |    1|  ap_memory |       out_buf_6      |     array    |
|out_buf_6_ce0           | out |    1|  ap_memory |       out_buf_6      |     array    |
|out_buf_6_q0            |  in |   32|  ap_memory |       out_buf_6      |     array    |
|out_buf_7_address0      | out |    1|  ap_memory |       out_buf_7      |     array    |
|out_buf_7_ce0           | out |    1|  ap_memory |       out_buf_7      |     array    |
|out_buf_7_q0            |  in |   32|  ap_memory |       out_buf_7      |     array    |
|out_buf_8_address0      | out |    1|  ap_memory |       out_buf_8      |     array    |
|out_buf_8_ce0           | out |    1|  ap_memory |       out_buf_8      |     array    |
|out_buf_8_q0            |  in |   32|  ap_memory |       out_buf_8      |     array    |
|out_buf_9_address0      | out |    1|  ap_memory |       out_buf_9      |     array    |
|out_buf_9_ce0           | out |    1|  ap_memory |       out_buf_9      |     array    |
|out_buf_9_q0            |  in |   32|  ap_memory |       out_buf_9      |     array    |
|out_buf_10_address0     | out |    1|  ap_memory |      out_buf_10      |     array    |
|out_buf_10_ce0          | out |    1|  ap_memory |      out_buf_10      |     array    |
|out_buf_10_q0           |  in |   32|  ap_memory |      out_buf_10      |     array    |
|out_buf_11_address0     | out |    1|  ap_memory |      out_buf_11      |     array    |
|out_buf_11_ce0          | out |    1|  ap_memory |      out_buf_11      |     array    |
|out_buf_11_q0           |  in |   32|  ap_memory |      out_buf_11      |     array    |
|out_buf_12_address0     | out |    1|  ap_memory |      out_buf_12      |     array    |
|out_buf_12_ce0          | out |    1|  ap_memory |      out_buf_12      |     array    |
|out_buf_12_q0           |  in |   32|  ap_memory |      out_buf_12      |     array    |
|out_buf_13_address0     | out |    1|  ap_memory |      out_buf_13      |     array    |
|out_buf_13_ce0          | out |    1|  ap_memory |      out_buf_13      |     array    |
|out_buf_13_q0           |  in |   32|  ap_memory |      out_buf_13      |     array    |
|out_buf_14_address0     | out |    1|  ap_memory |      out_buf_14      |     array    |
|out_buf_14_ce0          | out |    1|  ap_memory |      out_buf_14      |     array    |
|out_buf_14_q0           |  in |   32|  ap_memory |      out_buf_14      |     array    |
|out_buf_15_address0     | out |    1|  ap_memory |      out_buf_15      |     array    |
|out_buf_15_ce0          | out |    1|  ap_memory |      out_buf_15      |     array    |
|out_buf_15_q0           |  in |   32|  ap_memory |      out_buf_15      |     array    |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_i_i_i_i_i)
	4  / (!exitcond_i_i_i_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

 <State 1> : 2.40ns
ST_1 : Operation 11 [1/1] (1.31ns)   --->   "%omatrix_offset_read = call i62 @_ssdm_op_Read.ap_fifo.i62P(i62* %omatrix_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.31ns)   --->   "%i_0_i_i_c_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %i_0_i_i_c)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%offset_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %i_0_i_i_c_read, i5 0)" [../src/decode.c:114]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i_i_cast_i_i = zext i6 %offset_i_i_i to i63" [../src/decode.c:114]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%omatrix_offset_cast1 = zext i62 %omatrix_offset_read to i63"
ST_1 : Operation 16 [1/1] (1.08ns)   --->   "%sum_i_i = add i63 %omatrix_offset_cast1, %tmp_i_i_cast_i_i" [../src/decode.c:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_cast_i_i = zext i63 %sum_i_i to i64" [../src/decode.c:114]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%omatrix_addr = getelementptr i32* %omatrix, i64 %sum_cast_i_i" [../src/decode.c:114]

 <State 2> : 2.62ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %omatrix, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 64, [8 x i8]* @p_str412, [6 x i8]* @p_str311, [1 x i8]* @p_str19, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i62* %omatrix_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %omatrix, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 64, [8 x i8]* @p_str412, [6 x i8]* @p_str311, [1 x i8]* @p_str19, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 24 [1/1] (2.62ns)   --->   "%omatrix_addr_i_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %omatrix_addr, i32 32)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "br label %burst.wr.header.i.i.i.i.i"

 <State 3> : 1.21ns
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_i_i_i_i_i = phi i6 [ 0, %entry ], [ %indvar_next_i_i_i_i_s, %burst.wr.body.i.i.i.i.i ]"
ST_3 : Operation 27 [1/1] (0.78ns)   --->   "%exitcond_i_i_i_i_i = icmp eq i6 %indvar_i_i_i_i_i, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.78ns)   --->   "%indvar_next_i_i_i_i_s = add i6 %indvar_i_i_i_i_i, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i, label %.exit, label %burst.wr.body.i.i.i.i.i"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%newIndex4_i_i_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %indvar_i_i_i_i_i, i32 4, i32 5)"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%newIndex5_i_i_i_i = zext i2 %newIndex4_i_i_i_i to i64"
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %indvar_i_i_i_i_i to i4"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr [2 x i32]* %out_buf_0, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 34 [2/2] (0.67ns)   --->   "%out_buf_0_load = load i32* %out_buf_0_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr [2 x i32]* %out_buf_1, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 36 [2/2] (0.67ns)   --->   "%out_buf_1_load = load i32* %out_buf_1_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr [2 x i32]* %out_buf_2, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 38 [2/2] (0.67ns)   --->   "%out_buf_2_load = load i32* %out_buf_2_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr [2 x i32]* %out_buf_3, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 40 [2/2] (0.67ns)   --->   "%out_buf_3_load = load i32* %out_buf_3_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr [2 x i32]* %out_buf_4, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 42 [2/2] (0.67ns)   --->   "%out_buf_4_load = load i32* %out_buf_4_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%out_buf_5_addr = getelementptr [2 x i32]* %out_buf_5, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 44 [2/2] (0.67ns)   --->   "%out_buf_5_load = load i32* %out_buf_5_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_buf_6_addr = getelementptr [2 x i32]* %out_buf_6, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 46 [2/2] (0.67ns)   --->   "%out_buf_6_load = load i32* %out_buf_6_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%out_buf_7_addr = getelementptr [2 x i32]* %out_buf_7, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 48 [2/2] (0.67ns)   --->   "%out_buf_7_load = load i32* %out_buf_7_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%out_buf_8_addr = getelementptr [2 x i32]* %out_buf_8, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 50 [2/2] (0.67ns)   --->   "%out_buf_8_load = load i32* %out_buf_8_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%out_buf_9_addr = getelementptr [2 x i32]* %out_buf_9, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 52 [2/2] (0.67ns)   --->   "%out_buf_9_load = load i32* %out_buf_9_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%out_buf_10_addr = getelementptr [2 x i32]* %out_buf_10, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 54 [2/2] (0.67ns)   --->   "%out_buf_10_load = load i32* %out_buf_10_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%out_buf_11_addr = getelementptr [2 x i32]* %out_buf_11, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 56 [2/2] (0.67ns)   --->   "%out_buf_11_load = load i32* %out_buf_11_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%out_buf_12_addr = getelementptr [2 x i32]* %out_buf_12, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 58 [2/2] (0.67ns)   --->   "%out_buf_12_load = load i32* %out_buf_12_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%out_buf_13_addr = getelementptr [2 x i32]* %out_buf_13, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 60 [2/2] (0.67ns)   --->   "%out_buf_13_load = load i32* %out_buf_13_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%out_buf_14_addr = getelementptr [2 x i32]* %out_buf_14, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 62 [2/2] (0.67ns)   --->   "%out_buf_14_load = load i32* %out_buf_14_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%out_buf_15_addr = getelementptr [2 x i32]* %out_buf_15, i64 0, i64 %newIndex5_i_i_i_i"
ST_3 : Operation 64 [2/2] (0.67ns)   --->   "%out_buf_15_load = load i32* %out_buf_15_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 4> : 1.17ns
ST_4 : Operation 65 [1/2] (0.67ns)   --->   "%out_buf_0_load = load i32* %out_buf_0_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 66 [1/2] (0.67ns)   --->   "%out_buf_1_load = load i32* %out_buf_1_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 67 [1/2] (0.67ns)   --->   "%out_buf_2_load = load i32* %out_buf_2_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 68 [1/2] (0.67ns)   --->   "%out_buf_3_load = load i32* %out_buf_3_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 69 [1/2] (0.67ns)   --->   "%out_buf_4_load = load i32* %out_buf_4_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 70 [1/2] (0.67ns)   --->   "%out_buf_5_load = load i32* %out_buf_5_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 71 [1/2] (0.67ns)   --->   "%out_buf_6_load = load i32* %out_buf_6_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 72 [1/2] (0.67ns)   --->   "%out_buf_7_load = load i32* %out_buf_7_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 73 [1/2] (0.67ns)   --->   "%out_buf_8_load = load i32* %out_buf_8_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 74 [1/2] (0.67ns)   --->   "%out_buf_9_load = load i32* %out_buf_9_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 75 [1/2] (0.67ns)   --->   "%out_buf_10_load = load i32* %out_buf_10_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 76 [1/2] (0.67ns)   --->   "%out_buf_11_load = load i32* %out_buf_11_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 77 [1/2] (0.67ns)   --->   "%out_buf_12_load = load i32* %out_buf_12_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 78 [1/2] (0.67ns)   --->   "%out_buf_13_load = load i32* %out_buf_13_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 79 [1/2] (0.67ns)   --->   "%out_buf_14_load = load i32* %out_buf_14_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 80 [1/2] (0.67ns)   --->   "%out_buf_15_load = load i32* %out_buf_15_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 81 [1/1] (0.48ns)   --->   "%tmp_i_i = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %out_buf_0_load, i32 %out_buf_1_load, i32 %out_buf_2_load, i32 %out_buf_3_load, i32 %out_buf_4_load, i32 %out_buf_5_load, i32 %out_buf_6_load, i32 %out_buf_7_load, i32 %out_buf_8_load, i32 %out_buf_9_load, i32 %out_buf_10_load, i32 %out_buf_11_load, i32 %out_buf_12_load, i32 %out_buf_13_load, i32 %out_buf_14_load, i32 %out_buf_15_load, i4 %tmp)"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.62ns
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%burstwrite_rbegin_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_omatrix_OC) nounwind"
ST_5 : Operation 86 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %omatrix_addr, i32 %tmp_i_i, i4 -1)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%burstwrite_rend_i_i_s = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin_i_s) nounwind"
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %burst.wr.header.i.i.i.i.i"

 <State 6> : 2.62ns
ST_6 : Operation 89 [5/5] (2.62ns)   --->   "%omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 2.62ns
ST_7 : Operation 90 [4/5] (2.62ns)   --->   "%omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 2.62ns
ST_8 : Operation 91 [3/5] (2.62ns)   --->   "%omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 2.62ns
ST_9 : Operation 92 [2/5] (2.62ns)   --->   "%omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 2.62ns
ST_10 : Operation 93 [1/5] (2.62ns)   --->   "%omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)" [../src/decode.c:139]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ omatrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ omatrix_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ i_0_i_i_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
omatrix_offset_read   (read             ) [ 00000000000]
i_0_i_i_c_read        (read             ) [ 00000000000]
offset_i_i_i          (bitconcatenate   ) [ 00000000000]
tmp_i_i_cast_i_i      (zext             ) [ 00000000000]
omatrix_offset_cast1  (zext             ) [ 00000000000]
sum_i_i               (add              ) [ 00000000000]
sum_cast_i_i          (zext             ) [ 00000000000]
omatrix_addr          (getelementptr    ) [ 00111111111]
StgValue_19           (specinterface    ) [ 00000000000]
StgValue_20           (specinterface    ) [ 00000000000]
StgValue_21           (specinterface    ) [ 00000000000]
StgValue_22           (specinterface    ) [ 00000000000]
StgValue_23           (specinterface    ) [ 00000000000]
omatrix_addr_i_i_wr_s (writereq         ) [ 00000000000]
StgValue_25           (br               ) [ 00111100000]
indvar_i_i_i_i_i      (phi              ) [ 00010000000]
exitcond_i_i_i_i_i    (icmp             ) [ 00011100000]
indvar_next_i_i_i_i_s (add              ) [ 00111100000]
StgValue_29           (br               ) [ 00000000000]
newIndex4_i_i_i_i     (partselect       ) [ 00000000000]
newIndex5_i_i_i_i     (zext             ) [ 00000000000]
tmp                   (trunc            ) [ 00011000000]
out_buf_0_addr        (getelementptr    ) [ 00011000000]
out_buf_1_addr        (getelementptr    ) [ 00011000000]
out_buf_2_addr        (getelementptr    ) [ 00011000000]
out_buf_3_addr        (getelementptr    ) [ 00011000000]
out_buf_4_addr        (getelementptr    ) [ 00011000000]
out_buf_5_addr        (getelementptr    ) [ 00011000000]
out_buf_6_addr        (getelementptr    ) [ 00011000000]
out_buf_7_addr        (getelementptr    ) [ 00011000000]
out_buf_8_addr        (getelementptr    ) [ 00011000000]
out_buf_9_addr        (getelementptr    ) [ 00011000000]
out_buf_10_addr       (getelementptr    ) [ 00011000000]
out_buf_11_addr       (getelementptr    ) [ 00011000000]
out_buf_12_addr       (getelementptr    ) [ 00011000000]
out_buf_13_addr       (getelementptr    ) [ 00011000000]
out_buf_14_addr       (getelementptr    ) [ 00011000000]
out_buf_15_addr       (getelementptr    ) [ 00011000000]
out_buf_0_load        (load             ) [ 00000000000]
out_buf_1_load        (load             ) [ 00000000000]
out_buf_2_load        (load             ) [ 00000000000]
out_buf_3_load        (load             ) [ 00000000000]
out_buf_4_load        (load             ) [ 00000000000]
out_buf_5_load        (load             ) [ 00000000000]
out_buf_6_load        (load             ) [ 00000000000]
out_buf_7_load        (load             ) [ 00000000000]
out_buf_8_load        (load             ) [ 00000000000]
out_buf_9_load        (load             ) [ 00000000000]
out_buf_10_load       (load             ) [ 00000000000]
out_buf_11_load       (load             ) [ 00000000000]
out_buf_12_load       (load             ) [ 00000000000]
out_buf_13_load       (load             ) [ 00000000000]
out_buf_14_load       (load             ) [ 00000000000]
out_buf_15_load       (load             ) [ 00000000000]
tmp_i_i               (mux              ) [ 00010100000]
empty                 (speclooptripcount) [ 00000000000]
burstwrite_rbegin_i_s (specregionbegin  ) [ 00000000000]
empty_9               (specpipeline     ) [ 00000000000]
empty_10              (specloopname     ) [ 00000000000]
StgValue_86           (write            ) [ 00000000000]
burstwrite_rend_i_i_s (specregionend    ) [ 00000000000]
StgValue_88           (br               ) [ 00111100000]
omatrix_addr_i_i_wr_1 (writeresp        ) [ 00000000000]
StgValue_94           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="omatrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="omatrix"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="omatrix_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="omatrix_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_0_i_i_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_0_i_i_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_buf_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_buf_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_buf_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_buf_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_buf_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_buf_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_buf_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_buf_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_buf_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_buf_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_buf_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_buf_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_buf_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_buf_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i62P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str412"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_omatrix_OC"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="omatrix_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="62" slack="0"/>
<pin id="114" dir="0" index="1" bw="62" slack="0"/>
<pin id="115" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="omatrix_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_0_i_i_c_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_0_i_i_c_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_writeresp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="omatrix_addr_i_i_wr_s/2 omatrix_addr_i_i_wr_1/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="StgValue_86_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="4"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_buf_0_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_0_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_0_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="out_buf_1_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_1_addr/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_1_load/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="out_buf_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_2_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_2_load/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="out_buf_3_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_3_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_3_load/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_buf_4_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_4_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_4_load/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_buf_5_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_5_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_5_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="out_buf_6_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_6_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_6_load/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_buf_7_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_7_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_7_load/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_buf_8_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_8_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_8_load/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="out_buf_9_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="2" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_9_addr/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_9_load/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_buf_10_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_10_addr/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_10_load/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="out_buf_11_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="2" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_11_addr/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_11_load/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="out_buf_12_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="2" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_12_addr/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_12_load/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="out_buf_13_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_13_addr/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_13_load/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="out_buf_14_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="2" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_14_addr/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_14_load/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="out_buf_15_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_15_addr/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_15_load/3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="indvar_i_i_i_i_i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvar_i_i_i_i_i_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="offset_i_i_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offset_i_i_i/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_i_i_cast_i_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i_i/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="omatrix_offset_cast1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="62" slack="0"/>
<pin id="357" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="omatrix_offset_cast1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sum_i_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="62" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sum_cast_i_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="63" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_i_i/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="omatrix_addr_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="omatrix_addr/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond_i_i_i_i_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="indvar_next_i_i_i_i_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next_i_i_i_i_s/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="newIndex4_i_i_i_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="0"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="0" index="3" bw="4" slack="0"/>
<pin id="392" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex4_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="newIndex5_i_i_i_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex5_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_i_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="0" index="3" bw="32" slack="0"/>
<pin id="426" dir="0" index="4" bw="32" slack="0"/>
<pin id="427" dir="0" index="5" bw="32" slack="0"/>
<pin id="428" dir="0" index="6" bw="32" slack="0"/>
<pin id="429" dir="0" index="7" bw="32" slack="0"/>
<pin id="430" dir="0" index="8" bw="32" slack="0"/>
<pin id="431" dir="0" index="9" bw="32" slack="0"/>
<pin id="432" dir="0" index="10" bw="32" slack="0"/>
<pin id="433" dir="0" index="11" bw="32" slack="0"/>
<pin id="434" dir="0" index="12" bw="32" slack="0"/>
<pin id="435" dir="0" index="13" bw="32" slack="0"/>
<pin id="436" dir="0" index="14" bw="32" slack="0"/>
<pin id="437" dir="0" index="15" bw="32" slack="0"/>
<pin id="438" dir="0" index="16" bw="32" slack="0"/>
<pin id="439" dir="0" index="17" bw="4" slack="1"/>
<pin id="440" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="omatrix_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="omatrix_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="exitcond_i_i_i_i_i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i_i_i_i "/>
</bind>
</comp>

<comp id="468" class="1005" name="indvar_next_i_i_i_i_s_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next_i_i_i_i_s "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="1"/>
<pin id="475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="478" class="1005" name="out_buf_0_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_0_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="out_buf_1_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_1_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="out_buf_2_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_2_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="out_buf_3_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_3_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="out_buf_4_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_4_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="out_buf_5_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_5_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="out_buf_6_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_6_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="out_buf_7_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_7_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="out_buf_8_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_8_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="out_buf_9_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_9_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="out_buf_10_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_10_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="out_buf_11_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_11_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="out_buf_12_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_12_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="out_buf_13_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_13_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="out_buf_14_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_14_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="out_buf_15_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_15_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_i_i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="70" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="104" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="106" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="139"><net_src comp="110" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="84" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="84" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="84" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="84" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="84" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="84" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="84" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="84" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="84" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="118" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="112" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="351" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="336" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="336" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="76" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="336" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="387" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="414"><net_src comp="397" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="416"><net_src comp="397" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="420"><net_src comp="336" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="442"><net_src comp="147" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="443"><net_src comp="159" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="444"><net_src comp="171" pin="2"/><net_sink comp="421" pin=3"/></net>

<net id="445"><net_src comp="183" pin="2"/><net_sink comp="421" pin=4"/></net>

<net id="446"><net_src comp="195" pin="2"/><net_sink comp="421" pin=5"/></net>

<net id="447"><net_src comp="207" pin="2"/><net_sink comp="421" pin=6"/></net>

<net id="448"><net_src comp="219" pin="2"/><net_sink comp="421" pin=7"/></net>

<net id="449"><net_src comp="231" pin="2"/><net_sink comp="421" pin=8"/></net>

<net id="450"><net_src comp="243" pin="2"/><net_sink comp="421" pin=9"/></net>

<net id="451"><net_src comp="255" pin="2"/><net_sink comp="421" pin=10"/></net>

<net id="452"><net_src comp="267" pin="2"/><net_sink comp="421" pin=11"/></net>

<net id="453"><net_src comp="279" pin="2"/><net_sink comp="421" pin=12"/></net>

<net id="454"><net_src comp="291" pin="2"/><net_sink comp="421" pin=13"/></net>

<net id="455"><net_src comp="303" pin="2"/><net_sink comp="421" pin=14"/></net>

<net id="456"><net_src comp="315" pin="2"/><net_sink comp="421" pin=15"/></net>

<net id="457"><net_src comp="327" pin="2"/><net_sink comp="421" pin=16"/></net>

<net id="461"><net_src comp="369" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="467"><net_src comp="375" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="381" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="476"><net_src comp="417" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="421" pin=17"/></net>

<net id="481"><net_src comp="140" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="486"><net_src comp="152" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="491"><net_src comp="164" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="496"><net_src comp="176" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="501"><net_src comp="188" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="506"><net_src comp="200" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="511"><net_src comp="212" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="516"><net_src comp="224" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="521"><net_src comp="236" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="526"><net_src comp="248" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="531"><net_src comp="260" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="536"><net_src comp="272" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="541"><net_src comp="284" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="546"><net_src comp="296" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="551"><net_src comp="308" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="556"><net_src comp="320" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="561"><net_src comp="421" pin="18"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="131" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: omatrix | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: memcpy.omatrix.out_b : omatrix | {}
	Port: memcpy.omatrix.out_b : omatrix_offset | {1 }
	Port: memcpy.omatrix.out_b : i_0_i_i_c | {1 }
	Port: memcpy.omatrix.out_b : out_buf_0 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_1 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_2 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_3 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_4 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_5 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_6 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_7 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_8 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_9 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_10 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_11 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_12 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_13 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_14 | {3 4 }
	Port: memcpy.omatrix.out_b : out_buf_15 | {3 4 }
  - Chain level:
	State 1
		tmp_i_i_cast_i_i : 1
		sum_i_i : 2
		sum_cast_i_i : 3
		omatrix_addr : 4
	State 2
	State 3
		exitcond_i_i_i_i_i : 1
		indvar_next_i_i_i_i_s : 1
		StgValue_29 : 2
		newIndex4_i_i_i_i : 1
		newIndex5_i_i_i_i : 2
		tmp : 1
		out_buf_0_addr : 3
		out_buf_0_load : 4
		out_buf_1_addr : 3
		out_buf_1_load : 4
		out_buf_2_addr : 3
		out_buf_2_load : 4
		out_buf_3_addr : 3
		out_buf_3_load : 4
		out_buf_4_addr : 3
		out_buf_4_load : 4
		out_buf_5_addr : 3
		out_buf_5_load : 4
		out_buf_6_addr : 3
		out_buf_6_load : 4
		out_buf_7_addr : 3
		out_buf_7_load : 4
		out_buf_8_addr : 3
		out_buf_8_load : 4
		out_buf_9_addr : 3
		out_buf_9_load : 4
		out_buf_10_addr : 3
		out_buf_10_load : 4
		out_buf_11_addr : 3
		out_buf_11_load : 4
		out_buf_12_addr : 3
		out_buf_12_load : 4
		out_buf_13_addr : 3
		out_buf_13_load : 4
		out_buf_14_addr : 3
		out_buf_14_load : 4
		out_buf_15_addr : 3
		out_buf_15_load : 4
	State 4
		tmp_i_i : 1
	State 5
		burstwrite_rend_i_i_s : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |          sum_i_i_fu_359         |    0    |    69   |
|          |   indvar_next_i_i_i_i_s_fu_381  |    0    |    15   |
|----------|---------------------------------|---------|---------|
|    mux   |          tmp_i_i_fu_421         |    0    |    65   |
|----------|---------------------------------|---------|---------|
|   icmp   |    exitcond_i_i_i_i_i_fu_375    |    0    |    11   |
|----------|---------------------------------|---------|---------|
|   read   | omatrix_offset_read_read_fu_112 |    0    |    0    |
|          |    i_0_i_i_c_read_read_fu_118   |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_124      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_86_write_fu_131    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|       offset_i_i_i_fu_343       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     tmp_i_i_cast_i_i_fu_351     |    0    |    0    |
|   zext   |   omatrix_offset_cast1_fu_355   |    0    |    0    |
|          |       sum_cast_i_i_fu_365       |    0    |    0    |
|          |     newIndex5_i_i_i_i_fu_397    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|     newIndex4_i_i_i_i_fu_387    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |            tmp_fu_417           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   160   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  exitcond_i_i_i_i_i_reg_464 |    1   |
|   indvar_i_i_i_i_i_reg_332  |    6   |
|indvar_next_i_i_i_i_s_reg_468|    6   |
|     omatrix_addr_reg_458    |   32   |
|    out_buf_0_addr_reg_478   |    1   |
|   out_buf_10_addr_reg_528   |    1   |
|   out_buf_11_addr_reg_533   |    1   |
|   out_buf_12_addr_reg_538   |    1   |
|   out_buf_13_addr_reg_543   |    1   |
|   out_buf_14_addr_reg_548   |    1   |
|   out_buf_15_addr_reg_553   |    1   |
|    out_buf_1_addr_reg_483   |    1   |
|    out_buf_2_addr_reg_488   |    1   |
|    out_buf_3_addr_reg_493   |    1   |
|    out_buf_4_addr_reg_498   |    1   |
|    out_buf_5_addr_reg_503   |    1   |
|    out_buf_6_addr_reg_508   |    1   |
|    out_buf_7_addr_reg_513   |    1   |
|    out_buf_8_addr_reg_518   |    1   |
|    out_buf_9_addr_reg_523   |    1   |
|       tmp_i_i_reg_558       |   32   |
|         tmp_reg_473         |    4   |
+-----------------------------+--------+
|            Total            |   97   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_124 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_147  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_159  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_171  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_183  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_195  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_207  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_219  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_231  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_243  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_255  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_267  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_279  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_291  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_303  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_315  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_327  |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   34   ||  11.152 ||   144   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   144  |
|  Register |    -   |   97   |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   97   |   304  |
+-----------+--------+--------+--------+
