{"position": "Senior Signal Integrity Engineer", "company": "Intel Corporation", "profiles": ["Experience Signal Integrity Engineer Intel Corporation January 2009  \u2013 Present (6 years 8 months) Signal Integrity Engineer Intel Corporation January 2009  \u2013 Present (6 years 8 months) Signal Integrity Engineer Intel Corporation January 2009  \u2013 Present (6 years 8 months) Skills Signal Integrity ASIC SoC Simulations Signal Processing Hardware Architecture Mixed Signal EDA IC Analog PCIe Circuit Design Debugging Static Timing Analysis Verilog Analog Circuit Design FPGA PCB design Semiconductors SPICE VLSI PCB Design See 7+ \u00a0 \u00a0 See less Skills  Signal Integrity ASIC SoC Simulations Signal Processing Hardware Architecture Mixed Signal EDA IC Analog PCIe Circuit Design Debugging Static Timing Analysis Verilog Analog Circuit Design FPGA PCB design Semiconductors SPICE VLSI PCB Design See 7+ \u00a0 \u00a0 See less Signal Integrity ASIC SoC Simulations Signal Processing Hardware Architecture Mixed Signal EDA IC Analog PCIe Circuit Design Debugging Static Timing Analysis Verilog Analog Circuit Design FPGA PCB design Semiconductors SPICE VLSI PCB Design See 7+ \u00a0 \u00a0 See less Signal Integrity ASIC SoC Simulations Signal Processing Hardware Architecture Mixed Signal EDA IC Analog PCIe Circuit Design Debugging Static Timing Analysis Verilog Analog Circuit Design FPGA PCB design Semiconductors SPICE VLSI PCB Design See 7+ \u00a0 \u00a0 See less Education Michigan State University MSc,  Electrical Engineering 2005  \u2013 2007 Michigan State University MSc,  Electrical Engineering 2005  \u2013 2007 Michigan State University MSc,  Electrical Engineering 2005  \u2013 2007 Michigan State University MSc,  Electrical Engineering 2005  \u2013 2007 ", "Summary Signal Integrity expert in High Speed Bus desigh. \nMethodlogy development for pre-layout High speed design and post-layout validation. \nData statistical analysis \nRF knowledge and expirience Summary Signal Integrity expert in High Speed Bus desigh. \nMethodlogy development for pre-layout High speed design and post-layout validation. \nData statistical analysis \nRF knowledge and expirience Signal Integrity expert in High Speed Bus desigh. \nMethodlogy development for pre-layout High speed design and post-layout validation. \nData statistical analysis \nRF knowledge and expirience Signal Integrity expert in High Speed Bus desigh. \nMethodlogy development for pre-layout High speed design and post-layout validation. \nData statistical analysis \nRF knowledge and expirience Experience Senior Signal Integrity engineer Intel Corporation November 1999  \u2013 Present (15 years 10 months) Design of High Speed busses.Package and Board Design. \nSerial Bus: \n-PCIE Gen2/Gen3 Spec design \n-PCIE Gen2/Gen3 interconnect design \nParallel bus: \n-DDR 3/4 design \n-Processor Front Side Bus design SI engineer Signal Integrity group October 1999  \u2013 Present (15 years 11 months) Intel, Haifa. High Speed Busses design: \nSystem PCIE simulations for PCI-SIG Gen3 Base Spec definitions  \nI/O and interconnect modeling .Design and optimization of PKG and MB 2D/3D structures \nBER DOE statistical analysis for different MB structures.DPM analysis \nDefinition and providing PCIE Gen2 simulation-to-measurement correlation \nPCIE Gen2/Gen3 simulation ,PKG design, Reference Board design \nComposition Design Guidelines for Intel customers. Customer boards PCIE design support \nPCIE Gen2/Gen3 validation : \nDefinition of methods for bus timing margining  \nPCIE Si RX path test definitions for CDR/CTLE/DFE/AGC loops adjustment \nResults analysis. Providing inputs for Si RX design improvement \nDDR analysis : \nDDR3 topology S-parameters measurement and extraction . Measured vs. extracted S-parameters correlation. Root cause for miscorrelation \nProviding TD Eye's from measured and extracted S-parameters. Root cause for miscorrelation \nTD-to-FD DDR4 correlation. Definition significant FD parameters correlated to TD Eye Height/Width \nDual reference routing methodology pathfinding for High Speed interfaces  \nFSB design: simulation, interconnect optimization, providing design guidelines for customer RF Engineer DSPC system an Intel Company January 1999  \u2013  January 2001  (2 years 1 month) RF part design for dual-band cellular phone Samsung-612:  \nDefinition of requirements for receiver, transmitter and synthesizers  \nHigh Level and Low Level TX/RX design.Prototype validation Senior RF engineer Motorola Mobility April 1997  \u2013  November 1999  (2 years 8 months) Tel-Aviv RF part design for GSM cellular phone RF Engineer Motorola Communication Israel January 1997  \u2013  January 1999  (2 years 1 month) Dual-band GSM cellular phone \"Millennium\" TX/RX chain design and validation  \nDual-band triple-mode \"Iridium\" radio-cassette TX/RX chain design and validation  \nPrototype full type approval RF engineer Geoteck June 1994  \u2013  October 1997  (3 years 5 months) Linerized Cartezian loop PA validation RF Engineer Geoteck January 1995  \u2013  January 1997  (2 years 1 month) Validation of linearized PA for cellular mobile subscribe unit RF Engineer Misat January 1993  \u2013  January 1995  (2 years 1 month) Validation of Ku-band up-converter/down converter RF Ppractical Engineer Optomic January 1992  \u2013  January 1993  (1 year 1 month) Officer Soviet Army January 1986  \u2013  January 1989  (3 years 1 month) engineer for communication in Soviet Army \nCable and radio-relay multi-channel communications system maintains Senior Signal Integrity engineer Intel Corporation November 1999  \u2013 Present (15 years 10 months) Design of High Speed busses.Package and Board Design. \nSerial Bus: \n-PCIE Gen2/Gen3 Spec design \n-PCIE Gen2/Gen3 interconnect design \nParallel bus: \n-DDR 3/4 design \n-Processor Front Side Bus design Senior Signal Integrity engineer Intel Corporation November 1999  \u2013 Present (15 years 10 months) Design of High Speed busses.Package and Board Design. \nSerial Bus: \n-PCIE Gen2/Gen3 Spec design \n-PCIE Gen2/Gen3 interconnect design \nParallel bus: \n-DDR 3/4 design \n-Processor Front Side Bus design SI engineer Signal Integrity group October 1999  \u2013 Present (15 years 11 months) Intel, Haifa. High Speed Busses design: \nSystem PCIE simulations for PCI-SIG Gen3 Base Spec definitions  \nI/O and interconnect modeling .Design and optimization of PKG and MB 2D/3D structures \nBER DOE statistical analysis for different MB structures.DPM analysis \nDefinition and providing PCIE Gen2 simulation-to-measurement correlation \nPCIE Gen2/Gen3 simulation ,PKG design, Reference Board design \nComposition Design Guidelines for Intel customers. Customer boards PCIE design support \nPCIE Gen2/Gen3 validation : \nDefinition of methods for bus timing margining  \nPCIE Si RX path test definitions for CDR/CTLE/DFE/AGC loops adjustment \nResults analysis. Providing inputs for Si RX design improvement \nDDR analysis : \nDDR3 topology S-parameters measurement and extraction . Measured vs. extracted S-parameters correlation. Root cause for miscorrelation \nProviding TD Eye's from measured and extracted S-parameters. Root cause for miscorrelation \nTD-to-FD DDR4 correlation. Definition significant FD parameters correlated to TD Eye Height/Width \nDual reference routing methodology pathfinding for High Speed interfaces  \nFSB design: simulation, interconnect optimization, providing design guidelines for customer SI engineer Signal Integrity group October 1999  \u2013 Present (15 years 11 months) Intel, Haifa. High Speed Busses design: \nSystem PCIE simulations for PCI-SIG Gen3 Base Spec definitions  \nI/O and interconnect modeling .Design and optimization of PKG and MB 2D/3D structures \nBER DOE statistical analysis for different MB structures.DPM analysis \nDefinition and providing PCIE Gen2 simulation-to-measurement correlation \nPCIE Gen2/Gen3 simulation ,PKG design, Reference Board design \nComposition Design Guidelines for Intel customers. Customer boards PCIE design support \nPCIE Gen2/Gen3 validation : \nDefinition of methods for bus timing margining  \nPCIE Si RX path test definitions for CDR/CTLE/DFE/AGC loops adjustment \nResults analysis. Providing inputs for Si RX design improvement \nDDR analysis : \nDDR3 topology S-parameters measurement and extraction . Measured vs. extracted S-parameters correlation. Root cause for miscorrelation \nProviding TD Eye's from measured and extracted S-parameters. Root cause for miscorrelation \nTD-to-FD DDR4 correlation. Definition significant FD parameters correlated to TD Eye Height/Width \nDual reference routing methodology pathfinding for High Speed interfaces  \nFSB design: simulation, interconnect optimization, providing design guidelines for customer RF Engineer DSPC system an Intel Company January 1999  \u2013  January 2001  (2 years 1 month) RF part design for dual-band cellular phone Samsung-612:  \nDefinition of requirements for receiver, transmitter and synthesizers  \nHigh Level and Low Level TX/RX design.Prototype validation RF Engineer DSPC system an Intel Company January 1999  \u2013  January 2001  (2 years 1 month) RF part design for dual-band cellular phone Samsung-612:  \nDefinition of requirements for receiver, transmitter and synthesizers  \nHigh Level and Low Level TX/RX design.Prototype validation Senior RF engineer Motorola Mobility April 1997  \u2013  November 1999  (2 years 8 months) Tel-Aviv RF part design for GSM cellular phone Senior RF engineer Motorola Mobility April 1997  \u2013  November 1999  (2 years 8 months) Tel-Aviv RF part design for GSM cellular phone RF Engineer Motorola Communication Israel January 1997  \u2013  January 1999  (2 years 1 month) Dual-band GSM cellular phone \"Millennium\" TX/RX chain design and validation  \nDual-band triple-mode \"Iridium\" radio-cassette TX/RX chain design and validation  \nPrototype full type approval RF Engineer Motorola Communication Israel January 1997  \u2013  January 1999  (2 years 1 month) Dual-band GSM cellular phone \"Millennium\" TX/RX chain design and validation  \nDual-band triple-mode \"Iridium\" radio-cassette TX/RX chain design and validation  \nPrototype full type approval RF engineer Geoteck June 1994  \u2013  October 1997  (3 years 5 months) Linerized Cartezian loop PA validation RF engineer Geoteck June 1994  \u2013  October 1997  (3 years 5 months) Linerized Cartezian loop PA validation RF Engineer Geoteck January 1995  \u2013  January 1997  (2 years 1 month) Validation of linearized PA for cellular mobile subscribe unit RF Engineer Geoteck January 1995  \u2013  January 1997  (2 years 1 month) Validation of linearized PA for cellular mobile subscribe unit RF Engineer Misat January 1993  \u2013  January 1995  (2 years 1 month) Validation of Ku-band up-converter/down converter RF Engineer Misat January 1993  \u2013  January 1995  (2 years 1 month) Validation of Ku-band up-converter/down converter RF Ppractical Engineer Optomic January 1992  \u2013  January 1993  (1 year 1 month) RF Ppractical Engineer Optomic January 1992  \u2013  January 1993  (1 year 1 month) Officer Soviet Army January 1986  \u2013  January 1989  (3 years 1 month) engineer for communication in Soviet Army \nCable and radio-relay multi-channel communications system maintains Officer Soviet Army January 1986  \u2013  January 1989  (3 years 1 month) engineer for communication in Soviet Army \nCable and radio-relay multi-channel communications system maintains Skills Signal Integrity High Speed Design High Volume Production Board Layout SoC ASIC Processors SERDES PCIe Analog Skills  Signal Integrity High Speed Design High Volume Production Board Layout SoC ASIC Processors SERDES PCIe Analog Signal Integrity High Speed Design High Volume Production Board Layout SoC ASIC Processors SERDES PCIe Analog Signal Integrity High Speed Design High Volume Production Board Layout SoC ASIC Processors SERDES PCIe Analog Education High Military Signal School,Kiev,Ukraine Ms. Science,  Communication system 1981  \u2013 1986 High military signal school High Military Signal School,Kiev,Ukraine Ms. Science,  Communication system 1981  \u2013 1986 High Military Signal School,Kiev,Ukraine Ms. Science,  Communication system 1981  \u2013 1986 High Military Signal School,Kiev,Ukraine Ms. Science,  Communication system 1981  \u2013 1986 High military signal school High military signal school High military signal school ", "Experience Signal Integrity Engineer Intel Corporation July 2004  \u2013 Present (11 years 2 months) Shanghai Signal Integrity Engineer Intel Corporation July 2004  \u2013 Present (11 years 2 months) Shanghai Signal Integrity Engineer Intel Corporation July 2004  \u2013 Present (11 years 2 months) Shanghai "]}