

================================================================
== Synthesis Summary Report of 'convolution'
================================================================
+ General Information: 
    * Date:           Sun Dec  1 23:20:50 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        MNIST
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ convolution                                           |     -|  1.68|     3390|  3.390e+04|         -|     3391|     -|        no|     -|  6 (~0%)|  265 (~0%)|  818 (~0%)|    -|
    | + convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2  |     -|  1.68|     3384|  3.384e+04|         -|     3384|     -|        no|     -|  6 (~0%)|  185 (~0%)|  718 (~0%)|    -|
    |  o VITIS_LOOP_9_1_VITIS_LOOP_11_2                      |    II|  7.30|     3382|  3.382e+04|         8|        5|   676|       yes|     -|        -|          -|          -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| img_in_address0  | out       | 10       |
| img_in_address1  | out       | 10       |
| img_in_q0        | in        | 32       |
| img_in_q1        | in        | 32       |
| img_out_address0 | out       | 10       |
| img_out_d0       | out       | 32       |
| kernel_address0  | out       | 4        |
| kernel_address1  | out       | 4        |
| kernel_q0        | in        | 32       |
| kernel_q1        | in        | 32       |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| img_in   | in        | int*     |
| kernel   | in        | int*     |
| img_out  | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| img_in   | img_in_address0  | port    | offset   |
| img_in   | img_in_ce0       | port    |          |
| img_in   | img_in_q0        | port    |          |
| img_in   | img_in_address1  | port    | offset   |
| img_in   | img_in_ce1       | port    |          |
| img_in   | img_in_q1        | port    |          |
| kernel   | kernel_address0  | port    | offset   |
| kernel   | kernel_ce0       | port    |          |
| kernel   | kernel_q0        | port    |          |
| kernel   | kernel_address1  | port    | offset   |
| kernel   | kernel_ce1       | port    |          |
| kernel   | kernel_q1        | port    |          |
| img_out  | img_out_address0 | port    | offset   |
| img_out  | img_out_ce0      | port    |          |
| img_out  | img_out_we0      | port    |          |
| img_out  | img_out_d0       | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+------------------------+-----+-----------+---------+
| Name                                                   | DSP | Pragma | Variable               | Op  | Impl      | Latency |
+--------------------------------------------------------+-----+--------+------------------------+-----+-----------+---------+
| + convolution                                          | 6   |        |                        |     |           |         |
|  + convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2 | 6   |        |                        |     |           |         |
|    add_ln9_fu_254_p2                                   |     |        | add_ln9                | add | fabric    | 0       |
|    indvars_iv_next28_mid1_fu_280_p2                    |     |        | indvars_iv_next28_mid1 | add | fabric    | 0       |
|    indvars_iv_next287_fu_286_p2                        |     |        | indvars_iv_next287     | add | fabric    | 0       |
|    sub_ln21_fu_332_p2                                  |     |        | sub_ln21               | sub | fabric    | 0       |
|    mac_muladd_5ns_5ns_5ns_10_4_1_U5                    | 1   |        | mul_ln24               | mul | dsp_slice | 3       |
|    sub_ln21_1_fu_434_p2                                |     |        | sub_ln21_1             | sub | fabric    | 0       |
|    empty_13_fu_338_p2                                  |     |        | empty_13               | add | fabric    | 0       |
|    sub_ln21_2_fu_364_p2                                |     |        | sub_ln21_2             | sub | fabric    | 0       |
|    add_ln21_9_fu_374_p2                                |     |        | add_ln21_9             | add | fabric    | 0       |
|    add_ln21_10_fu_440_p2                               |     |        | add_ln21_10            | add | fabric    | 0       |
|    add_ln21_11_fu_468_p2                               |     |        | add_ln21_11            | add | fabric    | 0       |
|    mac_muladd_5ns_5ns_5ns_10_4_1_U5                    | 1   |        | add_ln24               | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U7                       | 1   |        | sum                    | mul | dsp_slice | 3       |
|    add_ln21_fu_477_p2                                  |     |        | add_ln21               | add | fabric    | 0       |
|    add_ln21_12_fu_486_p2                               |     |        | add_ln21_12            | add | fabric    | 0       |
|    add_ln21_13_fu_491_p2                               |     |        | add_ln21_13            | add | fabric    | 0       |
|    add_ln21_14_fu_496_p2                               |     |        | add_ln21_14            | add | fabric    | 0       |
|    mul_8s_8s_8_1_1_U2                                  |     |        | mul_ln21               | mul | auto      | 0       |
|    add_ln21_1_fu_385_p2                                |     |        | add_ln21_1             | add | fabric    | 0       |
|    add_ln21_15_fu_506_p2                               |     |        | add_ln21_15            | add | fabric    | 0       |
|    add_ln21_16_fu_454_p2                               |     |        | add_ln21_16            | add | fabric    | 0       |
|    add_ln21_17_fu_395_p2                               |     |        | add_ln21_17            | add | fabric    | 0       |
|    mul_8s_8s_8_1_1_U3                                  |     |        | mul_ln21_1             | mul | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U8                       | 1   |        | mul_ln21_2             | mul | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U4                                  |     |        | mul_ln21_3             | mul | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U10                      | 1   |        | mul_ln21_4             | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U9                       | 1   |        | mul_ln21_5             | mul | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U1                                  |     |        | mul_ln21_6             | mul | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U6                       | 1   |        | mul_ln21_7             | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U7                       | 1   |        | add_ln21_2             | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U8                       | 1   |        | add_ln21_3             | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U10                      | 1   |        | add_ln21_5             | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U6                       | 1   |        | add_ln21_6             | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U9                       | 1   |        | add_ln21_7             | add | dsp_slice | 3       |
|    add_ln21_8_fu_581_p2                                |     |        | add_ln21_8             | add | fabric    | 0       |
+--------------------------------------------------------+-----+--------+------------------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------+
| Type     | Options | Location                                    |
+----------+---------+---------------------------------------------+
| pipeline |         | MNIST/src/convolution.cpp:15 in convolution |
| unroll   |         | MNIST/src/convolution.cpp:20 in convolution |
+----------+---------+---------------------------------------------+


