// Seed: 1651515771
module module_0 (
    output wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    output tri id_13,
    input wor id_14
);
  wire id_16;
  ;
  wire id_17;
  ;
  wire id_18;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_5,
      id_6,
      id_4,
      id_5,
      id_0,
      id_1,
      id_8,
      id_0,
      id_0,
      id_0,
      id_0,
      id_10
  );
  assign modCall_1.id_5 = 0;
  assign id_0 = -1;
endmodule
