// Seed: 379464545
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    input supply1 id_9
);
  wire id_11;
  wire id_12;
  module_0();
  wire id_13;
endmodule
module module_2 #(
    parameter id_10 = 32'd13,
    parameter id_9  = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(); defparam id_9.id_10 = id_2;
  assign id_1 = id_9;
  wire id_11;
endmodule
