_Appendix B:_ Additional Resources and Legal Notices

#### _Appendix B_

## Additional Resources and Legal Notices

### **Finding Additional Documentation**

**Technical Information Portal**

The AMD Technical Information Portal is an online tool that provides robust search and navigation for documentation using your web browser. To access the Technical Information [Portal, go to https://docs.amd.com.](https://docs.amd.com)

**Documentation Navigator**

Documentation Navigator (DocNav) is an installed tool that provides access to AMD Adaptive Computing documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the AMD Vivado™ IDE, select **Help → Documentation and Tutorials** .

- On Windows, click the **Start** button and select **Xilinx Design Tools → DocNav** .

- At the Linux command prompt, enter docnav.

_**Note**_ **:** For more information on DocNav, refer to the _Documentation Navigator User Guide_ [(UG968).](https://docs.amd.com/access/sources/dita/map?isLatest=true&ft:locale=en-US&url=Xilinx-Documentation-Navigator-User-Guide)

**Design Hubs**

AMD Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.

[• Go to the Design Hubs web page.](https://docs.amd.com/p/design-hubs)

_Appendix B:_ Additional Resources and Legal Notices

### **Support Resources**

[For support resources such as Answers, Documentation, Downloads, and Forums, see Support.](https://adaptivesupport.amd.com/)

### **References**

These documents provide supplemental material useful with this guide:

1. _Versal Adaptive SoC AI Engine Architecture Manual_ [(AM009)](https://docs.amd.com/go/en-US/am009-versal-ai-engine)

2. _Versal Adaptive SoC Technical Reference Manual_ [(AM011)](https://docs.amd.com/go/en-US/am011-versal-acap-trm)

3. _Versal Architecture and Product Data Sheet: Overview_ [(DS950)](https://docs.amd.com/go/en-US/ds950-versal-overview)

4. _Versal AI Core Series Data Sheet: DC and AC Switching Characteristics_ [(DS957)](https://docs.amd.com/go/en-US/ds957-versal-ai-core)

5. _Versal AI Edge Series Data Sheet: DC and AC Switching Characteristics_ [(DS958)](https://docs.amd.com/go/en-US/ds958-versal-ai-edge)

6. _AI Engine Tools and Flows User Guide_ [(UG1076)](https://docs.amd.com/access/sources/dita/map?isLatest=true&url=ug1076-ai-engine-environment&ft:locale=en-US)

7. _AI Engine Kernel and Graph Programming Guide_ [(UG1079)](https://docs.amd.com/access/sources/dita/map?isLatest=true&ft:locale=en-US&url=ug1079-ai-engine-kernel-coding)

8. _Bootgen User Guide_ [(UG1283)](https://docs.amd.com/access/sources/dita/map?isLatest=true&url=ug1283-bootgen-user-guide&ft:locale=en-US)

9. [Answer Record 34376](https://support.xilinx.com/s/article/000034376?language=en_US)

[10. AI Engine Technology](https://www.xilinx.com/products/technology/ai-engine.html#documentation)

### **Revision History**

The following table shows the revision history for this document.

|Section|Revision Summary|
|**06/16/2025 Version 1.4**|**06/16/2025 Version 1.4**|
|Introduction to Versal Adaptive SoCs|Updated the section.|
|AIE-ML to Programmable Logic Interface|Updated the section.|
|Clocking Structure|Added the section.|
|AIE-ML Array Interface|Updated the figure and added a note.|
|Data Movement|Updated the section.|
|AIE-ML Interfaces|Updated the figure.|
|AIE-ML Memory Tile Memory|Updated the paragraphs.|
|**05/15/2024 Version 1.3**|**05/15/2024 Version 1.3**|
|AIE-ML Interfaces|Updated the figure.|

|Section|Revision Summary|
|Memory-mapped AXI4 Interconnect|Removed restrictions.|
|AIE-ML Array Reconfiguration|Removed the Partial reconfiguration bullet.|
|**11/10/2023 Version 1.2**|**11/10/2023 Version 1.2**|
|Task-Completion-Tokens|Added section.|
|Sparsity|Added section.|
|**02/15/2023 Version 1.1**|**02/15/2023 Version 1.1**|
|Functional Overview|Changed bullet under table from "Each of the two<br>multipliers can be signed or unsigned." to "The multiplier<br>multiplicand can be signed or unsigned."|
|Chapter 2: AIE-ML Tile Architecture|Added text regarding the memory tile being initialized to<br>zero at boot and reset.|
|AIE-ML Memory Tile Overview and Features|Added a bullet to the second list regarding the memory tile<br>being initialized to zero at boot and reset.|
|AIE-ML Memory Tile Memory|Updated both figures and added two notes.|
|Appendix B: Additional Resources and Legal Notices|Added section.|
|**09/28/2022 Version 1.0**|**09/28/2022 Version 1.0**|
|Initial release.|N/A|

### **Please Read: Important Legal Notices**

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

**AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

**Copyright**

© Copyright 2022-2025 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Versal, Vivado, Zynq, and combinations thereof are trademarks of Advanced Micro Devices, Inc.
AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the US and/or elsewhere. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.