$date
	Sat Oct 22 18:45:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#304942
b11010 &
b11010 %
1$
b11010 !
1"
#304943
0"
#304946
b1101 &
b1101 %
#304950
b101000 &
b101000 %
#304954
b10100 &
b10100 %
#304958
b1010 &
b1010 %
#304962
b101 &
b101 %
#304966
b10000 &
b10000 %
#304970
b1000 &
b1000 %
#304974
b100 &
b100 %
#304978
b10 &
b10 %
#304982
b1 &
1#
b1 %
#304986
b0 &
b0 %
0#
0$
#1356957
b10111 !
1"
#1356958
b10111 &
b10111 %
1$
#1356959
0"
#1356962
b1000110 &
b1000110 %
#1356966
b100011 &
b100011 %
#1356970
b1101010 &
b1101010 %
#1356974
b110101 &
b110101 %
#1356978
b10100000 &
b10100000 %
#1356982
b1010000 &
b1010000 %
#1356986
b101000 &
b101000 %
#1356990
b10100 &
b10100 %
#1356994
b1010 &
b1010 %
#1356998
b101 &
b101 %
#1357002
b10000 &
b10000 %
#1357006
b1000 &
b1000 %
#1357010
b100 &
b100 %
#1357014
b10 &
b10 %
#1357018
b1 &
b1 %
1#
#1357022
b0 &
0#
b0 %
0$
#2312798
b1100 &
b1100 %
1$
b1100 !
1"
#2312799
0"
#2312802
b110 &
b110 %
#2312806
b11 &
b11 %
#2312810
b1010 &
b1010 %
#2312814
b101 &
b101 %
#2312818
b10000 &
b10000 %
#2312822
b1000 &
b1000 %
#2312826
b100 &
b100 %
#2312830
b10 &
b10 %
#2312834
b1 &
b1 %
1#
#2312838
b0 &
0#
b0 %
0$
#4500012
