$date
	Tue Jan 11 09:25:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_cnt_bin $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_cnt_bin $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_cnt_bin $end
$scope module U0 $end
$var wire 1 # set_n $end
$upscope $end
$upscope $end
$scope module tb_cnt_bin $end
$scope module U0 $end
$var wire 1 $ stop $end
$upscope $end
$upscope $end
$scope module tb_cnt_bin $end
$scope module U0 $end
$var wire 4 % D [3:0] $end
$upscope $end
$upscope $end
$scope module tb_cnt_bin $end
$scope module U0 $end
$var reg 4 & cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b11 %
0$
0#
0"
0!
$end
#5
b0 &
1!
#10
0!
#15
1!
#20
1"
0!
#25
b11 &
1!
#30
0!
#35
1!
#40
1#
0!
#45
b100 &
1!
#50
0!
#55
b101 &
1!
#60
0!
#65
b110 &
1!
#70
0!
#75
b111 &
1!
#80
0!
#85
b1000 &
1!
#90
0!
#95
b1001 &
1!
#100
0!
#105
b1010 &
1!
#110
0!
#115
b1011 &
1!
#120
0!
#125
b1100 &
1!
#130
0!
#135
b1101 &
1!
#140
1$
0!
#145
1!
#150
0!
#155
1!
#160
0$
0!
#165
b1110 &
1!
#170
0!
#175
b1111 &
1!
#180
0!
#185
b0 &
1!
#190
0!
#195
b1 &
1!
