INTERRUPT CONTROLLER

Registers:

* IER (Interrupt Enable Register)

* ISR (Interrupt Status Register)



==IER==

  15  14  13  12  11  10  9   8    7      6      5      4      3      2      1      0
+---+---+---+---+---+---+---+---+------+------+------+------+------+------+------+------+
| X | X | X | X | X | X | X | X | IEN7 | IEN6 | IEN5 | IEN4 | IEN3 | IEN2 | IEN1 | IEN0 |
+---+---+---+---+---+---+---+---+------+------+------+------+------+------+------+------+

This register is write-only.

IENx: clear (low, 0) to disable interrupt generation. Set (high, 1) to
enable it. On RESET, this register defaults to zero (no interrupts enabled).

==ISR==

Reading:

  15  14  13  12  11  10  9   8    7      6      5      4      3      2      1      0
+---+---+---+---+---+---+---+---+------+------+------+------+------+------+------+------+
| X | X | X | X | X | X | X | X | IRF7 | IRF6 | IRF5 | IRF4 | IRF3 | IRF2 | IRF1 | IRF0 |
+---+---+---+---+---+---+---+---+------+------+------+------+------+------+------+------+

IRFn: Interrupt Flag n. If 1, an interrupt has been seen.

Writing:

Writing anything to the register clears all bits in the ISR.
