From 23dfbd105e07fae382202fc81fe8a71f431e8076 Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Thu, 12 Nov 2020 17:05:30 +0800
Subject: [PATCH] clk: rockchip: rk3568 export clk id CPLL_333M

cpll_333m need change rate by ebc.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Change-Id: I39cf3b436d0822c5e9be74f0fa181a74960c3e57
---
 drivers/clk/rockchip/clk-rk3568.c      | 2 +-
 include/dt-bindings/clock/rk3568-cru.h | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
index 4dcb8b104980..ce2383d6f940 100644
--- a/drivers/clk/rockchip/clk-rk3568.c
+++ b/drivers/clk/rockchip/clk-rk3568.c
@@ -462,7 +462,7 @@ static struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {
 	COMPOSITE_NOMUX(0, "cpll_500m", "cpll", CLK_IGNORE_UNUSED,
 			RK3568_CLKSEL_CON(78), 8, 5, DFLAGS,
 			RK3568_CLKGATE_CON(35), 7, GFLAGS),
-	COMPOSITE_NOMUX(0, "cpll_333m", "cpll", CLK_IGNORE_UNUSED,
+	COMPOSITE_NOMUX(CPLL_333M, "cpll_333m", "cpll", CLK_IGNORE_UNUSED,
 			RK3568_CLKSEL_CON(79), 0, 5, DFLAGS,
 			RK3568_CLKGATE_CON(35), 8, GFLAGS),
 	COMPOSITE_NOMUX(0, "cpll_250m", "cpll", CLK_IGNORE_UNUSED,
diff --git a/include/dt-bindings/clock/rk3568-cru.h b/include/dt-bindings/clock/rk3568-cru.h
index 70e8132d9e00..f0a867ec8b11 100644
--- a/include/dt-bindings/clock/rk3568-cru.h
+++ b/include/dt-bindings/clock/rk3568-cru.h
@@ -74,6 +74,7 @@
 #define PLL_NPLL		6
 
 /* cru clocks */
+#define CPLL_333M		9
 #define ARMCLK			10
 #define USB480M			11
 #define ACLK_CORE_NIU2BUS	18
-- 
2.35.3

