

================================================================
== Vivado HLS Report for 'paeth'
================================================================
* Date:           Mon Apr 27 13:07:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.754|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20202|  20202|  20202|  20202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20200|  20200|       202|          -|          -|   100|    no    |
        | + Loop 1.1  |    200|    200|         2|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      354|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|       40|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       40|      435|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_137_p2              |     +    |      0|  0|   7|           7|           1|
    |k_fu_149_p2              |     +    |      0|  0|   7|           7|           1|
    |neg1_fu_247_p2           |     -    |      0|  0|  17|           1|          17|
    |neg7_fu_271_p2           |     -    |      0|  0|  19|           1|          19|
    |neg_fu_223_p2            |     -    |      0|  0|  17|           1|          17|
    |pas_fu_175_p2            |     -    |      0|  0|  17|          17|          17|
    |pbs_fu_189_p2            |     -    |      0|  0|  17|          17|          17|
    |sub_ln15_fu_207_p2       |     -    |      0|  0|  18|          18|          18|
    |test_3_fu_321_p2         |    and   |      0|  0|   2|           1|           1|
    |abscond2_fu_253_p2       |   icmp   |      0|  0|  20|          17|           1|
    |abscond8_fu_277_p2       |   icmp   |      0|  0|  20|          18|           1|
    |abscond_fu_229_p2        |   icmp   |      0|  0|  20|          17|           1|
    |icmp_ln10_fu_143_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln17_fu_291_p2      |   icmp   |      0|  0|  20|          19|          19|
    |icmp_ln19_fu_309_p2      |   icmp   |      0|  0|  20|          17|          17|
    |icmp_ln8_fu_131_p2       |   icmp   |      0|  0|  11|           7|           6|
    |test_4_fu_303_p2         |   icmp   |      0|  0|  20|          19|          19|
    |pcs_fu_213_p2            |    or    |      0|  0|  18|          18|          18|
    |abs3_fu_259_p3           |  select  |      0|  0|  17|           1|          17|
    |abs9_fu_283_p3           |  select  |      0|  0|  19|           1|          19|
    |abs_fu_235_p3            |  select  |      0|  0|  17|           1|          17|
    |c_load_b_load_fu_327_p3  |  select  |      0|  0|  16|           1|          16|
    |test_2_fu_297_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln19_fu_315_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 354|         215|         269|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_phi_mux_storemerge1_in_phi_fu_124_p4  |  15|          3|   16|         48|
    |i_0_reg_99                               |   9|          2|    7|         14|
    |k_0_reg_110                              |   9|          2|    7|         14|
    |out_r_address0                           |  15|          3|    7|         21|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  81|         16|   38|        103|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_0_reg_99          |  7|   0|    7|          0|
    |i_reg_349           |  7|   0|    7|          0|
    |k_0_reg_110         |  7|   0|    7|          0|
    |k_reg_357           |  7|   0|    7|          0|
    |out_addr_1_reg_377  |  7|   0|    7|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 40|   0|   40|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     paeth    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     paeth    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     paeth    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     paeth    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     paeth    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     paeth    | return value |
|ap_return       | out |   32| ap_ctrl_hs |     paeth    | return value |
|a_address0      | out |    7|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   16|  ap_memory |       a      |     array    |
|b_address0      | out |    7|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   16|  ap_memory |       b      |     array    |
|c_address0      | out |    7|  ap_memory |       c      |     array    |
|c_ce0           | out |    1|  ap_memory |       c      |     array    |
|c_q0            |  in |   16|  ap_memory |       c      |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !21"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [paeth.cpp:3]   --->   Operation 10 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @paeth_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.loopexit" [paeth.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln8 = icmp eq i7 %i_0, -28" [paeth.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [paeth.cpp:8]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %.preheader.preheader" [paeth.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader" [paeth.cpp:10]   --->   Operation 19 'br' <Predicate = (!icmp_ln8)> <Delay = 0.60>
ST_2 : Operation 20 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [paeth.cpp:30]   --->   Operation 20 'load' 'v' <Predicate = (icmp_ln8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 21 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %k_0, -28" [paeth.cpp:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 23 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [paeth.cpp:10]   --->   Operation 24 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.loopexit.loopexit, label %1" [paeth.cpp:10]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %k_0 to i64" [paeth.cpp:13]   --->   Operation 26 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln13" [paeth.cpp:13]   --->   Operation 27 'getelementptr' 'b_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [paeth.cpp:13]   --->   Operation 28 'load' 'b_load' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln13" [paeth.cpp:13]   --->   Operation 29 'getelementptr' 'c_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [paeth.cpp:13]   --->   Operation 30 'load' 'c_load' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln13" [paeth.cpp:14]   --->   Operation 31 'getelementptr' 'a_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [paeth.cpp:14]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln13" [paeth.cpp:20]   --->   Operation 33 'getelementptr' 'out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 35 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [paeth.cpp:13]   --->   Operation 35 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %b_load to i18" [paeth.cpp:13]   --->   Operation 36 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %b_load to i17" [paeth.cpp:13]   --->   Operation 37 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [paeth.cpp:13]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %c_load to i17" [paeth.cpp:13]   --->   Operation 39 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.60ns)   --->   "%pas = sub i17 %sext_ln13_1, %sext_ln13_2" [paeth.cpp:13]   --->   Operation 40 'sub' 'pas' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [paeth.cpp:14]   --->   Operation 41 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i16 %a_load to i18" [paeth.cpp:14]   --->   Operation 42 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i16 %a_load to i17" [paeth.cpp:14]   --->   Operation 43 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.60ns)   --->   "%pbs = sub i17 %sext_ln14_1, %sext_ln13_2" [paeth.cpp:14]   --->   Operation 44 'sub' 'pbs' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %c_load, i1 false)" [paeth.cpp:15]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i17 %shl_ln to i18" [paeth.cpp:15]   --->   Operation 46 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.59ns)   --->   "%sub_ln15 = sub i18 %sext_ln13, %sext_ln15" [paeth.cpp:15]   --->   Operation 47 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.26ns)   --->   "%pcs = or i18 %sub_ln15, %sext_ln14" [paeth.cpp:15]   --->   Operation 48 'or' 'pcs' <Predicate = true> <Delay = 0.26> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i18 %pcs to i19" [paeth.cpp:15]   --->   Operation 49 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.59ns)   --->   "%neg = sub i17 0, %pas" [paeth.cpp:13]   --->   Operation 50 'sub' 'neg' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.68ns)   --->   "%abscond = icmp sgt i17 %pas, 0" [paeth.cpp:13]   --->   Operation 51 'icmp' 'abscond' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.26ns)   --->   "%abs = select i1 %abscond, i17 %pas, i17 %neg" [paeth.cpp:13]   --->   Operation 52 'select' 'abs' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%abs_cast_cast = sext i17 %abs to i19" [paeth.cpp:13]   --->   Operation 53 'sext' 'abs_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.59ns)   --->   "%neg1 = sub i17 0, %pbs" [paeth.cpp:14]   --->   Operation 54 'sub' 'neg1' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.68ns)   --->   "%abscond2 = icmp sgt i17 %pbs, 0" [paeth.cpp:14]   --->   Operation 55 'icmp' 'abscond2' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.26ns)   --->   "%abs3 = select i1 %abscond2, i17 %pbs, i17 %neg1" [paeth.cpp:14]   --->   Operation 56 'select' 'abs3' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%abs3_cast_cast = sext i17 %abs3 to i19" [paeth.cpp:14]   --->   Operation 57 'sext' 'abs3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.58ns)   --->   "%neg7 = sub i19 0, %sext_ln15_1" [paeth.cpp:15]   --->   Operation 58 'sub' 'neg7' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.69ns)   --->   "%abscond8 = icmp sgt i18 %pcs, 0" [paeth.cpp:15]   --->   Operation 59 'icmp' 'abscond8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.31ns)   --->   "%abs9 = select i1 %abscond8, i19 %sext_ln15_1, i19 %neg7" [paeth.cpp:15]   --->   Operation 60 'select' 'abs9' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln17 = icmp slt i19 %abs9, %abs_cast_cast" [paeth.cpp:17]   --->   Operation 61 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node test_3)   --->   "%test_2 = xor i1 %icmp_ln17, true" [paeth.cpp:17]   --->   Operation 62 'xor' 'test_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.71ns)   --->   "%test_4 = icmp sgt i19 %abs3_cast_cast, %abs9" [paeth.cpp:18]   --->   Operation 63 'icmp' 'test_4' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.68ns)   --->   "%icmp_ln19 = icmp slt i17 %abs3, %abs" [paeth.cpp:19]   --->   Operation 64 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node test_3)   --->   "%xor_ln19 = xor i1 %icmp_ln19, true" [paeth.cpp:19]   --->   Operation 65 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%test_3 = and i1 %test_2, %xor_ln19" [paeth.cpp:19]   --->   Operation 66 'and' 'test_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.60ns)   --->   "br i1 %test_3, label %3, label %2" [paeth.cpp:20]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 68 [1/1] (0.24ns)   --->   "%c_load_b_load = select i1 %test_4, i16 %c_load, i16 %b_load" [paeth.cpp:18]   --->   Operation 68 'select' 'c_load_b_load' <Predicate = (!test_3)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.60ns)   --->   "br label %3"   --->   Operation 69 'br' <Predicate = (!test_3)> <Delay = 0.60>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%storemerge1_in = phi i16 [ %c_load_b_load, %2 ], [ %a_load, %1 ]" [paeth.cpp:18]   --->   Operation 70 'phi' 'storemerge1_in' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i16 %storemerge1_in to i32" [paeth.cpp:14]   --->   Operation 71 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.15ns)   --->   "store i32 %sext_ln14_2, i32* %out_addr_1, align 4" [paeth.cpp:20]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [paeth.cpp:10]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.15>
ST_5 : Operation 74 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [paeth.cpp:30]   --->   Operation 74 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret i32 %v" [paeth.cpp:37]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
out_addr          (getelementptr    ) [ 001111]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
br_ln8            (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln8          (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln8            (br               ) [ 000000]
br_ln10           (br               ) [ 001110]
k_0               (phi              ) [ 000100]
icmp_ln10         (icmp             ) [ 001110]
empty_2           (speclooptripcount) [ 000000]
k                 (add              ) [ 001110]
br_ln10           (br               ) [ 000000]
zext_ln13         (zext             ) [ 000000]
b_addr            (getelementptr    ) [ 000010]
c_addr            (getelementptr    ) [ 000010]
a_addr            (getelementptr    ) [ 000010]
out_addr_1        (getelementptr    ) [ 000010]
br_ln0            (br               ) [ 011110]
b_load            (load             ) [ 000000]
sext_ln13         (sext             ) [ 000000]
sext_ln13_1       (sext             ) [ 000000]
c_load            (load             ) [ 000000]
sext_ln13_2       (sext             ) [ 000000]
pas               (sub              ) [ 000000]
a_load            (load             ) [ 000000]
sext_ln14         (sext             ) [ 000000]
sext_ln14_1       (sext             ) [ 000000]
pbs               (sub              ) [ 000000]
shl_ln            (bitconcatenate   ) [ 000000]
sext_ln15         (sext             ) [ 000000]
sub_ln15          (sub              ) [ 000000]
pcs               (or               ) [ 000000]
sext_ln15_1       (sext             ) [ 000000]
neg               (sub              ) [ 000000]
abscond           (icmp             ) [ 000000]
abs               (select           ) [ 000000]
abs_cast_cast     (sext             ) [ 000000]
neg1              (sub              ) [ 000000]
abscond2          (icmp             ) [ 000000]
abs3              (select           ) [ 000000]
abs3_cast_cast    (sext             ) [ 000000]
neg7              (sub              ) [ 000000]
abscond8          (icmp             ) [ 000000]
abs9              (select           ) [ 000000]
icmp_ln17         (icmp             ) [ 000000]
test_2            (xor              ) [ 000000]
test_4            (icmp             ) [ 000000]
icmp_ln19         (icmp             ) [ 000000]
xor_ln19          (xor              ) [ 000000]
test_3            (and              ) [ 001110]
br_ln20           (br               ) [ 000000]
c_load_b_load     (select           ) [ 000000]
br_ln0            (br               ) [ 000000]
storemerge1_in    (phi              ) [ 000000]
sext_ln14_2       (sext             ) [ 000000]
store_ln20        (store            ) [ 000000]
br_ln10           (br               ) [ 001110]
v                 (load             ) [ 000000]
ret_ln37          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="paeth_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="out_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="7" slack="1"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln20/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="b_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="7" slack="0"/>
<pin id="57" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="7" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="a_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="1"/>
<pin id="112" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="storemerge1_in_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1_in (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="storemerge1_in_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1_in/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln8_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln10_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln13_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln13_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln13_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln13_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="pas_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pas/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln14_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln14_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pbs_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pbs/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln15_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln15_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="17" slack="0"/>
<pin id="210" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="pcs_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="pcs/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln15_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="neg_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="17" slack="0"/>
<pin id="226" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="abscond_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="0"/>
<pin id="231" dir="0" index="1" bw="17" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="abs_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="17" slack="0"/>
<pin id="238" dir="0" index="2" bw="17" slack="0"/>
<pin id="239" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="abs_cast_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="0"/>
<pin id="245" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_cast_cast/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="neg1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="17" slack="0"/>
<pin id="250" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg1/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="abscond2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="17" slack="0"/>
<pin id="255" dir="0" index="1" bw="17" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond2/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="abs3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="17" slack="0"/>
<pin id="262" dir="0" index="2" bw="17" slack="0"/>
<pin id="263" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs3/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="abs3_cast_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="0"/>
<pin id="269" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs3_cast_cast/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="neg7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="18" slack="0"/>
<pin id="274" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg7/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="abscond8_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="0"/>
<pin id="279" dir="0" index="1" bw="18" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond8/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="abs9_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="19" slack="0"/>
<pin id="286" dir="0" index="2" bw="19" slack="0"/>
<pin id="287" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs9/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln17_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="19" slack="0"/>
<pin id="293" dir="0" index="1" bw="19" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="test_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="test_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="test_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="0"/>
<pin id="305" dir="0" index="1" bw="19" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="test_4/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln19_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="0" index="1" bw="17" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln19_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="test_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="test_3/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="c_load_b_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="16" slack="0"/>
<pin id="331" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_load_b_load/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln14_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_2/4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="out_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="357" class="1005" name="k_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="362" class="1005" name="b_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="c_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="1"/>
<pin id="369" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="a_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="out_addr_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="130"><net_src comp="86" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="103" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="103" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="114" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="114" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="114" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="166"><net_src comp="60" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="60" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="73" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="86" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="86" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="171" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="73" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="163" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="181" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="175" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="175" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="175" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="223" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="189" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="189" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="189" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="247" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="219" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="213" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="219" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="243" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="267" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="283" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="259" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="235" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="297" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="303" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="73" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="60" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="339"><net_src comp="124" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="344"><net_src comp="40" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="352"><net_src comp="137" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="360"><net_src comp="149" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="365"><net_src comp="53" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="370"><net_src comp="66" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="375"><net_src comp="79" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="380"><net_src comp="92" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: paeth : a | {3 4 }
	Port: paeth : b | {3 4 }
	Port: paeth : c | {3 4 }
	Port: paeth : out_r | {2 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		i : 1
		br_ln8 : 2
	State 3
		icmp_ln10 : 1
		k : 1
		br_ln10 : 2
		zext_ln13 : 1
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
		a_addr : 2
		a_load : 3
		out_addr_1 : 2
	State 4
		sext_ln13 : 1
		sext_ln13_1 : 1
		sext_ln13_2 : 1
		pas : 2
		sext_ln14 : 1
		sext_ln14_1 : 1
		pbs : 2
		shl_ln : 1
		sext_ln15 : 2
		sub_ln15 : 3
		pcs : 4
		sext_ln15_1 : 4
		neg : 3
		abscond : 3
		abs : 4
		abs_cast_cast : 5
		neg1 : 3
		abscond2 : 3
		abs3 : 4
		abs3_cast_cast : 5
		neg7 : 5
		abscond8 : 4
		abs9 : 6
		icmp_ln17 : 7
		test_2 : 8
		test_4 : 7
		icmp_ln19 : 5
		xor_ln19 : 6
		test_3 : 8
		br_ln20 : 8
		c_load_b_load : 8
		storemerge1_in : 9
		sext_ln14_2 : 10
		store_ln20 : 11
	State 5
		ret_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln8_fu_131    |    0    |    11   |
|          |    icmp_ln10_fu_143   |    0    |    11   |
|          |     abscond_fu_229    |    0    |    20   |
|   icmp   |    abscond2_fu_253    |    0    |    20   |
|          |    abscond8_fu_277    |    0    |    20   |
|          |    icmp_ln17_fu_291   |    0    |    20   |
|          |     test_4_fu_303     |    0    |    20   |
|          |    icmp_ln19_fu_309   |    0    |    20   |
|----------|-----------------------|---------|---------|
|          |       pas_fu_175      |    0    |    16   |
|          |       pbs_fu_189      |    0    |    16   |
|    sub   |    sub_ln15_fu_207    |    0    |    17   |
|          |       neg_fu_223      |    0    |    17   |
|          |      neg1_fu_247      |    0    |    17   |
|          |      neg7_fu_271      |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |       abs_fu_235      |    0    |    17   |
|  select  |      abs3_fu_259      |    0    |    17   |
|          |      abs9_fu_283      |    0    |    19   |
|          |  c_load_b_load_fu_327 |    0    |    16   |
|----------|-----------------------|---------|---------|
|    or    |       pcs_fu_213      |    0    |    18   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_137       |    0    |    7    |
|          |        k_fu_149       |    0    |    7    |
|----------|-----------------------|---------|---------|
|    xor   |     test_2_fu_297     |    0    |    2    |
|          |    xor_ln19_fu_315    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |     test_3_fu_321     |    0    |    2    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln13_fu_155   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln13_fu_163   |    0    |    0    |
|          |   sext_ln13_1_fu_167  |    0    |    0    |
|          |   sext_ln13_2_fu_171  |    0    |    0    |
|          |    sext_ln14_fu_181   |    0    |    0    |
|   sext   |   sext_ln14_1_fu_185  |    0    |    0    |
|          |    sext_ln15_fu_203   |    0    |    0    |
|          |   sext_ln15_1_fu_219  |    0    |    0    |
|          |  abs_cast_cast_fu_243 |    0    |    0    |
|          | abs3_cast_cast_fu_267 |    0    |    0    |
|          |   sext_ln14_2_fu_336  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_195     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   350   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_addr_reg_372    |    7   |
|    b_addr_reg_362    |    7   |
|    c_addr_reg_367    |    7   |
|      i_0_reg_99      |    7   |
|       i_reg_349      |    7   |
|      k_0_reg_110     |    7   |
|       k_reg_357      |    7   |
|  out_addr_1_reg_377  |    7   |
|   out_addr_reg_341   |    7   |
|storemerge1_in_reg_121|   16   |
+----------------------+--------+
|         Total        |   79   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_48 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_73 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  2.412  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   350  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   79   |   386  |
+-----------+--------+--------+--------+
