$date
	Fri Dec  8 18:03:47 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! t_out $end
$var reg 1 " t_clk $end
$var reg 1 # t_reset $end
$var reg 1 $ t_x $end
$scope module in1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 1 ( out $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
x(
0'
1&
0%
0$
1#
0"
x!
$end
#10
1$
1'
0#
0&
#20
b100 )
0(
0!
1"
1%
#30
0$
0'
0"
0%
#40
b11 )
1"
1%
#50
1$
1'
0"
0%
#60
b10 )
1(
1!
1"
1%
#70
0$
0'
0"
0%
#80
b11 )
1"
1%
#90
1$
1'
0"
0%
#100
b10 )
1"
1%
#110
0$
0'
0"
0%
#120
b11 )
1"
1%
#130
1$
1'
0"
0%
#140
b10 )
1"
1%
#150
0$
0'
0"
0%
#160
b11 )
1"
1%
#170
1$
1'
0"
0%
#180
b10 )
1"
1%
#190
0$
0'
0"
0%
#200
b11 )
1"
1%
#210
1$
1'
0"
0%
#220
b10 )
1"
1%
#230
0$
0'
0"
0%
#240
b11 )
1"
1%
#250
1$
1'
0"
0%
#260
b10 )
1"
1%
#270
0$
0'
0"
0%
#280
b11 )
1"
1%
#290
1$
1'
0"
0%
#300
b10 )
1"
1%
#310
0$
0'
0"
0%
#320
b11 )
1"
1%
#330
1$
1'
0"
0%
#340
b10 )
1"
1%
#350
0$
0'
0"
0%
#360
b11 )
1"
1%
#370
1$
1'
0"
0%
#380
b10 )
1"
1%
#390
0$
0'
0"
0%
#400
b11 )
1"
1%
#410
1$
1'
0"
0%
#420
b10 )
1"
1%
#430
0$
0'
0"
0%
#440
b11 )
1"
1%
#450
1$
1'
0"
0%
#460
b10 )
1"
1%
#470
0$
0'
0"
0%
#480
b11 )
1"
1%
#490
1$
1'
0"
0%
#500
b10 )
1"
1%
#510
0$
0'
0"
0%
#520
b11 )
1"
1%
#530
1$
1'
0"
0%
#540
b10 )
1"
1%
#550
0$
0'
0"
0%
#560
b11 )
1"
1%
#570
1$
1'
0"
0%
#580
b10 )
1"
1%
#590
0$
0'
0"
0%
#600
b11 )
1"
1%
#610
1$
1'
0"
0%
#620
b10 )
1"
1%
#630
0$
0'
0"
0%
#640
b11 )
1"
1%
#650
0"
0%
