pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
do unite_traitement.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement
# -- Compiling architecture RTL of unite_traitement
# -- Loading entity register_bench
# -- Loading entity ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_tb
# -- Compiling architecture test_bench of unite_traitement_tb
# -- Loading entity unite_traitement
# vsim -novopt unite_traitement_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_traitement_tb(test_bench)
# Loading work.unite_traitement(rtl)
# Loading work.register_bench(rtl)
# Loading work.alu(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /unite_traitement_tb/traitement_unity/banc_registre
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /unite_traitement_tb/traitement_unity/banc_registre
# ** Note: fin du test, assurez vous que OK = TRUE
#    Time: 52 ns  Iteration: 0  Instance: /unite_traitement_tb
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading package NUMERIC_STD
# -- Loading entity unite_traitement_finale
# ** Error: tb_unite_traitement_finale.vhd(38): Signal "S" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_unite_traitement_finale.vhd(70): VHDL Compiler exiting
# ** Error: /opt/altera/13.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./unite_traitement_finale.do line 4
# /opt/altera/13.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 tb_unite_traitement_finale.vhd"
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading package NUMERIC_STD
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_unite_traitement_finale/unite_traitement/S(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
add wave -position insertpoint sim:/tb_unite_traitement_finale/unite_traitement/register_bank/*
quit -sim
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading package NUMERIC_STD
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_unite_traitement_finale/unite_traitement/S(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
add wave -position insertpoint  \
sim:/tb_unite_traitement_finale/unite_traitement/register_bank/Banc
quit -sim
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading package NUMERIC_STD
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_unite_traitement_finale/unite_traitement/S(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading package NUMERIC_STD
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# Loading work.data_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading package NUMERIC_STD
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# Loading work.data_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
