{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396871258396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396871258398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 17:17:38 2014 " "Processing started: Mon Apr  7 17:17:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396871258398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396871258398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Navigation -c Navigation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396871258399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1396871258680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper-main " "Found design unit 1: Stepper-main" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871259341 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper " "Found entity 1: Stepper" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871259341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396871259341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Navigation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Navigation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Navigation-main " "Found design unit 1: Navigation-main" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871259343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Navigation " "Found entity 1: Navigation" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871259343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396871259343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Navigation " "Elaborating entity \"Navigation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1396871259442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871259445 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance_r Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"distance_r\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance_l Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"distance_l\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwd_r Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"fwd_r\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwd_l Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"fwd_l\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_l Navigation.vhd(54) " "Inferred latch for \"fwd_l\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_r Navigation.vhd(54) " "Inferred latch for \"fwd_r\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[0\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[0\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[1\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[1\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[2\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[2\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259446 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[3\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[3\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[4\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[4\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[5\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[5\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[6\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[6\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[7\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[7\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[8\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[8\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[9\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[9\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[10\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[10\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[11\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[11\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[12\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[12\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[13\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[13\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[0\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[0\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[1\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[1\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259447 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[2\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[2\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[3\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[3\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[4\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[4\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[5\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[5\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[6\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[6\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[7\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[7\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[8\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[8\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[9\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[9\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[10\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[10\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[11\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[11\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[12\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[12\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[13\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[13\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run Navigation.vhd(54) " "Inferred latch for \"run\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259448 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Navigation.vhd(58) " "Inferred latch for \"state\[0\]\" at Navigation.vhd(58)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259449 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Navigation.vhd(58) " "Inferred latch for \"state\[1\]\" at Navigation.vhd(58)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259449 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Navigation.vhd(58) " "Inferred latch for \"state\[2\]\" at Navigation.vhd(58)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871259449 "|Navigation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper Stepper:Stepper_L " "Elaborating entity \"Stepper\" for hierarchy \"Stepper:Stepper_L\"" {  } { { "Navigation.vhd" "Stepper_L" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396871259452 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_steps Stepper.vhd(28) " "VHDL Signal Declaration warning at Stepper.vhd(28): used explicit default value for signal \"a_steps\" because signal was never assigned a value" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1396871259456 "|Navigation|Stepper:Stepper_L"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "running Stepper.vhd(30) " "VHDL Signal Declaration warning at Stepper.vhd(30): used explicit default value for signal \"running\" because signal was never assigned a value" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1396871259456 "|Navigation|Stepper:Stepper_L"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396871259997 "|Navigation|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1396871259997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1396871259998 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1396871259998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1396871259998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1396871259998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396871260124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 17:17:40 2014 " "Processing ended: Mon Apr  7 17:17:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396871260124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396871260124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396871260124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396871260124 ""}
