<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config16></name>


<trans_list>

<trans id="225" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:3 %p_read3163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31

]]></Node>
<StgValue><ssdm name="p_read3163"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:4 %p_read3062 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30

]]></Node>
<StgValue><ssdm name="p_read3062"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:5 %p_read_313 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_313"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:6 %p_read_314 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_314"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:7 %p_read_315 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_315"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:8 %p_read_316 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_316"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:9 %p_read_317 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_317"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:10 %p_read_318 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_318"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:11 %p_read_319 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_319"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:12 %p_read2254 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22

]]></Node>
<StgValue><ssdm name="p_read2254"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:15 %p_read_320 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_320"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:16 %p_read_321 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_321"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:18 %p_read_323 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_323"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:19 %p_read_324 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_324"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:20 %p_read_325 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_325"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:21 %p_read_326 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_326"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:22 %p_read1244 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12

]]></Node>
<StgValue><ssdm name="p_read1244"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:23 %p_read1143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11

]]></Node>
<StgValue><ssdm name="p_read1143"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:24 %p_read1042 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1042"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:25 %p_read941 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9

]]></Node>
<StgValue><ssdm name="p_read941"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:26 %p_read840 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8

]]></Node>
<StgValue><ssdm name="p_read840"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:27 %p_read739 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7

]]></Node>
<StgValue><ssdm name="p_read739"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:28 %p_read638 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6

]]></Node>
<StgValue><ssdm name="p_read638"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:29 %p_read537 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5

]]></Node>
<StgValue><ssdm name="p_read537"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:32 %p_read234 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read234"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:33 %p_read133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read133"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="21" op_0_bw="16">
<![CDATA[
.split9.0:40 %sext_ln1171_98 = sext i16 %p_read133

]]></Node>
<StgValue><ssdm name="sext_ln1171_98"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split9.0:41 %mul_ln1171 = mul i21 %sext_ln1171_98, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:42 %trunc_ln717_s = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:44 %sext_ln1171_99 = sext i16 %p_read234

]]></Node>
<StgValue><ssdm name="sext_ln1171_99"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:45 %mul_ln717 = mul i22 %sext_ln1171_99, i22 4194221

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:46 %trunc_ln717_163 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_163"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:61 %sext_ln1171_104 = sext i16 %p_read537

]]></Node>
<StgValue><ssdm name="sext_ln1171_104"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:62 %mul_ln717_1 = mul i22 %sext_ln1171_104, i22 41

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:63 %trunc_ln717_166 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_1, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_166"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:64 %sext_ln717_77 = sext i16 %p_read638

]]></Node>
<StgValue><ssdm name="sext_ln717_77"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:65 %mul_ln717_2 = mul i22 %sext_ln717_77, i22 50

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:66 %trunc_ln717_167 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_2, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_167"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:67 %shl_ln1171_85 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read739, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_85"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:68 %sext_ln1171_105 = sext i19 %shl_ln1171_85

]]></Node>
<StgValue><ssdm name="sext_ln1171_105"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:69 %sub_ln1171_41 = sub i20 0, i20 %sext_ln1171_105

]]></Node>
<StgValue><ssdm name="sub_ln1171_41"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:70 %trunc_ln717_168 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_41, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_168"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:72 %sext_ln1171_106 = sext i16 %p_read840

]]></Node>
<StgValue><ssdm name="sext_ln1171_106"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:73 %mul_ln717_3 = mul i22 %sext_ln1171_106, i22 94

]]></Node>
<StgValue><ssdm name="mul_ln717_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:74 %trunc_ln717_169 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_3, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_169"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split9.0:75 %shl_ln1171_86 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read941, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_86"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="21">
<![CDATA[
.split9.0:76 %sext_ln1171_107 = sext i21 %shl_ln1171_86

]]></Node>
<StgValue><ssdm name="sext_ln1171_107"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.split9.0:77 %shl_ln1171_87 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read941, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_87"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="18">
<![CDATA[
.split9.0:78 %sext_ln1171_108 = sext i18 %shl_ln1171_87

]]></Node>
<StgValue><ssdm name="sext_ln1171_108"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:79 %add_ln1171 = add i22 %sext_ln1171_107, i22 %sext_ln1171_108

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:80 %trunc_ln717_170 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_170"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:81 %sext_ln717_79 = sext i16 %p_read1042

]]></Node>
<StgValue><ssdm name="sext_ln717_79"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:82 %mul_ln717_4 = mul i22 %sext_ln717_79, i22 35

]]></Node>
<StgValue><ssdm name="mul_ln717_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:83 %trunc_ln717_171 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_4, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_171"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:84 %sext_ln717_80 = sext i16 %p_read1143

]]></Node>
<StgValue><ssdm name="sext_ln717_80"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:85 %mul_ln717_5 = mul i22 %sext_ln717_80, i22 70

]]></Node>
<StgValue><ssdm name="mul_ln717_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:86 %trunc_ln717_172 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_5, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_172"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:87 %sext_ln1171_109 = sext i16 %p_read1244

]]></Node>
<StgValue><ssdm name="sext_ln1171_109"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:88 %mul_ln717_6 = mul i22 %sext_ln1171_109, i22 4194202

]]></Node>
<StgValue><ssdm name="mul_ln717_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:89 %trunc_ln717_173 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_6, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_173"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.split9.0:90 %shl_ln1171_88 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_326, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_88"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split9.0:91 %shl_ln1171_89 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_326, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_89"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="20">
<![CDATA[
.split9.0:92 %sext_ln1171_110 = sext i20 %shl_ln1171_89

]]></Node>
<StgValue><ssdm name="sext_ln1171_110"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:93 %add_ln1171_4 = add i22 %shl_ln1171_88, i22 %sext_ln1171_110

]]></Node>
<StgValue><ssdm name="add_ln1171_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:94 %trunc_ln717_174 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_4, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_174"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.split9.0:95 %shl_ln1171_90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_325, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_90"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.split9.0:96 %shl_ln1171_91 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_325, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_91"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="18">
<![CDATA[
.split9.0:97 %sext_ln1171_111 = sext i18 %shl_ln1171_91

]]></Node>
<StgValue><ssdm name="sext_ln1171_111"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:98 %sub_ln1171_42 = sub i22 %sext_ln1171_111, i22 %shl_ln1171_90

]]></Node>
<StgValue><ssdm name="sub_ln1171_42"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:99 %trunc_ln717_175 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_42, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_175"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:100 %shl_ln1171_92 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_324, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_92"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:101 %sext_ln1171_112 = sext i19 %shl_ln1171_92

]]></Node>
<StgValue><ssdm name="sext_ln1171_112"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.split9.0:102 %shl_ln1171_93 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_324, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_93"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="17">
<![CDATA[
.split9.0:103 %sext_ln1171_113 = sext i17 %shl_ln1171_93

]]></Node>
<StgValue><ssdm name="sext_ln1171_113"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:104 %sub_ln1171_43 = sub i20 %sext_ln1171_112, i20 %sext_ln1171_113

]]></Node>
<StgValue><ssdm name="sub_ln1171_43"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:105 %trunc_ln717_176 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_43, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_176"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="14">
<![CDATA[
.split9.0:106 %sext_ln717_81 = sext i14 %trunc_ln717_176

]]></Node>
<StgValue><ssdm name="sext_ln717_81"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:107 %sext_ln717_82 = sext i16 %p_read_323

]]></Node>
<StgValue><ssdm name="sext_ln717_82"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:108 %mul_ln717_7 = mul i22 %sext_ln717_82, i22 97

]]></Node>
<StgValue><ssdm name="mul_ln717_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:109 %trunc_ln717_177 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_7, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_177"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="20" op_0_bw="16">
<![CDATA[
.split9.0:115 %sext_ln1171_116 = sext i16 %p_read_321

]]></Node>
<StgValue><ssdm name="sext_ln1171_116"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:116 %shl_ln1171_95 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_321, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_95"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:117 %sext_ln1171_117 = sext i19 %shl_ln1171_95

]]></Node>
<StgValue><ssdm name="sext_ln1171_117"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:118 %sub_ln1171_45 = sub i20 %sext_ln1171_117, i20 %sext_ln1171_116

]]></Node>
<StgValue><ssdm name="sub_ln1171_45"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:119 %trunc_ln717_179 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_45, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_179"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="14">
<![CDATA[
.split9.0:120 %sext_ln717_83 = sext i14 %trunc_ln717_179

]]></Node>
<StgValue><ssdm name="sext_ln717_83"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="21" op_0_bw="16">
<![CDATA[
.split9.0:121 %sext_ln1171_118 = sext i16 %p_read_320

]]></Node>
<StgValue><ssdm name="sext_ln1171_118"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split9.0:122 %shl_ln1171_96 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_320, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_96"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="21" op_0_bw="20">
<![CDATA[
.split9.0:123 %sext_ln1171_119 = sext i20 %shl_ln1171_96

]]></Node>
<StgValue><ssdm name="sext_ln1171_119"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split9.0:124 %add_ln1171_5 = add i21 %sext_ln1171_119, i21 %sext_ln1171_118

]]></Node>
<StgValue><ssdm name="add_ln1171_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:125 %trunc_ln717_180 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_5, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln717_180"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="15">
<![CDATA[
.split9.0:126 %sext_ln717_84 = sext i15 %trunc_ln717_180

]]></Node>
<StgValue><ssdm name="sext_ln717_84"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:139 %sext_ln1171_123 = sext i16 %p_read2254

]]></Node>
<StgValue><ssdm name="sext_ln1171_123"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="16">
<![CDATA[
.split9.0:140 %trunc_ln1171_4 = trunc i16 %p_read2254

]]></Node>
<StgValue><ssdm name="trunc_ln1171_4"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
.split9.0:141 %shl_ln1171_100 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_4, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_100"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:142 %sub_ln1171_48 = sub i22 %shl_ln1171_100, i22 %sext_ln1171_123

]]></Node>
<StgValue><ssdm name="sub_ln1171_48"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:143 %trunc_ln717_183 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_48, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_183"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="16">
<![CDATA[
.split9.0:144 %trunc_ln1171_5 = trunc i16 %p_read_319

]]></Node>
<StgValue><ssdm name="trunc_ln1171_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
.split9.0:145 %shl_ln1171_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_5, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_101"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split9.0:146 %shl_ln1171_102 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_319, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_102"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="22" op_0_bw="21">
<![CDATA[
.split9.0:147 %sext_ln1171_124 = sext i21 %shl_ln1171_102

]]></Node>
<StgValue><ssdm name="sext_ln1171_124"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:148 %sub_ln1171_49 = sub i22 %shl_ln1171_101, i22 %sext_ln1171_124

]]></Node>
<StgValue><ssdm name="sub_ln1171_49"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:149 %trunc_ln717_184 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_49, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_184"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="20" op_0_bw="16">
<![CDATA[
.split9.0:150 %sext_ln1171_125 = sext i16 %p_read_318

]]></Node>
<StgValue><ssdm name="sext_ln1171_125"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:151 %shl_ln1171_103 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_318, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_103"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:152 %sext_ln1171_126 = sext i19 %shl_ln1171_103

]]></Node>
<StgValue><ssdm name="sext_ln1171_126"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:153 %sub_ln1171_50 = sub i20 %sext_ln1171_126, i20 %sext_ln1171_125

]]></Node>
<StgValue><ssdm name="sub_ln1171_50"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:154 %trunc_ln717_185 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_50, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_185"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:156 %sext_ln1171_127 = sext i16 %p_read_317

]]></Node>
<StgValue><ssdm name="sext_ln1171_127"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:157 %mul_ln1171_19 = mul i22 %sext_ln1171_127, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:158 %trunc_ln717_186 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_19, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_186"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:159 %sext_ln717_87 = sext i16 %p_read_316

]]></Node>
<StgValue><ssdm name="sext_ln717_87"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:160 %mul_ln717_8 = mul i22 %sext_ln717_87, i22 4194201

]]></Node>
<StgValue><ssdm name="mul_ln717_8"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:161 %trunc_ln717_187 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_8, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_187"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="16">
<![CDATA[
.split9.0:162 %sext_ln1171_128 = sext i16 %p_read_315

]]></Node>
<StgValue><ssdm name="sext_ln1171_128"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split9.0:163 %sub_ln1171_51 = sub i17 0, i17 %sext_ln1171_128

]]></Node>
<StgValue><ssdm name="sub_ln1171_51"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:164 %trunc_ln717_188 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_51, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln717_188"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:166 %trunc_ln717_189 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_314, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_189"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="13">
<![CDATA[
.split9.0:167 %sext_ln1171_129 = sext i13 %trunc_ln717_189

]]></Node>
<StgValue><ssdm name="sext_ln1171_129"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.split9.0:168 %shl_ln1171_104 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_313, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_104"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.split9.0:169 %shl_ln1171_105 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_313, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_105"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="22" op_0_bw="18">
<![CDATA[
.split9.0:170 %sext_ln1171_130 = sext i18 %shl_ln1171_105

]]></Node>
<StgValue><ssdm name="sext_ln1171_130"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:171 %add_ln1171_6 = add i22 %shl_ln1171_104, i22 %sext_ln1171_130

]]></Node>
<StgValue><ssdm name="add_ln1171_6"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:172 %trunc_ln717_190 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_6, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_190"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:173 %sext_ln717_89 = sext i16 %p_read3062

]]></Node>
<StgValue><ssdm name="sext_ln717_89"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:174 %mul_ln717_9 = mul i22 %sext_ln717_89, i22 79

]]></Node>
<StgValue><ssdm name="mul_ln717_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:175 %trunc_ln717_191 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_9, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_191"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="20" op_0_bw="16">
<![CDATA[
.split9.0:176 %sext_ln1171_131 = sext i16 %p_read3163

]]></Node>
<StgValue><ssdm name="sext_ln1171_131"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:177 %shl_ln1171_106 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3163, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_106"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:178 %sext_ln1171_132 = sext i19 %shl_ln1171_106

]]></Node>
<StgValue><ssdm name="sext_ln1171_132"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:179 %sub_ln1171_52 = sub i20 0, i20 %sext_ln1171_132

]]></Node>
<StgValue><ssdm name="sub_ln1171_52"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:180 %sub_ln1171_53 = sub i20 %sub_ln1171_52, i20 %sext_ln1171_131

]]></Node>
<StgValue><ssdm name="sub_ln1171_53"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:181 %trunc_ln717_192 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_53, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_192"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="15" op_0_bw="14">
<![CDATA[
.split9.0:182 %sext_ln712 = sext i14 %trunc_ln717_192

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:194 %add_ln712_18 = add i16 %trunc_ln717_175, i16 %sext_ln717_81

]]></Node>
<StgValue><ssdm name="add_ln712_18"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:199 %add_ln712_23 = add i16 %sext_ln717_83, i16 %sext_ln717_84

]]></Node>
<StgValue><ssdm name="add_ln712_23"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:202 %add_ln712_26 = add i16 %trunc_ln717_183, i16 %trunc_ln717_184

]]></Node>
<StgValue><ssdm name="add_ln712_26"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split9.0:209 %add_ln712_33 = add i14 %sext_ln1171_129, i14 992

]]></Node>
<StgValue><ssdm name="add_ln712_33"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="15" op_0_bw="14">
<![CDATA[
.split9.0:210 %sext_ln712_11 = sext i14 %add_ln712_33

]]></Node>
<StgValue><ssdm name="sext_ln712_11"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split9.0:211 %add_ln712_34 = add i15 %sext_ln712_11, i15 %sext_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_34"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:13 %p_read2153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21

]]></Node>
<StgValue><ssdm name="p_read2153"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:14 %p_read2052 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20

]]></Node>
<StgValue><ssdm name="p_read2052"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:17 %p_read_322 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_322"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:30 %p_read436 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read436"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:31 %p_read335 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read335"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:34 %p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read32"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.split9.0:35 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read32, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.split9.0:36 %shl_ln1171_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_s"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="18">
<![CDATA[
.split9.0:37 %sext_ln1171 = sext i18 %shl_ln1171_s

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:38 %sub_ln1171 = sub i22 %sext_ln1171, i22 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1171"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:39 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
.split9.0:43 %sext_ln717 = sext i15 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="sext_ln717"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:47 %shl_ln1171_81 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read335, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_81"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:48 %sext_ln1171_100 = sext i19 %shl_ln1171_81

]]></Node>
<StgValue><ssdm name="sext_ln1171_100"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:49 %sub_ln1171_38 = sub i20 0, i20 %sext_ln1171_100

]]></Node>
<StgValue><ssdm name="sub_ln1171_38"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.split9.0:50 %shl_ln1171_82 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read335, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_82"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="17">
<![CDATA[
.split9.0:51 %sext_ln1171_101 = sext i17 %shl_ln1171_82

]]></Node>
<StgValue><ssdm name="sext_ln1171_101"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:52 %sub_ln1171_39 = sub i20 %sub_ln1171_38, i20 %sext_ln1171_101

]]></Node>
<StgValue><ssdm name="sub_ln1171_39"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:53 %trunc_ln717_164 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_39, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_164"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
.split9.0:54 %sext_ln717_76 = sext i14 %trunc_ln717_164

]]></Node>
<StgValue><ssdm name="sext_ln717_76"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split9.0:55 %shl_ln1171_83 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read436, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_83"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="21">
<![CDATA[
.split9.0:56 %sext_ln1171_102 = sext i21 %shl_ln1171_83

]]></Node>
<StgValue><ssdm name="sext_ln1171_102"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:57 %shl_ln1171_84 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read436, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_84"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="19">
<![CDATA[
.split9.0:58 %sext_ln1171_103 = sext i19 %shl_ln1171_84

]]></Node>
<StgValue><ssdm name="sext_ln1171_103"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:59 %sub_ln1171_40 = sub i22 %sext_ln1171_102, i22 %sext_ln1171_103

]]></Node>
<StgValue><ssdm name="sub_ln1171_40"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:60 %trunc_ln717_165 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_40, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_165"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="14">
<![CDATA[
.split9.0:71 %sext_ln717_78 = sext i14 %trunc_ln717_168

]]></Node>
<StgValue><ssdm name="sext_ln717_78"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:110 %sext_ln1171_114 = sext i16 %p_read_322

]]></Node>
<StgValue><ssdm name="sext_ln1171_114"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split9.0:111 %shl_ln1171_94 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_322, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_94"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="21">
<![CDATA[
.split9.0:112 %sext_ln1171_115 = sext i21 %shl_ln1171_94

]]></Node>
<StgValue><ssdm name="sext_ln1171_115"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:113 %sub_ln1171_44 = sub i22 %sext_ln1171_115, i22 %sext_ln1171_114

]]></Node>
<StgValue><ssdm name="sub_ln1171_44"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:114 %trunc_ln717_178 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_44, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_178"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split9.0:127 %shl_ln1171_97 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2052, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_97"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="19">
<![CDATA[
.split9.0:128 %sext_ln1171_120 = sext i19 %shl_ln1171_97

]]></Node>
<StgValue><ssdm name="sext_ln1171_120"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.split9.0:129 %shl_ln1171_98 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2052, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_98"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="17">
<![CDATA[
.split9.0:130 %sext_ln1171_121 = sext i17 %shl_ln1171_98

]]></Node>
<StgValue><ssdm name="sext_ln1171_121"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split9.0:131 %sub_ln1171_46 = sub i20 %sext_ln1171_121, i20 %sext_ln1171_120

]]></Node>
<StgValue><ssdm name="sub_ln1171_46"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:132 %trunc_ln717_181 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_46, i32 6, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln717_181"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
.split9.0:133 %sext_ln717_85 = sext i14 %trunc_ln717_181

]]></Node>
<StgValue><ssdm name="sext_ln717_85"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="16">
<![CDATA[
.split9.0:134 %sext_ln1171_122 = sext i16 %p_read2153

]]></Node>
<StgValue><ssdm name="sext_ln1171_122"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="16">
<![CDATA[
.split9.0:135 %trunc_ln1171 = trunc i16 %p_read2153

]]></Node>
<StgValue><ssdm name="trunc_ln1171"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
.split9.0:136 %shl_ln1171_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_99"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9.0:137 %sub_ln1171_47 = sub i22 %shl_ln1171_99, i22 %sext_ln1171_122

]]></Node>
<StgValue><ssdm name="sub_ln1171_47"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9.0:138 %trunc_ln717_182 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_47, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln717_182"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="14">
<![CDATA[
.split9.0:155 %sext_ln717_86 = sext i14 %trunc_ln717_185

]]></Node>
<StgValue><ssdm name="sext_ln717_86"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="11">
<![CDATA[
.split9.0:165 %sext_ln717_88 = sext i11 %trunc_ln717_188

]]></Node>
<StgValue><ssdm name="sext_ln717_88"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:183 %add_ln712 = add i16 %trunc_ln, i16 %sext_ln717

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:184 %add_ln712_8 = add i16 %trunc_ln717_163, i16 %sext_ln717_76

]]></Node>
<StgValue><ssdm name="add_ln712_8"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:186 %add_ln712_10 = add i16 %trunc_ln717_165, i16 %trunc_ln717_166

]]></Node>
<StgValue><ssdm name="add_ln712_10"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:187 %add_ln712_11 = add i16 %trunc_ln717_167, i16 %sext_ln717_78

]]></Node>
<StgValue><ssdm name="add_ln712_11"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:188 %add_ln712_12 = add i16 %add_ln712_11, i16 %add_ln712_10

]]></Node>
<StgValue><ssdm name="add_ln712_12"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:190 %add_ln712_14 = add i16 %trunc_ln717_169, i16 %trunc_ln717_170

]]></Node>
<StgValue><ssdm name="add_ln712_14"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:191 %add_ln712_15 = add i16 %trunc_ln717_171, i16 %trunc_ln717_172

]]></Node>
<StgValue><ssdm name="add_ln712_15"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:192 %add_ln712_16 = add i16 %add_ln712_15, i16 %add_ln712_14

]]></Node>
<StgValue><ssdm name="add_ln712_16"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:193 %add_ln712_17 = add i16 %trunc_ln717_173, i16 %trunc_ln717_174

]]></Node>
<StgValue><ssdm name="add_ln712_17"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:195 %add_ln712_19 = add i16 %add_ln712_18, i16 %add_ln712_17

]]></Node>
<StgValue><ssdm name="add_ln712_19"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:196 %add_ln712_20 = add i16 %add_ln712_19, i16 %add_ln712_16

]]></Node>
<StgValue><ssdm name="add_ln712_20"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:198 %add_ln712_22 = add i16 %trunc_ln717_177, i16 %trunc_ln717_178

]]></Node>
<StgValue><ssdm name="add_ln712_22"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:200 %add_ln712_24 = add i16 %add_ln712_23, i16 %add_ln712_22

]]></Node>
<StgValue><ssdm name="add_ln712_24"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:201 %add_ln712_25 = add i16 %sext_ln717_85, i16 %trunc_ln717_182

]]></Node>
<StgValue><ssdm name="add_ln712_25"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:203 %add_ln712_27 = add i16 %add_ln712_26, i16 %add_ln712_25

]]></Node>
<StgValue><ssdm name="add_ln712_27"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:205 %add_ln712_29 = add i16 %sext_ln717_86, i16 %trunc_ln717_186

]]></Node>
<StgValue><ssdm name="add_ln712_29"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:206 %add_ln712_30 = add i16 %trunc_ln717_187, i16 %sext_ln717_88

]]></Node>
<StgValue><ssdm name="add_ln712_30"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:207 %add_ln712_31 = add i16 %add_ln712_30, i16 %add_ln712_29

]]></Node>
<StgValue><ssdm name="add_ln712_31"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:208 %add_ln712_32 = add i16 %trunc_ln717_190, i16 %trunc_ln717_191

]]></Node>
<StgValue><ssdm name="add_ln712_32"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="15">
<![CDATA[
.split9.0:212 %sext_ln712_12 = sext i15 %add_ln712_34

]]></Node>
<StgValue><ssdm name="sext_ln712_12"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:213 %add_ln712_35 = add i16 %sext_ln712_12, i16 %add_ln712_32

]]></Node>
<StgValue><ssdm name="add_ln712_35"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:214 %add_ln712_36 = add i16 %add_ln712_35, i16 %add_ln712_31

]]></Node>
<StgValue><ssdm name="add_ln712_36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9.0:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split9.0:1 %speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 2, void @empty_2

]]></Node>
<StgValue><ssdm name="speclatency_ln0"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split9.0:2 %specresourcelimit_ln32 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 63, void @empty_1, void @empty_2, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln32"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:185 %add_ln712_9 = add i16 %add_ln712_8, i16 %add_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_9"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:189 %add_ln712_13 = add i16 %add_ln712_12, i16 %add_ln712_9

]]></Node>
<StgValue><ssdm name="add_ln712_13"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:197 %add_ln712_21 = add i16 %add_ln712_20, i16 %add_ln712_13

]]></Node>
<StgValue><ssdm name="add_ln712_21"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:204 %add_ln712_28 = add i16 %add_ln712_27, i16 %add_ln712_24

]]></Node>
<StgValue><ssdm name="add_ln712_28"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:215 %add_ln712_37 = add i16 %add_ln712_36, i16 %add_ln712_28

]]></Node>
<StgValue><ssdm name="add_ln712_37"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split9.0:216 %add_ln712_38 = add i16 %add_ln712_37, i16 %add_ln712_21

]]></Node>
<StgValue><ssdm name="add_ln712_38"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16">
<![CDATA[
.split9.0:217 %ret_ln69 = ret i16 %add_ln712_38

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
