Protel Design System Design Rule Check
PCB File : C:\Users\chepu\Desktop\SVS_cursov\Оригиналы\Проект в Altium\СФ МЭИ ПЭ-25.11.04.04.09.01.PcbDoc
Date     : 24.01.2026
Time     : 12:50:28

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad C10-2(109.3mm,36mm) on Top Layer And Via (108.307mm,37.402mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad D1-1(75.9mm,32.2mm) on Top Layer And Via (75.9mm,34.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad D2-18(108.75mm,38.8mm) on Top Layer And Via (108.307mm,37.402mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D2-63(108.75mm,50.2mm) on Top Layer And Via (108.75mm,51.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Via (110.5mm,28.1mm) from Top Layer to Bottom Layer And Via (111.5mm,29.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.211mm] / [Bottom Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Via (123.8mm,60mm) from Top Layer to Bottom Layer And Via (125.1mm,59.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.157mm] / [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (127.1mm,63.6mm) from Top Layer to Bottom Layer And Via (128mm,62.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.218mm] / [Bottom Solder] Mask Sliver [0.218mm]
Rule Violations :7

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (10mm,5.5mm) on Top Overlay And Pad X4-1(10mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (10mm,81.5mm) on Top Overlay And Pad X1-2(10mm,81.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (131.1mm,81.5mm) on Top Overlay And Pad X3-4(131.1mm,81.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (131.2mm,5.5mm) on Top Overlay And Pad X2-1(131.2mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (136.1mm,81.5mm) on Top Overlay And Pad X3-3(136.1mm,81.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (136.2mm,5.5mm) on Top Overlay And Pad X2-2(136.2mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (141.1mm,81.5mm) on Top Overlay And Pad X3-2(141.1mm,81.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (141.2mm,5.5mm) on Top Overlay And Pad X2-3(141.2mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (146.1mm,81.5mm) on Top Overlay And Pad X3-1(146.1mm,81.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (146.2mm,5.5mm) on Top Overlay And Pad X2-4(146.2mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (15mm,5.5mm) on Top Overlay And Pad X4-2(15mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (15mm,81.5mm) on Top Overlay And Pad X1-1(15mm,81.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (20mm,5.5mm) on Top Overlay And Pad X4-3(20mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (25mm,5.5mm) on Top Overlay And Pad X4-4(25mm,5.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Arc (57.7mm,81.5mm) on Top Overlay And Pad VD1-1(57.7mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Arc (57.7mm,81.5mm) on Top Overlay And Pad VD1-1(57.7mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (57.7mm,81.5mm) on Top Overlay And Pad VD1-1(57.7mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (57.7mm,81.5mm) on Top Overlay And Pad VD1-2(57.7mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (57.7mm,81.5mm) on Top Overlay And Pad VD1-2(57.7mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Arc (62.8mm,81.5mm) on Top Overlay And Pad VD2-1(62.8mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Arc (62.8mm,81.5mm) on Top Overlay And Pad VD2-1(62.8mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (62.8mm,81.5mm) on Top Overlay And Pad VD2-1(62.8mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (62.8mm,81.5mm) on Top Overlay And Pad VD2-2(62.8mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (62.8mm,81.5mm) on Top Overlay And Pad VD2-2(62.8mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Arc (67.9mm,81.5mm) on Top Overlay And Pad VD3-1(67.9mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Arc (67.9mm,81.5mm) on Top Overlay And Pad VD3-1(67.9mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (67.9mm,81.5mm) on Top Overlay And Pad VD3-1(67.9mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (67.9mm,81.5mm) on Top Overlay And Pad VD3-2(67.9mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (67.9mm,81.5mm) on Top Overlay And Pad VD3-2(67.9mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Arc (73mm,81.5mm) on Top Overlay And Pad VD4-1(73mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Arc (73mm,81.5mm) on Top Overlay And Pad VD4-1(73mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (73mm,81.5mm) on Top Overlay And Pad VD4-1(73mm,80.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Arc (73mm,81.5mm) on Top Overlay And Pad VD4-2(73mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (73mm,81.5mm) on Top Overlay And Pad VD4-2(73mm,82.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad A2-1(65mm,43.7mm) on Multi-Layer And Track (62.55mm,44.3mm)(64.05mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad A2-1(65mm,43.7mm) on Multi-Layer And Track (65.85mm,44.3mm)(66.65mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad A2-2(67.54mm,43.7mm) on Multi-Layer And Track (65.85mm,44.3mm)(66.65mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad A2-4(72.62mm,43.7mm) on Multi-Layer And Track (73.55mm,44.3mm)(74.25mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad A2-5(75.16mm,43.7mm) on Multi-Layer And Track (73.55mm,44.3mm)(74.25mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad A2-5(75.16mm,43.7mm) on Multi-Layer And Track (76.05mm,44.3mm)(76.85mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad A2-6(77.7mm,43.7mm) on Multi-Layer And Track (76.05mm,44.3mm)(76.85mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad A2-6(77.7mm,43.7mm) on Multi-Layer And Track (78.55mm,44.3mm)(82.35mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(109.3mm,34mm) on Top Layer And Track (108.475mm,33.3mm)(108.475mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(109.3mm,34mm) on Top Layer And Track (108.475mm,33.3mm)(110.125mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(109.3mm,34mm) on Top Layer And Track (110.125mm,33.3mm)(110.125mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(109.3mm,36mm) on Top Layer And Track (108.475mm,33.3mm)(108.475mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(109.3mm,36mm) on Top Layer And Track (108.475mm,36.7mm)(110.125mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(109.3mm,36mm) on Top Layer And Track (110.125mm,33.3mm)(110.125mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(118.5mm,16mm) on Top Layer And Track (117.675mm,15.3mm)(117.675mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(118.5mm,16mm) on Top Layer And Track (117.675mm,15.3mm)(119.325mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(118.5mm,16mm) on Top Layer And Track (119.325mm,15.3mm)(119.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(116.7mm,34mm) on Top Layer And Track (115.875mm,33.3mm)(115.875mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(116.7mm,34mm) on Top Layer And Track (115.875mm,33.3mm)(117.525mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(116.7mm,34mm) on Top Layer And Track (117.525mm,33.3mm)(117.525mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(116.7mm,36mm) on Top Layer And Track (115.875mm,33.3mm)(115.875mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(116.7mm,36mm) on Top Layer And Track (115.875mm,36.7mm)(117.525mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(116.7mm,36mm) on Top Layer And Track (117.525mm,33.3mm)(117.525mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(118.5mm,18mm) on Top Layer And Track (117.675mm,15.3mm)(117.675mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(118.5mm,18mm) on Top Layer And Track (117.675mm,18.7mm)(119.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(118.5mm,18mm) on Top Layer And Track (119.325mm,15.3mm)(119.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(122.6mm,50.5mm) on Top Layer And Track (119.9mm,49.675mm)(123.3mm,49.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(122.6mm,50.5mm) on Top Layer And Track (119.9mm,51.325mm)(123.3mm,51.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(122.6mm,50.5mm) on Top Layer And Track (123.3mm,49.675mm)(123.3mm,51.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(120.6mm,50.5mm) on Top Layer And Track (119.9mm,49.675mm)(119.9mm,51.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(120.6mm,50.5mm) on Top Layer And Track (119.9mm,49.675mm)(123.3mm,49.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(120.6mm,50.5mm) on Top Layer And Track (119.9mm,51.325mm)(123.3mm,51.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(108.3mm,67mm) on Top Layer And Track (105.6mm,66.175mm)(109mm,66.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(108.3mm,67mm) on Top Layer And Track (105.6mm,67.825mm)(109mm,67.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(108.3mm,67mm) on Top Layer And Track (109mm,66.175mm)(109mm,67.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(106.3mm,67mm) on Top Layer And Track (105.6mm,66.175mm)(105.6mm,67.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(106.3mm,67mm) on Top Layer And Track (105.6mm,66.175mm)(109mm,66.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(106.3mm,67mm) on Top Layer And Track (105.6mm,67.825mm)(109mm,67.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(102.5mm,51mm) on Top Layer And Track (101.8mm,50.175mm)(101.8mm,51.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(102.5mm,51mm) on Top Layer And Track (101.8mm,50.175mm)(105.2mm,50.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(102.5mm,51mm) on Top Layer And Track (101.8mm,51.825mm)(105.2mm,51.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(104.5mm,51mm) on Top Layer And Track (101.8mm,50.175mm)(105.2mm,50.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(104.5mm,51mm) on Top Layer And Track (101.8mm,51.825mm)(105.2mm,51.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(104.5mm,51mm) on Top Layer And Track (105.2mm,50.175mm)(105.2mm,51.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(122.6mm,48.5mm) on Top Layer And Track (119.9mm,47.675mm)(123.3mm,47.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(122.6mm,48.5mm) on Top Layer And Track (119.9mm,49.325mm)(123.3mm,49.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(122.6mm,48.5mm) on Top Layer And Track (123.3mm,47.675mm)(123.3mm,49.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(120.6mm,48.5mm) on Top Layer And Track (119.9mm,47.675mm)(119.9mm,49.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(120.6mm,48.5mm) on Top Layer And Track (119.9mm,47.675mm)(123.3mm,47.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(120.6mm,48.5mm) on Top Layer And Track (119.9mm,49.325mm)(123.3mm,49.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(96mm,45.3mm) on Top Layer And Track (93.3mm,44.475mm)(96.7mm,44.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(96mm,45.3mm) on Top Layer And Track (93.3mm,46.125mm)(96.7mm,46.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(96mm,45.3mm) on Top Layer And Track (96.7mm,44.475mm)(96.7mm,46.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(94mm,45.3mm) on Top Layer And Track (93.3mm,44.475mm)(93.3mm,46.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(94mm,45.3mm) on Top Layer And Track (93.3mm,44.475mm)(96.7mm,44.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(94mm,45.3mm) on Top Layer And Track (93.3mm,46.125mm)(96.7mm,46.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(96mm,42.5mm) on Top Layer And Track (93.3mm,41.675mm)(96.7mm,41.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(96mm,42.5mm) on Top Layer And Track (93.3mm,43.325mm)(96.7mm,43.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(96mm,42.5mm) on Top Layer And Track (96.7mm,41.675mm)(96.7mm,43.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(94mm,42.5mm) on Top Layer And Track (93.3mm,41.675mm)(93.3mm,43.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(94mm,42.5mm) on Top Layer And Track (93.3mm,41.675mm)(96.7mm,41.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(94mm,42.5mm) on Top Layer And Track (93.3mm,43.325mm)(96.7mm,43.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(114.4mm,34mm) on Top Layer And Track (113.575mm,33.3mm)(113.575mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(114.4mm,34mm) on Top Layer And Track (113.575mm,33.3mm)(115.225mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(114.4mm,34mm) on Top Layer And Track (115.225mm,33.3mm)(115.225mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(114.4mm,36mm) on Top Layer And Track (113.575mm,33.3mm)(113.575mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(114.4mm,36mm) on Top Layer And Track (113.575mm,36.7mm)(115.225mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(114.4mm,36mm) on Top Layer And Track (115.225mm,33.3mm)(115.225mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(89.5mm,32.7mm) on Top Layer And Track (86.8mm,31.875mm)(90.2mm,31.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(89.5mm,32.7mm) on Top Layer And Track (86.8mm,33.525mm)(90.2mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(89.5mm,32.7mm) on Top Layer And Track (90.2mm,31.875mm)(90.2mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(87.5mm,32.7mm) on Top Layer And Track (86.8mm,31.875mm)(86.8mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(87.5mm,32.7mm) on Top Layer And Track (86.8mm,31.875mm)(90.2mm,31.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(87.5mm,32.7mm) on Top Layer And Track (86.8mm,33.525mm)(90.2mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(89.5mm,37.5mm) on Top Layer And Track (86.8mm,36.675mm)(90.2mm,36.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(89.5mm,37.5mm) on Top Layer And Track (86.8mm,38.325mm)(90.2mm,38.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(89.5mm,37.5mm) on Top Layer And Track (90.2mm,36.675mm)(90.2mm,38.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(87.5mm,37.5mm) on Top Layer And Track (86.8mm,36.675mm)(86.8mm,38.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(87.5mm,37.5mm) on Top Layer And Track (86.8mm,36.675mm)(90.2mm,36.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(87.5mm,37.5mm) on Top Layer And Track (86.8mm,38.325mm)(90.2mm,38.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(129.5mm,16mm) on Top Layer And Track (128.675mm,15.3mm)(128.675mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(129.5mm,16mm) on Top Layer And Track (128.675mm,15.3mm)(130.325mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(129.5mm,16mm) on Top Layer And Track (130.325mm,15.3mm)(130.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(126.8mm,66.3mm) on Top Layer And Track (125.975mm,65.6mm)(125.975mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(126.8mm,66.3mm) on Top Layer And Track (125.975mm,65.6mm)(127.625mm,65.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(126.8mm,66.3mm) on Top Layer And Track (127.625mm,65.6mm)(127.625mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(126.8mm,68.3mm) on Top Layer And Track (125.975mm,65.6mm)(125.975mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(126.8mm,68.3mm) on Top Layer And Track (125.975mm,69mm)(127.625mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(126.8mm,68.3mm) on Top Layer And Track (127.625mm,65.6mm)(127.625mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(129.5mm,18mm) on Top Layer And Track (128.675mm,15.3mm)(128.675mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(129.5mm,18mm) on Top Layer And Track (128.675mm,18.7mm)(130.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(129.5mm,18mm) on Top Layer And Track (130.325mm,15.3mm)(130.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(77.9mm,48.1mm) on Top Layer And Track (71.3mm,46.3mm)(78.9mm,46.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(77.9mm,48.1mm) on Top Layer And Track (71.3mm,49.9mm)(78.9mm,49.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(77.9mm,48.1mm) on Top Layer And Track (76.9mm,46.3mm)(76.9mm,49.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(77.9mm,48.1mm) on Top Layer And Track (78.9mm,46.3mm)(78.9mm,49.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(72.3mm,48.1mm) on Top Layer And Track (71.3mm,46.3mm)(71.3mm,49.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(72.3mm,48.1mm) on Top Layer And Track (71.3mm,46.3mm)(78.9mm,46.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(72.3mm,48.1mm) on Top Layer And Track (71.3mm,49.9mm)(78.9mm,49.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(143mm,66.3mm) on Top Layer And Track (142.175mm,65.6mm)(142.175mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(143mm,66.3mm) on Top Layer And Track (142.175mm,65.6mm)(143.825mm,65.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(143mm,66.3mm) on Top Layer And Track (143.825mm,65.6mm)(143.825mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(143mm,68.3mm) on Top Layer And Track (142.175mm,65.6mm)(142.175mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(143mm,68.3mm) on Top Layer And Track (142.175mm,69mm)(143.825mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(143mm,68.3mm) on Top Layer And Track (143.825mm,65.6mm)(143.825mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(121.6mm,62.5mm) on Top Layer And Track (119.8mm,61.5mm)(119.8mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(121.6mm,62.5mm) on Top Layer And Track (119.8mm,61.5mm)(123.4mm,61.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(121.6mm,62.5mm) on Top Layer And Track (119.8mm,63.5mm)(123.4mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(121.6mm,62.5mm) on Top Layer And Track (123.4mm,61.5mm)(123.4mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(121.6mm,68.1mm) on Top Layer And Track (119.8mm,61.5mm)(119.8mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(121.6mm,68.1mm) on Top Layer And Track (119.8mm,69.1mm)(123.4mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(121.6mm,68.1mm) on Top Layer And Track (123.4mm,61.5mm)(123.4mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(140.5mm,16mm) on Top Layer And Track (139.675mm,15.3mm)(139.675mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(140.5mm,16mm) on Top Layer And Track (139.675mm,15.3mm)(141.325mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(140.5mm,16mm) on Top Layer And Track (141.325mm,15.3mm)(141.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(140.5mm,18mm) on Top Layer And Track (139.675mm,15.3mm)(139.675mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(140.5mm,18mm) on Top Layer And Track (139.675mm,18.7mm)(141.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(140.5mm,18mm) on Top Layer And Track (141.325mm,15.3mm)(141.325mm,18.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(54.8mm,51.2mm) on Top Layer And Track (53.8mm,49.4mm)(53.8mm,53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(54.8mm,51.2mm) on Top Layer And Track (53.8mm,49.4mm)(61.4mm,49.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(54.8mm,51.2mm) on Top Layer And Track (53.8mm,53mm)(61.4mm,53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(54.8mm,51.2mm) on Top Layer And Track (55.8mm,49.4mm)(55.8mm,53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(60.4mm,51.2mm) on Top Layer And Track (53.8mm,49.4mm)(61.4mm,49.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(60.4mm,51.2mm) on Top Layer And Track (53.8mm,53mm)(61.4mm,53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(60.4mm,51.2mm) on Top Layer And Track (61.4mm,49.4mm)(61.4mm,53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(126mm,32mm) on Top Layer And Track (123.3mm,31.175mm)(126.7mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(126mm,32mm) on Top Layer And Track (123.3mm,32.825mm)(126.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(126mm,32mm) on Top Layer And Track (126.7mm,31.175mm)(126.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(124mm,32mm) on Top Layer And Track (123.3mm,31.175mm)(123.3mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(124mm,32mm) on Top Layer And Track (123.3mm,31.175mm)(126.7mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(124mm,32mm) on Top Layer And Track (123.3mm,32.825mm)(126.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(137mm,32mm) on Top Layer And Track (134.3mm,31.175mm)(137.7mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(137mm,32mm) on Top Layer And Track (134.3mm,32.825mm)(137.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(137mm,32mm) on Top Layer And Track (137.7mm,31.175mm)(137.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(135mm,32mm) on Top Layer And Track (134.3mm,31.175mm)(134.3mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(135mm,32mm) on Top Layer And Track (134.3mm,31.175mm)(137.7mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(135mm,32mm) on Top Layer And Track (134.3mm,32.825mm)(137.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(148mm,32mm) on Top Layer And Track (145.3mm,31.175mm)(148.7mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(148mm,32mm) on Top Layer And Track (145.3mm,32.825mm)(148.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(148mm,32mm) on Top Layer And Track (148.7mm,31.175mm)(148.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(146mm,32mm) on Top Layer And Track (145.3mm,31.175mm)(145.3mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(146mm,32mm) on Top Layer And Track (145.3mm,31.175mm)(148.7mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(146mm,32mm) on Top Layer And Track (145.3mm,32.825mm)(148.7mm,32.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(128.2mm,40.8mm) on Top Layer And Track (127.375mm,40.1mm)(127.375mm,43.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(128.2mm,40.8mm) on Top Layer And Track (127.375mm,40.1mm)(129.025mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(128.2mm,40.8mm) on Top Layer And Track (129.025mm,40.1mm)(129.025mm,43.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(128.2mm,42.8mm) on Top Layer And Track (127.375mm,40.1mm)(127.375mm,43.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(128.2mm,42.8mm) on Top Layer And Track (127.375mm,43.5mm)(129.025mm,43.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(128.2mm,42.8mm) on Top Layer And Track (129.025mm,40.1mm)(129.025mm,43.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(80.2mm,26.6mm) on Top Layer And Track (78.4mm,25.6mm)(78.4mm,33.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(80.2mm,26.6mm) on Top Layer And Track (78.4mm,25.6mm)(82mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(80.2mm,26.6mm) on Top Layer And Track (78.4mm,27.6mm)(82mm,27.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(80.2mm,26.6mm) on Top Layer And Track (82mm,25.6mm)(82mm,33.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(80.2mm,32.2mm) on Top Layer And Track (78.4mm,25.6mm)(78.4mm,33.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(80.2mm,32.2mm) on Top Layer And Track (78.4mm,33.2mm)(82mm,33.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(80.2mm,32.2mm) on Top Layer And Track (82mm,25.6mm)(82mm,33.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-(106.3mm,48.9mm) on Top Overlay And Pad D2-1(106.3mm,48.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad FU1-1(15mm,66.8mm) on Multi-Layer And Track (16mm,66.3mm)(31.5mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad FU1-1(15mm,71.3mm) on Multi-Layer And Track (16mm,71.8mm)(31.5mm,71.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad K1-3(20mm,24mm) on Multi-Layer And Track (7.9mm,22.5mm)(36.3mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad K1-4(15mm,24mm) on Multi-Layer And Track (7.9mm,22.5mm)(36.3mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad K1-5(10mm,24mm) on Multi-Layer And Track (7.9mm,22.5mm)(36.3mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad K2-3(30mm,17.5mm) on Multi-Layer And Track (17.9mm,16mm)(46.3mm,16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad K2-4(25mm,17.5mm) on Multi-Layer And Track (17.9mm,16mm)(46.3mm,16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad K2-5(20mm,17.5mm) on Multi-Layer And Track (17.9mm,16mm)(46.3mm,16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(131mm,28mm) on Top Layer And Track (130.175mm,27.3mm)(130.175mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(131mm,28mm) on Top Layer And Track (130.175mm,27.3mm)(131.825mm,27.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(131mm,28mm) on Top Layer And Track (131.825mm,27.3mm)(131.825mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(131mm,30mm) on Top Layer And Track (130.175mm,27.3mm)(130.175mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(131mm,30mm) on Top Layer And Track (130.175mm,30.7mm)(131.825mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(131mm,30mm) on Top Layer And Track (131.825mm,27.3mm)(131.825mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(113.7mm,53mm) on Top Layer And Track (112.875mm,52.3mm)(112.875mm,55.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(113.7mm,53mm) on Top Layer And Track (112.875mm,52.3mm)(114.525mm,52.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(113.7mm,53mm) on Top Layer And Track (114.525mm,52.3mm)(114.525mm,55.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(142mm,28mm) on Top Layer And Track (141.175mm,27.3mm)(141.175mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(142mm,28mm) on Top Layer And Track (141.175mm,27.3mm)(142.825mm,27.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(142mm,28mm) on Top Layer And Track (142.825mm,27.3mm)(142.825mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(142mm,30mm) on Top Layer And Track (141.175mm,27.3mm)(141.175mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(142mm,30mm) on Top Layer And Track (141.175mm,30.7mm)(142.825mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(142mm,30mm) on Top Layer And Track (142.825mm,27.3mm)(142.825mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(113.7mm,55mm) on Top Layer And Track (112.875mm,52.3mm)(112.875mm,55.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(113.7mm,55mm) on Top Layer And Track (112.875mm,55.7mm)(114.525mm,55.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(113.7mm,55mm) on Top Layer And Track (114.525mm,52.3mm)(114.525mm,55.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(104.5mm,53mm) on Top Layer And Track (101.8mm,52.175mm)(105.2mm,52.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(104.5mm,53mm) on Top Layer And Track (101.8mm,53.825mm)(105.2mm,53.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(104.5mm,53mm) on Top Layer And Track (105.2mm,52.175mm)(105.2mm,53.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(102.5mm,53mm) on Top Layer And Track (101.8mm,52.175mm)(101.8mm,53.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(102.5mm,53mm) on Top Layer And Track (101.8mm,52.175mm)(105.2mm,52.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(102.5mm,53mm) on Top Layer And Track (101.8mm,53.825mm)(105.2mm,53.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(105mm,62mm) on Top Layer And Track (104.175mm,59.3mm)(104.175mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(105mm,62mm) on Top Layer And Track (104.175mm,62.7mm)(105.825mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(105mm,62mm) on Top Layer And Track (105.825mm,59.3mm)(105.825mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(105mm,60mm) on Top Layer And Track (104.175mm,59.3mm)(104.175mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(105mm,60mm) on Top Layer And Track (104.175mm,59.3mm)(105.825mm,59.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(105mm,60mm) on Top Layer And Track (105.825mm,59.3mm)(105.825mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(98.5mm,37mm) on Top Layer And Track (97.675mm,34.3mm)(97.675mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(98.5mm,37mm) on Top Layer And Track (97.675mm,37.7mm)(99.325mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(98.5mm,37mm) on Top Layer And Track (99.325mm,34.3mm)(99.325mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(98.5mm,35mm) on Top Layer And Track (97.675mm,34.3mm)(97.675mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(98.5mm,35mm) on Top Layer And Track (97.675mm,34.3mm)(99.325mm,34.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(98.5mm,35mm) on Top Layer And Track (99.325mm,34.3mm)(99.325mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(62.8mm,69mm) on Top Layer And Track (61.975mm,66.3mm)(61.975mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(62.8mm,69mm) on Top Layer And Track (61.975mm,69.7mm)(63.625mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(62.8mm,69mm) on Top Layer And Track (63.625mm,66.3mm)(63.625mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(62.8mm,67mm) on Top Layer And Track (61.975mm,66.3mm)(61.975mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(62.8mm,67mm) on Top Layer And Track (61.975mm,66.3mm)(63.625mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(62.8mm,67mm) on Top Layer And Track (63.625mm,66.3mm)(63.625mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(67.9mm,69mm) on Top Layer And Track (67.075mm,66.3mm)(67.075mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(67.9mm,69mm) on Top Layer And Track (67.075mm,69.7mm)(68.725mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(67.9mm,69mm) on Top Layer And Track (68.725mm,66.3mm)(68.725mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(67.9mm,67mm) on Top Layer And Track (67.075mm,66.3mm)(67.075mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(67.9mm,67mm) on Top Layer And Track (67.075mm,66.3mm)(68.725mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(67.9mm,67mm) on Top Layer And Track (68.725mm,66.3mm)(68.725mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(73mm,69mm) on Top Layer And Track (72.175mm,66.3mm)(72.175mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(73mm,69mm) on Top Layer And Track (72.175mm,69.7mm)(73.825mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(73mm,69mm) on Top Layer And Track (73.825mm,66.3mm)(73.825mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(73mm,67mm) on Top Layer And Track (72.175mm,66.3mm)(72.175mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(73mm,67mm) on Top Layer And Track (72.175mm,66.3mm)(73.825mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(73mm,67mm) on Top Layer And Track (73.825mm,66.3mm)(73.825mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(49.4mm,29.5mm) on Top Layer And Track (48.7mm,28.675mm)(48.7mm,30.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(49.4mm,29.5mm) on Top Layer And Track (48.7mm,28.675mm)(52.1mm,28.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(49.4mm,29.5mm) on Top Layer And Track (48.7mm,30.325mm)(52.1mm,30.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(51.4mm,29.5mm) on Top Layer And Track (48.7mm,28.675mm)(52.1mm,28.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(51.4mm,29.5mm) on Top Layer And Track (48.7mm,30.325mm)(52.1mm,30.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(51.4mm,29.5mm) on Top Layer And Track (52.1mm,28.675mm)(52.1mm,30.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(45.7mm,29.5mm) on Top Layer And Track (44.875mm,28.8mm)(44.875mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(45.7mm,29.5mm) on Top Layer And Track (44.875mm,28.8mm)(46.525mm,28.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(45.7mm,29.5mm) on Top Layer And Track (46.525mm,28.8mm)(46.525mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(45.7mm,31.5mm) on Top Layer And Track (44.875mm,28.8mm)(44.875mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(45.7mm,31.5mm) on Top Layer And Track (44.875mm,32.2mm)(46.525mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(45.7mm,31.5mm) on Top Layer And Track (46.525mm,28.8mm)(46.525mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(59.7mm,16.5mm) on Top Layer And Track (59mm,15.675mm)(59mm,17.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(59.7mm,16.5mm) on Top Layer And Track (59mm,15.675mm)(62.4mm,15.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(59.7mm,16.5mm) on Top Layer And Track (59mm,17.325mm)(62.4mm,17.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(61.7mm,16.5mm) on Top Layer And Track (59mm,15.675mm)(62.4mm,15.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(61.7mm,16.5mm) on Top Layer And Track (59mm,17.325mm)(62.4mm,17.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(61.7mm,16.5mm) on Top Layer And Track (62.4mm,15.675mm)(62.4mm,17.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(106.3mm,64.5mm) on Top Layer And Track (105.6mm,63.675mm)(105.6mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(106.3mm,64.5mm) on Top Layer And Track (105.6mm,63.675mm)(109mm,63.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(106.3mm,64.5mm) on Top Layer And Track (105.6mm,65.325mm)(109mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(56.2mm,16.5mm) on Top Layer And Track (55.375mm,15.8mm)(55.375mm,19.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(56.2mm,16.5mm) on Top Layer And Track (55.375mm,15.8mm)(57.025mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(56.2mm,16.5mm) on Top Layer And Track (57.025mm,15.8mm)(57.025mm,19.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(56.2mm,18.5mm) on Top Layer And Track (55.375mm,15.8mm)(55.375mm,19.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(56.2mm,18.5mm) on Top Layer And Track (55.375mm,19.2mm)(57.025mm,19.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(56.2mm,18.5mm) on Top Layer And Track (57.025mm,15.8mm)(57.025mm,19.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(108.3mm,64.5mm) on Top Layer And Track (105.6mm,63.675mm)(109mm,63.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(108.3mm,64.5mm) on Top Layer And Track (105.6mm,65.325mm)(109mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(108.3mm,64.5mm) on Top Layer And Track (109mm,63.675mm)(109mm,65.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(147.3mm,63.7mm) on Top Layer And Track (144.6mm,62.875mm)(148mm,62.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(147.3mm,63.7mm) on Top Layer And Track (144.6mm,64.525mm)(148mm,64.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(147.3mm,63.7mm) on Top Layer And Track (148mm,62.875mm)(148mm,64.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(145.3mm,63.7mm) on Top Layer And Track (144.6mm,62.875mm)(144.6mm,64.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(145.3mm,63.7mm) on Top Layer And Track (144.6mm,62.875mm)(148mm,62.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(145.3mm,63.7mm) on Top Layer And Track (144.6mm,64.525mm)(148mm,64.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(147.3mm,61mm) on Top Layer And Track (144.6mm,60.175mm)(148mm,60.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(147.3mm,61mm) on Top Layer And Track (144.6mm,61.825mm)(148mm,61.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(147.3mm,61mm) on Top Layer And Track (148mm,60.175mm)(148mm,61.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(145.3mm,61mm) on Top Layer And Track (144.6mm,60.175mm)(144.6mm,61.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(145.3mm,61mm) on Top Layer And Track (144.6mm,60.175mm)(148mm,60.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(145.3mm,61mm) on Top Layer And Track (144.6mm,61.825mm)(148mm,61.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(151mm,70.3mm) on Top Layer And Track (150.3mm,69.475mm)(150.3mm,71.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(151mm,70.3mm) on Top Layer And Track (150.3mm,69.475mm)(153.7mm,69.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(151mm,70.3mm) on Top Layer And Track (150.3mm,71.125mm)(153.7mm,71.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(153mm,70.3mm) on Top Layer And Track (150.3mm,69.475mm)(153.7mm,69.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(153mm,70.3mm) on Top Layer And Track (150.3mm,71.125mm)(153.7mm,71.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(153mm,70.3mm) on Top Layer And Track (153.7mm,69.475mm)(153.7mm,71.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(118.8mm,53.1mm) on Top Layer And Track (117.975mm,52.4mm)(117.975mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(118.8mm,53.1mm) on Top Layer And Track (117.975mm,52.4mm)(119.625mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(118.8mm,53.1mm) on Top Layer And Track (119.625mm,52.4mm)(119.625mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(118.8mm,55.1mm) on Top Layer And Track (117.975mm,52.4mm)(117.975mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(118.8mm,55.1mm) on Top Layer And Track (117.975mm,55.8mm)(119.625mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(118.8mm,55.1mm) on Top Layer And Track (119.625mm,52.4mm)(119.625mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(118.5mm,20.5mm) on Top Layer And Track (117.675mm,19.8mm)(117.675mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(118.5mm,20.5mm) on Top Layer And Track (117.675mm,19.8mm)(119.325mm,19.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(118.5mm,20.5mm) on Top Layer And Track (119.325mm,19.8mm)(119.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(118.5mm,22.5mm) on Top Layer And Track (117.675mm,19.8mm)(117.675mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(118.5mm,22.5mm) on Top Layer And Track (117.675mm,23.2mm)(119.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(118.5mm,22.5mm) on Top Layer And Track (119.325mm,19.8mm)(119.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(129.5mm,20.5mm) on Top Layer And Track (128.675mm,19.8mm)(128.675mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(129.5mm,20.5mm) on Top Layer And Track (128.675mm,19.8mm)(130.325mm,19.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(129.5mm,20.5mm) on Top Layer And Track (130.325mm,19.8mm)(130.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(129.5mm,22.5mm) on Top Layer And Track (128.675mm,19.8mm)(128.675mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(129.5mm,22.5mm) on Top Layer And Track (128.675mm,23.2mm)(130.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(129.5mm,22.5mm) on Top Layer And Track (130.325mm,19.8mm)(130.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(140.5mm,20.5mm) on Top Layer And Track (139.675mm,19.8mm)(139.675mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(140.5mm,20.5mm) on Top Layer And Track (139.675mm,19.8mm)(141.325mm,19.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(140.5mm,20.5mm) on Top Layer And Track (141.325mm,19.8mm)(141.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(140.5mm,22.5mm) on Top Layer And Track (139.675mm,19.8mm)(139.675mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(140.5mm,22.5mm) on Top Layer And Track (139.675mm,23.2mm)(141.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(140.5mm,22.5mm) on Top Layer And Track (141.325mm,19.8mm)(141.325mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(57.8mm,69mm) on Top Layer And Track (56.975mm,66.3mm)(56.975mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(57.8mm,69mm) on Top Layer And Track (56.975mm,69.7mm)(58.625mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(57.8mm,69mm) on Top Layer And Track (58.625mm,66.3mm)(58.625mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(57.8mm,67mm) on Top Layer And Track (56.975mm,66.3mm)(56.975mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(57.8mm,67mm) on Top Layer And Track (56.975mm,66.3mm)(58.625mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(57.8mm,67mm) on Top Layer And Track (58.625mm,66.3mm)(58.625mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(138.9mm,47.3mm) on Top Layer And Track (136.2mm,46.475mm)(139.6mm,46.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(138.9mm,47.3mm) on Top Layer And Track (136.2mm,48.125mm)(139.6mm,48.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(138.9mm,47.3mm) on Top Layer And Track (139.6mm,46.475mm)(139.6mm,48.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(136.9mm,47.3mm) on Top Layer And Track (136.2mm,46.475mm)(136.2mm,48.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(136.9mm,47.3mm) on Top Layer And Track (136.2mm,46.475mm)(139.6mm,46.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(136.9mm,47.3mm) on Top Layer And Track (136.2mm,48.125mm)(139.6mm,48.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(119.5mm,28mm) on Top Layer And Track (118.675mm,27.3mm)(118.675mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(119.5mm,28mm) on Top Layer And Track (118.675mm,27.3mm)(120.325mm,27.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(119.5mm,28mm) on Top Layer And Track (120.325mm,27.3mm)(120.325mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(119.5mm,30mm) on Top Layer And Track (118.675mm,27.3mm)(118.675mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(119.5mm,30mm) on Top Layer And Track (118.675mm,30.7mm)(120.325mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(119.5mm,30mm) on Top Layer And Track (120.325mm,27.3mm)(120.325mm,30.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RU1-1(4mm,45.7mm) on Multi-Layer And Track (2.75mm,44.45mm)(2.75mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RU1-1(4mm,45.7mm) on Multi-Layer And Track (2.75mm,44.45mm)(5.25mm,44.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RU1-1(4mm,45.7mm) on Multi-Layer And Track (5.25mm,44.45mm)(5.25mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RU1-2(4mm,50.7mm) on Multi-Layer And Track (2.75mm,44.45mm)(2.75mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RU1-2(4mm,50.7mm) on Multi-Layer And Track (2.75mm,51.95mm)(5.25mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad RU1-2(4mm,50.7mm) on Multi-Layer And Track (5.25mm,44.45mm)(5.25mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U2-3(136.27mm,28.7mm) on Top Layer And Text "R11" (137.45mm,29.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD1-2(57.7mm,82.77mm) on Multi-Layer And Track (56.686mm,83.224mm)(57mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD1-2(57.7mm,82.77mm) on Multi-Layer And Track (58.4mm,83.224mm)(58.714mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD2-2(62.8mm,82.77mm) on Multi-Layer And Track (61.786mm,83.224mm)(62.1mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD2-2(62.8mm,82.77mm) on Multi-Layer And Track (63.5mm,83.224mm)(63.814mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD3-2(67.9mm,82.77mm) on Multi-Layer And Track (66.886mm,83.224mm)(67.2mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD3-2(67.9mm,82.77mm) on Multi-Layer And Track (68.6mm,83.224mm)(68.914mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD4-2(73mm,82.77mm) on Multi-Layer And Track (71.986mm,83.224mm)(72.3mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad VD4-2(73mm,82.77mm) on Multi-Layer And Track (73.7mm,83.224mm)(74.014mm,83.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD5-1(35mm,30.5mm) on Top Layer And Track (29.9mm,29.05mm)(36.05mm,29.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD5-1(35mm,30.5mm) on Top Layer And Track (29.9mm,31.95mm)(36.05mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD5-1(35mm,30.5mm) on Top Layer And Track (36.05mm,29.05mm)(36.05mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad VD5-2(31mm,30.5mm) on Top Layer And Track (29.9mm,29.05mm)(29.9mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD5-2(31mm,30.5mm) on Top Layer And Track (29.9mm,29.05mm)(36.05mm,29.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD5-2(31mm,30.5mm) on Top Layer And Track (29.9mm,31.95mm)(36.05mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD5-2(31mm,30.5mm) on Top Layer And Track (32.2mm,29.05mm)(32.2mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD6-1(45.3mm,23.8mm) on Top Layer And Track (40.2mm,22.35mm)(46.35mm,22.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD6-1(45.3mm,23.8mm) on Top Layer And Track (40.2mm,25.25mm)(46.35mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD6-1(45.3mm,23.8mm) on Top Layer And Track (46.35mm,22.35mm)(46.35mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad VD6-2(41.3mm,23.8mm) on Top Layer And Track (40.2mm,22.35mm)(40.2mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD6-2(41.3mm,23.8mm) on Top Layer And Track (40.2mm,22.35mm)(46.35mm,22.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD6-2(41.3mm,23.8mm) on Top Layer And Track (40.2mm,25.25mm)(46.35mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD6-2(41.3mm,23.8mm) on Top Layer And Track (42.5mm,22.35mm)(42.5mm,25.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD7-1(78mm,56.1mm) on Top Layer And Track (76.55mm,55.05mm)(76.55mm,61.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD7-1(78mm,56.1mm) on Top Layer And Track (76.55mm,55.05mm)(79.45mm,55.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD7-1(78mm,56.1mm) on Top Layer And Track (79.45mm,55.05mm)(79.45mm,61.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD7-2(78mm,60.1mm) on Top Layer And Track (76.55mm,55.05mm)(76.55mm,61.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD7-2(78mm,60.1mm) on Top Layer And Track (76.55mm,58.9mm)(79.45mm,58.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad VD7-2(78mm,60.1mm) on Top Layer And Track (76.55mm,61.2mm)(79.45mm,61.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD7-2(78mm,60.1mm) on Top Layer And Track (79.45mm,55.05mm)(79.45mm,61.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD8-1(106.9mm,22.1mm) on Top Layer And Track (105.85mm,20.65mm)(105.85mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD8-1(106.9mm,22.1mm) on Top Layer And Track (105.85mm,20.65mm)(112mm,20.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD8-1(106.9mm,22.1mm) on Top Layer And Track (105.85mm,23.55mm)(112mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD8-2(110.9mm,22.1mm) on Top Layer And Track (105.85mm,20.65mm)(112mm,20.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD8-2(110.9mm,22.1mm) on Top Layer And Track (105.85mm,23.55mm)(112mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD8-2(110.9mm,22.1mm) on Top Layer And Track (109.7mm,20.65mm)(109.7mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad VD8-2(110.9mm,22.1mm) on Top Layer And Track (112mm,20.65mm)(112mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X1-2(10mm,81.5mm) on Multi-Layer And Track (10.926mm,82.574mm)(11.109mm,82.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X2-2(136.2mm,5.5mm) on Multi-Layer And Track (135.091mm,4.233mm)(135.274mm,4.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X2-4(146.2mm,5.5mm) on Multi-Layer And Track (145.091mm,4.233mm)(145.274mm,4.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X3-2(141.1mm,81.5mm) on Multi-Layer And Track (142.026mm,82.574mm)(142.209mm,82.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X3-4(131.1mm,81.5mm) on Multi-Layer And Track (132.026mm,82.574mm)(132.209mm,82.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X4-2(15mm,5.5mm) on Multi-Layer And Track (13.891mm,4.233mm)(14.074mm,4.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X4-4(25mm,5.5mm) on Multi-Layer And Track (23.891mm,4.233mm)(24.074mm,4.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-1(108.62mm,58mm) on Multi-Layer And Track (107.35mm,56.73mm)(107.35mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-1(108.62mm,58mm) on Multi-Layer And Track (107.35mm,56.73mm)(109.89mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-1(108.62mm,58mm) on Multi-Layer And Track (107.35mm,59.27mm)(109.89mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-1(108.62mm,58mm) on Multi-Layer And Track (109.89mm,56.73mm)(109.89mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-1(108.62mm,58mm) on Multi-Layer And Track (109.89mm,57.365mm)(110.525mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-1(108.62mm,58mm) on Multi-Layer And Track (109.89mm,58.635mm)(110.525mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (109.89mm,56.73mm)(109.89mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (109.89mm,57.365mm)(110.525mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (109.89mm,58.635mm)(110.525mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (110.525mm,56.73mm)(111.795mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (110.525mm,59.27mm)(111.795mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (111.795mm,56.73mm)(112.43mm,57.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (111.795mm,59.27mm)(112.43mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-2(111.16mm,58mm) on Multi-Layer And Track (112.43mm,57.365mm)(112.43mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (112.43mm,57.365mm)(112.43mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (112.43mm,57.365mm)(113.065mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (112.43mm,58.635mm)(113.065mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (113.065mm,56.73mm)(114.335mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (113.065mm,59.27mm)(114.335mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (114.335mm,56.73mm)(114.97mm,57.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (114.335mm,59.27mm)(114.97mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-3(113.7mm,58mm) on Multi-Layer And Track (114.97mm,57.365mm)(114.97mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (114.97mm,57.365mm)(114.97mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (114.97mm,57.365mm)(115.605mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (114.97mm,58.635mm)(115.605mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (115.605mm,56.73mm)(116.875mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (115.605mm,59.27mm)(116.875mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (116.875mm,56.73mm)(117.51mm,57.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (116.875mm,59.27mm)(117.51mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-4(116.24mm,58mm) on Multi-Layer And Track (117.51mm,57.365mm)(117.51mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (117.51mm,57.365mm)(117.51mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (117.51mm,57.365mm)(118.145mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (117.51mm,58.635mm)(118.145mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (118.145mm,56.73mm)(119.415mm,56.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (118.145mm,59.27mm)(119.415mm,59.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (119.415mm,56.73mm)(120.05mm,57.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (119.415mm,59.27mm)(120.05mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad XP1-5(118.78mm,58mm) on Multi-Layer And Track (120.05mm,57.365mm)(120.05mm,58.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Z1-1(99mm,42.75mm) on Top Layer And Track (100.15mm,41.95mm)(100.15mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Z1-1(99mm,42.75mm) on Top Layer And Track (97.85mm,41.95mm)(100.15mm,41.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Z1-1(99mm,42.75mm) on Top Layer And Track (97.85mm,41.95mm)(97.85mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Z1-2(99mm,45.25mm) on Top Layer And Track (100.15mm,41.95mm)(100.15mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Z1-2(99mm,45.25mm) on Top Layer And Track (97.85mm,41.95mm)(97.85mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Z1-2(99mm,45.25mm) on Top Layer And Track (97.85mm,46.05mm)(100.15mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
Rule Violations :437

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (92mm,60.922mm) on Top Overlay And Text "R2" (102.33mm,63.738mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Arc (92mm,60.922mm) on Top Overlay And Text "VD7" (76.705mm,62.068mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C10" (104.196mm,34.938mm) on Top Overlay And Track (108.475mm,33.3mm)(108.475mm,36.7mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C12" (123.696mm,49.738mm) on Top Overlay And Text "C15" (123.796mm,47.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C12" (123.696mm,49.738mm) on Top Overlay And Track (123.3mm,49.675mm)(123.3mm,51.325mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C17" (87.196mm,41.738mm) on Top Overlay And Text "C20" (86.969mm,39.738mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "D2" (105.53mm,51.838mm) on Top Overlay And Track (101.8mm,51.825mm)(105.2mm,51.825mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "D2" (105.53mm,51.838mm) on Top Overlay And Track (101.8mm,52.175mm)(105.2mm,52.175mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "D2" (105.53mm,51.838mm) on Top Overlay And Track (105.2mm,50.175mm)(105.2mm,51.825mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "D2" (105.53mm,51.838mm) on Top Overlay And Track (105.2mm,52.175mm)(105.2mm,53.825mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "R11" (137.45mm,29.038mm) on Top Overlay And Track (141.175mm,27.3mm)(141.175mm,30.7mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RU1" (2.893mm,52.823mm) on Top Overlay And Track (5.85mm,39.75mm)(5.85mm,65.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "U2" (137.73mm,26.838mm) on Top Overlay And Track (132.8mm,27.1mm)(137.3mm,27.1mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "U2" (137.73mm,26.838mm) on Top Overlay And Track (137.3mm,21.9mm)(137.3mm,27.1mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "XP1" (120.023mm,57.338mm) on Top Overlay And Track (119.415mm,56.73mm)(120.05mm,57.365mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "XP1" (120.023mm,57.338mm) on Top Overlay And Track (119.415mm,59.27mm)(120.05mm,58.635mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "XP1" (120.023mm,57.338mm) on Top Overlay And Track (120.05mm,57.365mm)(120.05mm,58.635mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :17

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 461
Waived Violations : 0
Time Elapsed        : 00:00:01