; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 8, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = shl i32 %12, 1, !dbg !12
  %14 = and i32 %13, 254, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %16 = icmp slt i32 %15, 2048, !dbg !14
  %17 = sdiv i32 %15, 4, !dbg !15
  %18 = srem i32 %17, 128, !dbg !16
  %.frozen = freeze i32 %15, !dbg !17
  %19 = sdiv i32 %.frozen, 512, !dbg !17
  %20 = mul i32 %19, 512, !dbg !18
  %.decomposed = sub i32 %.frozen, %20, !dbg !18
  %21 = sext i32 %15 to i64, !dbg !19
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %21, !dbg !19
  %23 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %22, i1 %16) #3, !dbg !20
  %24 = extractvalue { i32, i32 } %23, 0, !dbg !20
  %25 = extractvalue { i32, i32 } %23, 1, !dbg !20
  %26 = bitcast i32 %24 to float, !dbg !20
  %27 = bitcast i32 %25 to float, !dbg !20
  %28 = sext i32 %18 to i64, !dbg !21
  %29 = getelementptr float, ptr addrspace(1) %2, i64 %28, !dbg !21
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %16) #3, !dbg !22
  %31 = bitcast i32 %30 to float, !dbg !22
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %16) #3, !dbg !22
  %33 = bitcast i32 %32 to float, !dbg !22
  %34 = mul i32 %19, 768, !dbg !23
  %35 = add i32 %34, %.decomposed, !dbg !24
  %36 = sext i32 %35 to i64, !dbg !25
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !25
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %37, i1 %16) #3, !dbg !26
  %39 = extractvalue { i32, i32 } %38, 0, !dbg !26
  %40 = extractvalue { i32, i32 } %38, 1, !dbg !26
  %41 = bitcast i32 %39 to float, !dbg !26
  %42 = bitcast i32 %40 to float, !dbg !26
  %43 = getelementptr float, ptr addrspace(1) %4, i64 %28, !dbg !27
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %16) #3, !dbg !28
  %45 = bitcast i32 %44 to float, !dbg !28
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %16) #3, !dbg !28
  %47 = bitcast i32 %46 to float, !dbg !28
  %48 = getelementptr float, ptr addrspace(1) %5, i64 %28, !dbg !29
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 %16) #3, !dbg !30
  %50 = bitcast i32 %49 to float, !dbg !30
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 %16) #3, !dbg !30
  %52 = bitcast i32 %51 to float, !dbg !30
  %53 = getelementptr float, ptr addrspace(1) %6, i64 %28, !dbg !31
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 %16) #3, !dbg !32
  %55 = bitcast i32 %54 to float, !dbg !32
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 %16) #3, !dbg !32
  %57 = bitcast i32 %56 to float, !dbg !32
  %58 = getelementptr float, ptr addrspace(1) %7, i64 %28, !dbg !33
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %16) #3, !dbg !34
  %60 = bitcast i32 %59 to float, !dbg !34
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %16) #3, !dbg !34
  %62 = bitcast i32 %61 to float, !dbg !34
  %63 = fadd float %26, %31, !dbg !35
  %64 = fadd float %27, %33, !dbg !35
  %65 = fadd float %63, %41, !dbg !36
  %66 = fadd float %64, %42, !dbg !36
  %67 = fsub float %65, %45, !dbg !37
  %68 = fsub float %66, %47, !dbg !37
  %69 = fadd float %50, 0x3F1A36E2E0000000, !dbg !38
  %70 = fadd float %52, 0x3F1A36E2E0000000, !dbg !38
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !39
  %.not.i = icmp eq i32 %71, 0, !dbg !39
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !39
  %.not1.i = icmp eq i32 %72, 0, !dbg !39
  br i1 %.not.i, label %78, label %73, !dbg !39

73:                                               ; preds = %9
  br i1 %.not1.i, label %76, label %74, !dbg !39

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %69) #3, !dbg !39
  br label %__nv_sqrtf.exit, !dbg !39

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %69) #3, !dbg !39
  br label %__nv_sqrtf.exit, !dbg !39

78:                                               ; preds = %9
  br i1 %.not1.i, label %81, label %79, !dbg !39

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %69) #3, !dbg !39
  br label %__nv_sqrtf.exit, !dbg !39

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %69) #3, !dbg !39
  br label %__nv_sqrtf.exit, !dbg !39

__nv_sqrtf.exit:                                  ; preds = %74, %76, %79, %81
  %.0.i = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !39
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !39
  %.not.i1 = icmp eq i32 %83, 0, !dbg !39
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !39
  %.not1.i4 = icmp eq i32 %84, 0, !dbg !39
  br i1 %.not.i1, label %90, label %85, !dbg !39

85:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %88, label %86, !dbg !39

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #3, !dbg !39
  br label %__nv_sqrtf.exit5, !dbg !39

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #3, !dbg !39
  br label %__nv_sqrtf.exit5, !dbg !39

90:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %93, label %91, !dbg !39

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #3, !dbg !39
  br label %__nv_sqrtf.exit5, !dbg !39

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #3, !dbg !39
  br label %__nv_sqrtf.exit5, !dbg !39

__nv_sqrtf.exit5:                                 ; preds = %86, %88, %91, %93
  %.0.i3 = phi float [ %87, %86 ], [ %89, %88 ], [ %92, %91 ], [ %94, %93 ], !dbg !39
  %95 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !40
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !40
  %97 = fmul float %67, %95, !dbg !41
  %98 = fmul float %68, %96, !dbg !41
  %99 = fmul float %97, %55, !dbg !42
  %100 = fmul float %98, %57, !dbg !42
  %101 = fadd float %99, %60, !dbg !43
  %102 = fadd float %100, %62, !dbg !43
  %103 = fmul float %101, 0x3FF7154760000000, !dbg !44
  %104 = tail call float @llvm.nvvm.round.f(float %103) #3, !dbg !44
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i6 = icmp eq i32 %105, 0, !dbg !44
  %106 = tail call float @llvm.nvvm.fabs.ftz.f(float %101) #3, !dbg !44
  %107 = tail call float @llvm.nvvm.fabs.f(float %101) #3, !dbg !44
  %.03.i = select i1 %.not.i6, float %107, float %106, !dbg !44
  %108 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !44
  %t.0.i = select i1 %108, float 0.000000e+00, float %104, !dbg !44
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %111 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !44
  %j.0.i = select i1 %111, float 1.270000e+02, float %t.0.i, !dbg !44
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %113 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %114 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %116 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not8.i = icmp eq i32 %117, 0, !dbg !44
  br i1 %.not8.i, label %120, label %118, !dbg !44

118:                                              ; preds = %__nv_sqrtf.exit5
  %119 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !44
  br label %__nv_expm1f.exit, !dbg !44

120:                                              ; preds = %__nv_sqrtf.exit5
  %121 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !44
  br label %__nv_expm1f.exit, !dbg !44

__nv_expm1f.exit:                                 ; preds = %118, %120
  %.0.i7 = phi float [ %119, %118 ], [ %121, %120 ], !dbg !44
  %122 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %123 = fmul float %102, 0x3FF7154760000000, !dbg !44
  %124 = tail call float @llvm.nvvm.round.f(float %123) #3, !dbg !44
  %125 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i10 = icmp eq i32 %125, 0, !dbg !44
  %126 = tail call float @llvm.nvvm.fabs.ftz.f(float %102) #3, !dbg !44
  %127 = tail call float @llvm.nvvm.fabs.f(float %102) #3, !dbg !44
  %.03.i11 = select i1 %.not.i10, float %127, float %126, !dbg !44
  %128 = fcmp olt float %.03.i11, 0x3FDA3D70A0000000, !dbg !44
  %t.0.i12 = select i1 %128, float 0.000000e+00, float %124, !dbg !44
  %129 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %130 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %131 = fcmp oeq float %t.0.i12, 1.280000e+02, !dbg !44
  %j.0.i13 = select i1 %131, float 1.270000e+02, float %t.0.i12, !dbg !44
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %134 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %135 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %136 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %137 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not8.i14 = icmp eq i32 %137, 0, !dbg !44
  br i1 %.not8.i14, label %140, label %138, !dbg !44

138:                                              ; preds = %__nv_expm1f.exit
  %139 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i13) #3, !dbg !44
  br label %__nv_expm1f.exit36, !dbg !44

140:                                              ; preds = %__nv_expm1f.exit
  %141 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i13) #3, !dbg !44
  br label %__nv_expm1f.exit36, !dbg !44

__nv_expm1f.exit36:                               ; preds = %138, %140
  %.0.i15 = phi float [ %139, %138 ], [ %141, %140 ], !dbg !44
  %142 = fcmp oeq float %101, 0.000000e+00, !dbg !44
  %143 = fadd float %101, %101, !dbg !44
  %144 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !44
  %145 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !44
  %.not9.i = icmp eq i32 %122, 0, !dbg !44
  %.not7.i = icmp eq i32 %116, 0, !dbg !44
  %.not6.i = icmp eq i32 %115, 0, !dbg !44
  %.not5.i = icmp eq i32 %114, 0, !dbg !44
  %.not4.i = icmp eq i32 %113, 0, !dbg !44
  %.not3.i = icmp eq i32 %112, 0, !dbg !44
  %.not2.i8 = icmp eq i32 %110, 0, !dbg !44
  %146 = fneg float %t.0.i, !dbg !44
  %.not1.i9 = icmp eq i32 %109, 0, !dbg !44
  %147 = tail call float @llvm.nvvm.fma.rn.f(float %146, float 0x3FE62E4000000000, float %101) #3, !dbg !44
  %148 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %146, float 0x3FE62E4000000000, float %101) #3, !dbg !44
  %.04.i = select i1 %.not1.i9, float %147, float %148, !dbg !44
  %149 = tail call float @llvm.nvvm.fma.rn.f(float %146, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !44
  %150 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %146, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !44
  %.05.i = select i1 %.not2.i8, float %149, float %150, !dbg !44
  %151 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !44
  %152 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !44
  %.07.i = select i1 %.not3.i, float %151, float %152, !dbg !44
  %153 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !44
  %154 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !44
  %.08.i = select i1 %.not4.i, float %153, float %154, !dbg !44
  %155 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !44
  %156 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !44
  %.09.i = select i1 %.not5.i, float %155, float %156, !dbg !44
  %157 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !44
  %158 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !44
  %.06.i = select i1 %.not6.i, float %157, float %158, !dbg !44
  %159 = fmul float %.05.i, %.06.i, !dbg !44
  %160 = tail call float @llvm.nvvm.fma.rn.f(float %159, float %.05.i, float %.05.i) #3, !dbg !44
  %161 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %159, float %.05.i, float %.05.i) #3, !dbg !44
  %.01.i = select i1 %.not7.i, float %160, float %161, !dbg !44
  %162 = fadd float %.0.i7, -1.000000e+00, !dbg !44
  %163 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i7, float %162) #3, !dbg !44
  %164 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i7, float %162) #3, !dbg !44
  %.02.i = select i1 %.not9.i, float %163, float %164, !dbg !44
  %165 = fadd float %.02.i, %.02.i, !dbg !44
  %u.0.i = select i1 %111, float %165, float %.02.i, !dbg !44
  %u.1.i = select i1 %145, float 0x7FF0000000000000, float %u.0.i, !dbg !44
  %u.2.i = select i1 %144, float -1.000000e+00, float %u.1.i, !dbg !44
  %u.3.i = select i1 %142, float %143, float %u.2.i, !dbg !44
  %166 = fcmp ogt float %102, 0.000000e+00, !dbg !45
  %167 = fcmp ogt float %101, 0.000000e+00, !dbg !45
  %.not7.i16 = icmp eq i32 %136, 0, !dbg !44
  %.not6.i17 = icmp eq i32 %135, 0, !dbg !44
  %.not5.i18 = icmp eq i32 %134, 0, !dbg !44
  %.not4.i19 = icmp eq i32 %133, 0, !dbg !44
  %.not3.i20 = icmp eq i32 %132, 0, !dbg !44
  %.not2.i21 = icmp eq i32 %130, 0, !dbg !44
  %168 = fneg float %t.0.i12, !dbg !44
  %.not1.i22 = icmp eq i32 %129, 0, !dbg !44
  %169 = tail call float @llvm.nvvm.fma.rn.f(float %168, float 0x3FE62E4000000000, float %102) #3, !dbg !44
  %170 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %168, float 0x3FE62E4000000000, float %102) #3, !dbg !44
  %.04.i23 = select i1 %.not1.i22, float %169, float %170, !dbg !44
  %171 = tail call float @llvm.nvvm.fma.rn.f(float %168, float 0x3EB7F7D1C0000000, float %.04.i23) #3, !dbg !44
  %172 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %168, float 0x3EB7F7D1C0000000, float %.04.i23) #3, !dbg !44
  %.05.i24 = select i1 %.not2.i21, float %171, float %172, !dbg !44
  %173 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i24, float 0x3F812ACC60000000) #3, !dbg !44
  %174 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i24, float 0x3F812ACC60000000) #3, !dbg !44
  %.07.i25 = select i1 %.not3.i20, float %173, float %174, !dbg !44
  %175 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i25, float %.05.i24, float 0x3FA5557C60000000) #3, !dbg !44
  %176 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i25, float %.05.i24, float 0x3FA5557C60000000) #3, !dbg !44
  %.08.i26 = select i1 %.not4.i19, float %175, float %176, !dbg !44
  %177 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i26, float %.05.i24, float 0x3FC5553EC0000000) #3, !dbg !44
  %178 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i26, float %.05.i24, float 0x3FC5553EC0000000) #3, !dbg !44
  %.09.i27 = select i1 %.not5.i18, float %177, float %178, !dbg !44
  %179 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i27, float %.05.i24, float 0x3FDFFFFFC0000000) #3, !dbg !44
  %180 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i27, float %.05.i24, float 0x3FDFFFFFC0000000) #3, !dbg !44
  %.06.i28 = select i1 %.not6.i17, float %179, float %180, !dbg !44
  %181 = fmul float %.05.i24, %.06.i28, !dbg !44
  %182 = tail call float @llvm.nvvm.fma.rn.f(float %181, float %.05.i24, float %.05.i24) #3, !dbg !44
  %183 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %181, float %.05.i24, float %.05.i24) #3, !dbg !44
  %.01.i29 = select i1 %.not7.i16, float %182, float %183, !dbg !44
  %184 = fadd float %.0.i15, -1.000000e+00, !dbg !44
  %185 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not9.i30 = icmp eq i32 %185, 0, !dbg !44
  %186 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i29, float %.0.i15, float %184) #3, !dbg !44
  %187 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i29, float %.0.i15, float %184) #3, !dbg !44
  %.02.i31 = select i1 %.not9.i30, float %187, float %186, !dbg !44
  %188 = fadd float %.02.i31, %.02.i31, !dbg !44
  %u.0.i32 = select i1 %131, float %188, float %.02.i31, !dbg !44
  %189 = fcmp ogt float %j.0.i13, 1.280000e+02, !dbg !44
  %u.1.i33 = select i1 %189, float 0x7FF0000000000000, float %u.0.i32, !dbg !44
  %190 = fcmp olt float %j.0.i13, -2.500000e+01, !dbg !44
  %u.2.i34 = select i1 %190, float -1.000000e+00, float %u.1.i33, !dbg !44
  %191 = fcmp oeq float %102, 0.000000e+00, !dbg !44
  %192 = fadd float %102, %102, !dbg !44
  %u.3.i35 = select i1 %191, float %192, float %u.2.i34, !dbg !44
  %193 = select i1 %167, float %101, float %u.3.i, !dbg !46
  %194 = select i1 %166, float %102, float %u.3.i35, !dbg !46
  %195 = bitcast float %63 to i32, !dbg !47
  %196 = bitcast float %64 to i32, !dbg !47
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %195, i32 %196, ptr addrspace(1) %22, i1 %16) #3, !dbg !47
  %197 = getelementptr float, ptr addrspace(1) %1, i64 %21, !dbg !48
  %198 = bitcast float %193 to i32, !dbg !49
  %199 = bitcast float %194 to i32, !dbg !49
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %198, i32 %199, ptr addrspace(1) %197, i1 %16) #3, !dbg !49
  ret void, !dbg !50
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "chr3d6okspkbpc5mwk3s4ye2pcnwf6ht7755xktu6dcs66hmptvi.py", directory: "inductor_cache/hr")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_3", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 26, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 27, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 34, scope: !7)
!20 = !DILocation(line: 28, column: 39, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 39, scope: !7)
!24 = !DILocation(line: 30, column: 35, scope: !7)
!25 = !DILocation(line: 30, column: 30, scope: !7)
!26 = !DILocation(line: 30, column: 44, scope: !7)
!27 = !DILocation(line: 31, column: 30, scope: !7)
!28 = !DILocation(line: 31, column: 35, scope: !7)
!29 = !DILocation(line: 32, column: 30, scope: !7)
!30 = !DILocation(line: 32, column: 35, scope: !7)
!31 = !DILocation(line: 33, column: 31, scope: !7)
!32 = !DILocation(line: 33, column: 36, scope: !7)
!33 = !DILocation(line: 34, column: 31, scope: !7)
!34 = !DILocation(line: 34, column: 36, scope: !7)
!35 = !DILocation(line: 35, column: 18, scope: !7)
!36 = !DILocation(line: 36, column: 18, scope: !7)
!37 = !DILocation(line: 37, column: 18, scope: !7)
!38 = !DILocation(line: 39, column: 18, scope: !7)
!39 = !DILocation(line: 40, column: 27, scope: !7)
!40 = !DILocation(line: 42, column: 20, scope: !7)
!41 = !DILocation(line: 45, column: 19, scope: !7)
!42 = !DILocation(line: 46, column: 20, scope: !7)
!43 = !DILocation(line: 47, column: 20, scope: !7)
!44 = !DILocation(line: 51, column: 28, scope: !7)
!45 = !DILocation(line: 49, column: 20, scope: !7)
!46 = !DILocation(line: 53, column: 35, scope: !7)
!47 = !DILocation(line: 54, column: 39, scope: !7)
!48 = !DILocation(line: 55, column: 28, scope: !7)
!49 = !DILocation(line: 55, column: 40, scope: !7)
!50 = !DILocation(line: 55, column: 4, scope: !7)
