Metric,Value
design__instance__count,35
design__instance__area,251.491
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 35.03 45.75
design__core__bbox,5.52 10.88 29.44 32.64
design__io,8
design__die__area,1602.62
design__core__area,520.499
design__instance__count__stdcell,35
design__instance__area__stdcell,251.491
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.483173
design__instance__utilization__stdcell,0.483173
design__instance__count__class:inverter,1
design__instance__count__class:sequential_cell,4
design__instance__count__class:multi_input_combinational_cell,22
flow__warnings__count,14
flow__errors__count,0
floorplan__design__io,8
design__io__hpwl,204121
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,362.607
design__violations,0
design__instance__count__class:timing_repair_buffer,8
antenna__violating__nets,0
antenna__violating__pins,0
route__net,39
route__net__special,2
route__drc_errors__iter:1,2
route__wirelength__iter:1,418
route__drc_errors__iter:2,0
route__wirelength__iter:2,422
route__drc_errors,0
route__wirelength,422
route__vias,210
route__vias__singlecut,210
route__vias__multicut,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000007697208275203593
power__switching__total,0.00000603688340561348
power__leakage__total,1.9879548007750714E-10
power__total,0.000013734291314904112
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
timing__hold__ws__corner:nom_tt_025C_1v80,1.0000000433293989E+39
timing__setup__ws__corner:nom_tt_025C_1v80,1.0000000433293989E+39
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
timing__hold__ws__corner:nom_ss_100C_1v60,1.0000000433293989E+39
timing__setup__ws__corner:nom_ss_100C_1v60,1.0000000433293989E+39
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
timing__hold__ws__corner:nom_ff_n40C_1v95,1.0000000433293989E+39
timing__setup__ws__corner:nom_ff_n40C_1v95,1.0000000433293989E+39
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,1.0000000433293989E+39
timing__setup__ws,1.0000000433293989E+39
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
