{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 18:59:02 2020 " "Info: Processing started: Thu Oct 01 18:59:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 432 -472 -304 448 "read" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 288 -136 -88 352 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 296 872 920 360 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buffer_block:inst1\|inst22 " "Info: Detected gated clock \"buffer_block:inst1\|inst22\" as buffer" {  } { { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a4 memory ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg3 181.52 MHz 5.509 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 181.52 MHz between source memory \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a4\" and destination memory \"ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg3\" (period= 5.509 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.777 ns + Longest memory memory " "Info: + Longest memory to memory delay is 0.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a4 1 MEM M512_X36_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y10; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 158 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.134 ns) 0.777 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg3 2 MEM M512_X36_Y9 1 " "Info: 2: + IC(0.578 ns) + CELL(0.134 ns) = 0.777 ns; Loc. = M512_X36_Y9; Fanout = 1; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.199 ns ( 25.61 % ) " "Info: Total cell delay = 0.199 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 74.39 % ) " "Info: Total interconnect delay = 0.578 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.777 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.578ns } { 0.065ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.570 ns - Smallest " "Info: - Smallest clock skew is -4.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.329 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.459 ns) 2.329 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M512_X36_Y9 1 " "Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X36_Y9; Fanout = 1; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.38 % ) " "Info: Total cell delay = 1.313 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 43.62 % ) " "Info: Total interconnect delay = 1.016 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.899 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 6.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.188 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X34_Y9_N9 5 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.188 ns; Loc. = LCFF_X34_Y9_N9; Fanout = 5; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 3.929 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X35_Y9_N30 1 " "Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.929 ns; Loc. = LCCOMB_X35_Y9_N30; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.815 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G7 27 " "Info: 4: + IC(1.886 ns) + CELL(0.000 ns) = 5.815 ns; Loc. = CLKCTRL_G7; Fanout = 27; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.413 ns) 6.899 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a4 5 MEM M512_X36_Y10 2 " "Info: 5: + IC(0.671 ns) + CELL(0.413 ns) = 6.899 ns; Loc. = M512_X36_Y10; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 158 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 33.99 % ) " "Info: Total cell delay = 2.345 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 66.01 % ) " "Info: Total interconnect delay = 4.554 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 158 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.777 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.578ns } { 0.065ns 0.134ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.413ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "read register register buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"read\" Internal fmax is restricted to 500.0 MHz between source register \"buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X35_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y9_N9; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X35_Y9_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X35_Y9_N8; Fanout = 1; COMB Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y9_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X35_Y9_N9; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 2.382 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 2.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns read 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'read'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 432 -472 -304 448 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.618 ns) 2.382 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X35_Y9_N9 2 " "Info: 2: + IC(0.944 ns) + CELL(0.618 ns) = 2.382 ns; Loc. = LCFF_X35_Y9_N9; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 60.37 % ) " "Info: Total cell delay = 1.438 ns ( 60.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 39.63 % ) " "Info: Total interconnect delay = 0.944 ns ( 39.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.944ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 2.382 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 2.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns read 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'read'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 432 -472 -304 448 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.618 ns) 2.382 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X35_Y9_N9 2 " "Info: 2: + IC(0.944 ns) + CELL(0.618 ns) = 2.382 ns; Loc. = LCFF_X35_Y9_N9; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 60.37 % ) " "Info: Total cell delay = 1.438 ns ( 60.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 39.63 % ) " "Info: Total interconnect delay = 0.944 ns ( 39.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.944ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.944ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.944ns } { 0.000ns 0.820ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "rom_ram register register ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"rom_ram\" Internal fmax is restricted to 500.0 MHz between source register \"ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X39_Y9_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y9_N31; Fanout = 3; REG Node = 'ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X39_Y9_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X39_Y9_N30; Fanout = 1; COMB Node = 'ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X39_Y9_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X39_Y9_N31; Fanout = 3; REG Node = 'ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]~0 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]~0 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]~0 {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 2.594 ns + Shortest register " "Info: + Shortest clock path from clock \"rom_ram\" to destination register is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rom_ram 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'rom_ram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.053 ns) 1.764 ns inst8 2 COMB LCCOMB_X39_Y9_N10 1 " "Info: 2: + IC(0.847 ns) + CELL(0.053 ns) = 1.764 ns; Loc. = LCCOMB_X39_Y9_N10; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { rom_ram inst8 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 296 872 920 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.594 ns ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X39_Y9_N31 3 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.594 ns; Loc. = LCFF_X39_Y9_N31; Fanout = 3; REG Node = 'ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst8 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 59.18 % ) " "Info: Total cell delay = 1.535 ns ( 59.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.82 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { rom_ram inst8 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { rom_ram {} rom_ram~combout {} inst8 {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.847ns 0.212ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 2.594 ns - Longest register " "Info: - Longest clock path from clock \"rom_ram\" to source register is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rom_ram 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'rom_ram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.053 ns) 1.764 ns inst8 2 COMB LCCOMB_X39_Y9_N10 1 " "Info: 2: + IC(0.847 ns) + CELL(0.053 ns) = 1.764 ns; Loc. = LCCOMB_X39_Y9_N10; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { rom_ram inst8 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 296 872 920 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.594 ns ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X39_Y9_N31 3 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.594 ns; Loc. = LCFF_X39_Y9_N31; Fanout = 3; REG Node = 'ram_block:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst8 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 59.18 % ) " "Info: Total cell delay = 1.535 ns ( 59.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.82 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { rom_ram inst8 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { rom_ram {} rom_ram~combout {} inst8 {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.847ns 0.212ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { rom_ram inst8 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { rom_ram {} rom_ram~combout {} inst8 {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.847ns 0.212ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]~0 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]~0 {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { rom_ram inst8 ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { rom_ram {} rom_ram~combout {} inst8 {} ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.847ns 0.212ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\] buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg0 CLK 3.634 ns " "Info: Found hold time violation between source  pin or register \"rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\]\" and destination pin or register \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg0\" for clock \"CLK\" (Hold time is 3.634 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.656 ns + Largest " "Info: + Largest clock skew is 4.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.945 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 6.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.188 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X34_Y9_N9 5 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.188 ns; Loc. = LCFF_X34_Y9_N9; Fanout = 5; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 3.929 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X35_Y9_N30 1 " "Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.929 ns; Loc. = LCCOMB_X35_Y9_N30; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.815 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G7 27 " "Info: 4: + IC(1.886 ns) + CELL(0.000 ns) = 5.815 ns; Loc. = CLKCTRL_G7; Fanout = 27; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.459 ns) 6.945 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg0 5 MEM M512_X36_Y10 1 " "Info: 5: + IC(0.671 ns) + CELL(0.459 ns) = 6.945 ns; Loc. = M512_X36_Y10; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.391 ns ( 34.43 % ) " "Info: Total cell delay = 2.391 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 65.57 % ) " "Info: Total interconnect delay = 4.554 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.289 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.413 ns) 2.289 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\] 3 MEM M512_X36_Y11 2 " "Info: 3: + IC(0.679 ns) + CELL(0.413 ns) = 2.289 ns; Loc. = M512_X36_Y11; Fanout = 2; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.35 % ) " "Info: Total cell delay = 1.267 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 44.65 % ) " "Info: Total interconnect delay = 1.022 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_4d71.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.085 ns - Shortest memory memory " "Info: - Shortest memory to memory delay is 1.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\] 1 MEM M512_X36_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y11; Fanout = 2; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.053 ns) 0.637 ns lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w7_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y10_N18 1 " "Info: 2: + IC(0.519 ns) + CELL(0.053 ns) = 0.637 ns; Loc. = LCCOMB_X35_Y10_N18; Fanout = 1; COMB Node = 'lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/mux_unc.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.134 ns) 1.085 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg0 3 MEM M512_X36_Y10 1 " "Info: 3: + IC(0.314 ns) + CELL(0.134 ns) = 1.085 ns; Loc. = M512_X36_Y10; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.252 ns ( 23.23 % ) " "Info: Total cell delay = 0.252 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 76.77 % ) " "Info: Total interconnect delay = 0.833 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.085 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.519ns 0.314ns } { 0.065ns 0.053ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.085 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.519ns 0.314ns } { 0.065ns 0.053ns 0.134ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_address_reg4 address\[0\] CLK 5.605 ns memory " "Info: tsu for memory \"ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"address\[0\]\", clock pin = \"CLK\") is 5.605 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.911 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns address\[0\] 1 PIN PIN_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 6; PIN Node = 'address\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 64 -464 -296 80 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.606 ns) + CELL(0.516 ns) 5.902 ns ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~2 2 COMB LCCOMB_X39_Y9_N0 2 " "Info: 2: + IC(4.606 ns) + CELL(0.516 ns) = 5.902 ns; Loc. = LCCOMB_X39_Y9_N0; Fanout = 2; COMB Node = 'ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { address[0] ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.937 ns ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~6 3 COMB LCCOMB_X39_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.937 ns; Loc. = LCCOMB_X39_Y9_N2; Fanout = 2; COMB Node = 'ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.972 ns ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~10 4 COMB LCCOMB_X39_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.972 ns; Loc. = LCCOMB_X39_Y9_N4; Fanout = 2; COMB Node = 'ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.097 ns ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~13 5 COMB LCCOMB_X39_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 6.097 ns; Loc. = LCCOMB_X39_Y9_N6; Fanout = 2; COMB Node = 'ram_block:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.350 ns) 6.949 ns ram_block:inst3\|lpm_add_sub1:inst12\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~10 6 COMB LCCOMB_X35_Y9_N4 1 " "Info: 6: + IC(0.502 ns) + CELL(0.350 ns) = 6.949 ns; Loc. = LCCOMB_X35_Y9_N4; Fanout = 1; COMB Node = 'ram_block:inst3\|lpm_add_sub1:inst12\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13 ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.074 ns ram_block:inst3\|lpm_add_sub1:inst12\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~13 7 COMB LCCOMB_X35_Y9_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 7.074 ns; Loc. = LCCOMB_X35_Y9_N6; Fanout = 1; COMB Node = 'ram_block:inst3\|lpm_add_sub1:inst12\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10 ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.053 ns) 7.459 ns ram_block:inst3\|lpm_mux0:inst15\|lpm_mux:lpm_mux_component\|mux_rnc:auto_generated\|l1_w4_n0_mux_dataout~0 8 COMB LCCOMB_X35_Y9_N10 1 " "Info: 8: + IC(0.332 ns) + CELL(0.053 ns) = 7.459 ns; Loc. = LCCOMB_X35_Y9_N10; Fanout = 1; COMB Node = 'ram_block:inst3\|lpm_mux0:inst15\|lpm_mux:lpm_mux_component\|mux_rnc:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.385 ns" { ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13 ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_rnc.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/mux_rnc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.131 ns) 7.911 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_address_reg4 9 MEM M512_X36_Y9 8 " "Info: 9: + IC(0.321 ns) + CELL(0.131 ns) = 7.911 ns; Loc. = M512_X36_Y9; Fanout = 8; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 27.18 % ) " "Info: Total cell delay = 2.150 ns ( 27.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.761 ns ( 72.82 % ) " "Info: Total interconnect delay = 5.761 ns ( 72.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.911 ns" { address[0] ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13 ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10 ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13 ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.911 ns" { address[0] {} address[0]~combout {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2 {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6 {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10 {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13 {} ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10 {} ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13 {} ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0 {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 4.606ns 0.000ns 0.000ns 0.000ns 0.502ns 0.000ns 0.332ns 0.321ns } { 0.000ns 0.780ns 0.516ns 0.035ns 0.035ns 0.125ns 0.350ns 0.125ns 0.053ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.328 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.458 ns) 2.328 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M512_X36_Y9 8 " "Info: 3: + IC(0.673 ns) + CELL(0.458 ns) = 2.328 ns; Loc. = M512_X36_Y9; Fanout = 8; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.36 % ) " "Info: Total cell delay = 1.312 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.016 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.911 ns" { address[0] ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10 ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13 ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10 ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13 ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.911 ns" { address[0] {} address[0]~combout {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2 {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6 {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10 {} ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13 {} ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10 {} ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13 {} ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0 {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 4.606ns 0.000ns 0.000ns 0.000ns 0.502ns 0.000ns 0.332ns 0.321ns } { 0.000ns 0.780ns 0.516ns 0.035ns 0.035ns 0.125ns 0.350ns 0.125ns 0.053ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK buffer_out\[5\] buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a2 10.966 ns memory " "Info: tco from clock \"CLK\" to destination pin \"buffer_out\[5\]\" through memory \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a2\" is 10.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.899 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 6.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.188 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X34_Y9_N9 5 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.188 ns; Loc. = LCFF_X34_Y9_N9; Fanout = 5; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 3.929 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X35_Y9_N30 1 " "Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.929 ns; Loc. = LCCOMB_X35_Y9_N30; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.815 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G7 27 " "Info: 4: + IC(1.886 ns) + CELL(0.000 ns) = 5.815 ns; Loc. = CLKCTRL_G7; Fanout = 27; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.413 ns) 6.899 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a2 5 MEM M512_X36_Y10 2 " "Info: 5: + IC(0.671 ns) + CELL(0.413 ns) = 6.899 ns; Loc. = M512_X36_Y10; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 33.99 % ) " "Info: Total cell delay = 2.345 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 66.01 % ) " "Info: Total interconnect delay = 4.554 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.927 ns + Longest memory pin " "Info: + Longest memory to pin delay is 3.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a2 1 MEM M512_X36_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y10; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(1.952 ns) 3.927 ns buffer_out\[5\] 2 PIN PIN_E8 0 " "Info: 2: + IC(1.910 ns) + CELL(1.952 ns) = 3.927 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'buffer_out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.862 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 buffer_out[5] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 104 976 1152 120 "buffer_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 51.36 % ) " "Info: Total cell delay = 2.017 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 48.64 % ) " "Info: Total interconnect delay = 1.910 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 buffer_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 {} buffer_out[5] {} } { 0.000ns 1.910ns } { 0.065ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 buffer_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 {} buffer_out[5] {} } { 0.000ns 1.910ns } { 0.065ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg3 rom_ram CLK 1.723 ns memory " "Info: th for memory \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg3\" (data pin = \"rom_ram\", clock pin = \"CLK\") is 1.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.945 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 6.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.188 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X34_Y9_N9 5 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.188 ns; Loc. = LCFF_X34_Y9_N9; Fanout = 5; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 3.929 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X35_Y9_N30 1 " "Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.929 ns; Loc. = LCCOMB_X35_Y9_N30; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.815 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G7 27 " "Info: 4: + IC(1.886 ns) + CELL(0.000 ns) = 5.815 ns; Loc. = CLKCTRL_G7; Fanout = 27; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.459 ns) 6.945 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg3 5 MEM M512_X36_Y10 1 " "Info: 5: + IC(0.671 ns) + CELL(0.459 ns) = 6.945 ns; Loc. = M512_X36_Y10; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.391 ns ( 34.43 % ) " "Info: Total cell delay = 2.391 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 65.57 % ) " "Info: Total interconnect delay = 4.554 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.425 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rom_ram 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'rom_ram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.743 ns) + CELL(0.366 ns) 4.973 ns lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~0 2 COMB LCCOMB_X35_Y10_N8 1 " "Info: 2: + IC(3.743 ns) + CELL(0.366 ns) = 4.973 ns; Loc. = LCCOMB_X35_Y10_N8; Fanout = 1; COMB Node = 'lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { rom_ram lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.134 ns) 5.425 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg3 3 MEM M512_X36_Y10 1 " "Info: 3: + IC(0.318 ns) + CELL(0.134 ns) = 5.425 ns; Loc. = M512_X36_Y10; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e1m:auto_generated\|altsyncram_g781:altsyncram2\|ram_block3a0~porta_datain_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_g781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_g781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 25.14 % ) " "Info: Total cell delay = 1.364 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.061 ns ( 74.86 % ) " "Info: Total interconnect delay = 4.061 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { rom_ram lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { rom_ram {} rom_ram~combout {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 3.743ns 0.318ns } { 0.000ns 0.864ns 0.366ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.622ns 0.375ns 1.886ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { rom_ram lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { rom_ram {} rom_ram~combout {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 3.743ns 0.318ns } { 0.000ns 0.864ns 0.366ns 0.134ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 18:59:03 2020 " "Info: Processing ended: Thu Oct 01 18:59:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
