{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575086728269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575086728276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 22:05:28 2019 " "Processing started: Fri Nov 29 22:05:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575086728276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575086728276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575086728276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575086728869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575086728869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-BeH " "Found design unit 1: VGA-BeH" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575086739224 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575086739224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575086739224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575086739232 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Izq vga.vhd(89) " "VHDL Process Statement warning at vga.vhd(89): signal \"Izq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739234 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UP vga.vhd(94) " "VHDL Process Statement warning at vga.vhd(94): signal \"UP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739234 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Down vga.vhd(99) " "VHDL Process Statement warning at vga.vhd(99): signal \"Down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739234 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d vga.vhd(104) " "VHDL Process Statement warning at vga.vhd(104): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739234 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i vga.vhd(104) " "VHDL Process Statement warning at vga.vhd(104): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739234 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u vga.vhd(104) " "VHDL Process Statement warning at vga.vhd(104): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739235 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bajo vga.vhd(104) " "VHDL Process Statement warning at vga.vhd(104): signal \"bajo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575086739235 "|VGA"}
{ "Warning" "WSGN_SEARCH_FILE" "div.vhd 2 1 " "Using design file div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-BeH " "Found design unit 1: DIV-BeH" {  } { { "div.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575086739267 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "div.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575086739267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575086739267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:U0 " "Elaborating entity \"DIV\" for hierarchy \"DIV:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575086739268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] VCC " "Pin \"R\[4\]\" is stuck at VCC" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blank VCC " "Pin \"Blank\" is stuck at VCC" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|Blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sync GND " "Pin \"Sync\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Desktop/VGA/vga.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575086739802 "|VGA|Sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575086739802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575086739883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575086740435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575086740435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575086740508 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575086740508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575086740508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575086740508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575086740544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 22:05:40 2019 " "Processing ended: Fri Nov 29 22:05:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575086740544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575086740544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575086740544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575086740544 ""}
