{C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/testbench.v} {1 {vlog -work work -stats=none {C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/testbench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} {C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/alu.v} {1 {vlog -work work -stats=none {C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/verilog assesment 2/alu.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}}
