Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Nov  6 19:28:08 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           41 |
| No           | No                    | Yes                    |              40 |           19 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------+------------------+------------------+----------------+--------------+
|  clk_machine_BUFG       |                   | rst_IBUF         |                2 |              2 |         1.00 |
|  clk_05/CLK             |                   | rst_IBUF         |                3 |              3 |         1.00 |
|  clk_05/clock_reg_0     |                   | rst_IBUF         |                1 |              3 |         3.00 |
|  clk_05/clock_reg_0     | mem0[3]_i_1_n_1   | rst_IBUF         |                3 |              4 |         1.33 |
|  clk_05/clock_reg_0     | mem3[3]_i_1_n_1   | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_05/clock_reg_0     | little[4]_i_1_n_1 | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_05/clock_reg_0     | money[5]_i_1_n_1  | rst_IBUF         |                4 |              6 |         1.50 |
|  clk_05/clock_reg_0     | price0            | rst_IBUF         |                3 |              6 |         2.00 |
|  DISPLAY_reg[6]_i_2_n_1 |                   |                  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG          |                   |                  |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG          |                   | clk_05/clock     |                7 |             26 |         3.71 |
|  clk_led_BUFG           |                   | rst_IBUF         |               13 |             32 |         2.46 |
|  n_0_241_BUFG           |                   |                  |               17 |             35 |         2.06 |
|  clk_machine_BUFG       |                   |                  |               14 |             38 |         2.71 |
+-------------------------+-------------------+------------------+------------------+----------------+--------------+


