
743-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008378  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000afc  08008618  08008618  00018618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009114  08009114  00019114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009118  08009118  00019118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000104  24000000  0800911c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000684  24000104  08009220  00020104  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000788  08009220  00020788  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
  9 .debug_info   000263de  00000000  00000000  00020132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003fa1  00000000  00000000  00046510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001358  00000000  00000000  0004a4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000011d0  00000000  00000000  0004b810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038e47  00000000  00000000  0004c9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000188fc  00000000  00000000  00085827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0016652c  00000000  00000000  0009e123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  0020464f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000053d4  00000000  00000000  002046a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000104 	.word	0x24000104
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008600 	.word	0x08008600

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000108 	.word	0x24000108
 80002dc:	08008600 	.word	0x08008600

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8000380:	b5b0      	push	{r4, r5, r7, lr}
 8000382:	b088      	sub	sp, #32
 8000384:	af02      	add	r7, sp, #8
//	#else
//	error "Unknown Screen"
	
//	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8000386:	4975      	ldr	r1, [pc, #468]	; (800055c <LCD_Test+0x1dc>)
 8000388:	4875      	ldr	r0, [pc, #468]	; (8000560 <LCD_Test+0x1e0>)
 800038a:	f000 fcad 	bl	8000ce8 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 800038e:	4b75      	ldr	r3, [pc, #468]	; (8000564 <LCD_Test+0x1e4>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4a75      	ldr	r2, [pc, #468]	; (8000568 <LCD_Test+0x1e8>)
 8000394:	2105      	movs	r1, #5
 8000396:	4872      	ldr	r0, [pc, #456]	; (8000560 <LCD_Test+0x1e0>)
 8000398:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 800039a:	4b72      	ldr	r3, [pc, #456]	; (8000564 <LCD_Test+0x1e4>)
 800039c:	689b      	ldr	r3, [r3, #8]
 800039e:	4973      	ldr	r1, [pc, #460]	; (800056c <LCD_Test+0x1ec>)
 80003a0:	486f      	ldr	r0, [pc, #444]	; (8000560 <LCD_Test+0x1e0>)
 80003a2:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 80003a4:	2000      	movs	r0, #0
 80003a6:	f000 f8f1 	bl	800058c <LCD_SetBrightness>
	#elif TFT18
*/	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
//	#endif
	
  uint32_t tick = get_tick();
 80003aa:	f002 f85b 	bl	8002464 <HAL_GetTick>
 80003ae:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80003b0:	e06a      	b.n	8000488 <LCD_Test+0x108>
	{
		delay_ms(10);
 80003b2:	200a      	movs	r0, #10
 80003b4:	f002 f862 	bl	800247c <HAL_Delay>

		if (get_tick() - tick <= 1000)
 80003b8:	f002 f854 	bl	8002464 <HAL_GetTick>
 80003bc:	4602      	mov	r2, r0
 80003be:	697b      	ldr	r3, [r7, #20]
 80003c0:	1ad3      	subs	r3, r2, r3
 80003c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80003c6:	d80f      	bhi.n	80003e8 <LCD_Test+0x68>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 80003c8:	f002 f84c 	bl	8002464 <HAL_GetTick>
 80003cc:	4602      	mov	r2, r0
 80003ce:	697b      	ldr	r3, [r7, #20]
 80003d0:	1ad3      	subs	r3, r2, r3
 80003d2:	2264      	movs	r2, #100	; 0x64
 80003d4:	fb02 f303 	mul.w	r3, r2, r3
 80003d8:	4a65      	ldr	r2, [pc, #404]	; (8000570 <LCD_Test+0x1f0>)
 80003da:	fba2 2303 	umull	r2, r3, r2, r3
 80003de:	099b      	lsrs	r3, r3, #6
 80003e0:	4618      	mov	r0, r3
 80003e2:	f000 f8d3 	bl	800058c <LCD_SetBrightness>
 80003e6:	e04f      	b.n	8000488 <LCD_Test+0x108>
		else if (get_tick() - tick <= 3000)
 80003e8:	f002 f83c 	bl	8002464 <HAL_GetTick>
 80003ec:	4602      	mov	r2, r0
 80003ee:	697b      	ldr	r3, [r7, #20]
 80003f0:	1ad3      	subs	r3, r2, r3
 80003f2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d83d      	bhi.n	8000476 <LCD_Test+0xf6>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 80003fa:	f002 f833 	bl	8002464 <HAL_GetTick>
 80003fe:	4602      	mov	r2, r0
 8000400:	697b      	ldr	r3, [r7, #20]
 8000402:	1ad3      	subs	r3, r2, r3
 8000404:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000408:	4a5a      	ldr	r2, [pc, #360]	; (8000574 <LCD_Test+0x1f4>)
 800040a:	fba2 2303 	umull	r2, r3, r2, r3
 800040e:	08da      	lsrs	r2, r3, #3
 8000410:	463b      	mov	r3, r7
 8000412:	4959      	ldr	r1, [pc, #356]	; (8000578 <LCD_Test+0x1f8>)
 8000414:	4618      	mov	r0, r3
 8000416:	f007 fcc5 	bl	8007da4 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 800041a:	4b53      	ldr	r3, [pc, #332]	; (8000568 <LCD_Test+0x1e8>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	b29b      	uxth	r3, r3
 8000420:	3b1e      	subs	r3, #30
 8000422:	b298      	uxth	r0, r3
 8000424:	4b50      	ldr	r3, [pc, #320]	; (8000568 <LCD_Test+0x1e8>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	b29a      	uxth	r2, r3
 800042a:	463b      	mov	r3, r7
 800042c:	9301      	str	r3, [sp, #4]
 800042e:	2310      	movs	r3, #16
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	2310      	movs	r3, #16
 8000434:	2101      	movs	r1, #1
 8000436:	f000 fb09 	bl	8000a4c <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 800043a:	4b4a      	ldr	r3, [pc, #296]	; (8000564 <LCD_Test+0x1e4>)
 800043c:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800043e:	4b4a      	ldr	r3, [pc, #296]	; (8000568 <LCD_Test+0x1e8>)
 8000440:	685b      	ldr	r3, [r3, #4]
 8000442:	1edd      	subs	r5, r3, #3
 8000444:	f002 f80e 	bl	8002464 <HAL_GetTick>
 8000448:	4602      	mov	r2, r0
 800044a:	697b      	ldr	r3, [r7, #20]
 800044c:	1ad3      	subs	r3, r2, r3
 800044e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000452:	4a45      	ldr	r2, [pc, #276]	; (8000568 <LCD_Test+0x1e8>)
 8000454:	6812      	ldr	r2, [r2, #0]
 8000456:	fb02 f303 	mul.w	r3, r2, r3
 800045a:	4a45      	ldr	r2, [pc, #276]	; (8000570 <LCD_Test+0x1f0>)
 800045c:	fba2 2303 	umull	r2, r3, r2, r3
 8000460:	09db      	lsrs	r3, r3, #7
 8000462:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000466:	9201      	str	r2, [sp, #4]
 8000468:	2203      	movs	r2, #3
 800046a:	9200      	str	r2, [sp, #0]
 800046c:	462a      	mov	r2, r5
 800046e:	2100      	movs	r1, #0
 8000470:	483b      	ldr	r0, [pc, #236]	; (8000560 <LCD_Test+0x1e0>)
 8000472:	47a0      	blx	r4
 8000474:	e008      	b.n	8000488 <LCD_Test+0x108>
		}
		else if (get_tick() - tick > 3000)
 8000476:	f001 fff5 	bl	8002464 <HAL_GetTick>
 800047a:	4602      	mov	r2, r0
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	1ad3      	subs	r3, r2, r3
 8000480:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000484:	4293      	cmp	r3, r2
 8000486:	d808      	bhi.n	800049a <LCD_Test+0x11a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8000488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800048c:	483b      	ldr	r0, [pc, #236]	; (800057c <LCD_Test+0x1fc>)
 800048e:	f002 fb43 	bl	8002b18 <HAL_GPIO_ReadPin>
 8000492:	4603      	mov	r3, r0
 8000494:	2b01      	cmp	r3, #1
 8000496:	d18c      	bne.n	80003b2 <LCD_Test+0x32>
 8000498:	e004      	b.n	80004a4 <LCD_Test+0x124>
			break;
 800049a:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 800049c:	e002      	b.n	80004a4 <LCD_Test+0x124>
	{
		delay_ms(10);
 800049e:	200a      	movs	r0, #10
 80004a0:	f001 ffec 	bl	800247c <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 80004a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004a8:	4834      	ldr	r0, [pc, #208]	; (800057c <LCD_Test+0x1fc>)
 80004aa:	f002 fb35 	bl	8002b18 <HAL_GPIO_ReadPin>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d0f4      	beq.n	800049e <LCD_Test+0x11e>
	}
	LCD_Light(0, 300);
 80004b4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80004b8:	2000      	movs	r0, #0
 80004ba:	f000 f883 	bl	80005c4 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 80004be:	4b29      	ldr	r3, [pc, #164]	; (8000564 <LCD_Test+0x1e4>)
 80004c0:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80004c2:	4b29      	ldr	r3, [pc, #164]	; (8000568 <LCD_Test+0x1e8>)
 80004c4:	681a      	ldr	r2, [r3, #0]
 80004c6:	4b28      	ldr	r3, [pc, #160]	; (8000568 <LCD_Test+0x1e8>)
 80004c8:	685b      	ldr	r3, [r3, #4]
 80004ca:	2100      	movs	r1, #0
 80004cc:	9101      	str	r1, [sp, #4]
 80004ce:	9300      	str	r3, [sp, #0]
 80004d0:	4613      	mov	r3, r2
 80004d2:	2200      	movs	r2, #0
 80004d4:	2100      	movs	r1, #0
 80004d6:	4822      	ldr	r0, [pc, #136]	; (8000560 <LCD_Test+0x1e0>)
 80004d8:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 80004da:	463b      	mov	r3, r7
 80004dc:	4928      	ldr	r1, [pc, #160]	; (8000580 <LCD_Test+0x200>)
 80004de:	4618      	mov	r0, r3
 80004e0:	f007 fc60 	bl	8007da4 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 80004e4:	4b20      	ldr	r3, [pc, #128]	; (8000568 <LCD_Test+0x1e8>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	b29a      	uxth	r2, r3
 80004ea:	463b      	mov	r3, r7
 80004ec:	9301      	str	r3, [sp, #4]
 80004ee:	2310      	movs	r3, #16
 80004f0:	9300      	str	r3, [sp, #0]
 80004f2:	2310      	movs	r3, #16
 80004f4:	2104      	movs	r1, #4
 80004f6:	2004      	movs	r0, #4
 80004f8:	f000 faa8 	bl	8000a4c <LCD_ShowString>
	sprintf((char *)&text, "STM32H743 0x%X", HAL_GetDEVID());
 80004fc:	f001 ffee 	bl	80024dc <HAL_GetDEVID>
 8000500:	4602      	mov	r2, r0
 8000502:	463b      	mov	r3, r7
 8000504:	491f      	ldr	r1, [pc, #124]	; (8000584 <LCD_Test+0x204>)
 8000506:	4618      	mov	r0, r3
 8000508:	f007 fc4c 	bl	8007da4 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 800050c:	4b16      	ldr	r3, [pc, #88]	; (8000568 <LCD_Test+0x1e8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	b29a      	uxth	r2, r3
 8000512:	463b      	mov	r3, r7
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2310      	movs	r3, #16
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2310      	movs	r3, #16
 800051c:	2116      	movs	r1, #22
 800051e:	2004      	movs	r0, #4
 8000520:	f000 fa94 	bl	8000a4c <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8000524:	4b11      	ldr	r3, [pc, #68]	; (800056c <LCD_Test+0x1ec>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	463b      	mov	r3, r7
 800052a:	4917      	ldr	r1, [pc, #92]	; (8000588 <LCD_Test+0x208>)
 800052c:	4618      	mov	r0, r3
 800052e:	f007 fc39 	bl	8007da4 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8000532:	4b0d      	ldr	r3, [pc, #52]	; (8000568 <LCD_Test+0x1e8>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	b29a      	uxth	r2, r3
 8000538:	463b      	mov	r3, r7
 800053a:	9301      	str	r3, [sp, #4]
 800053c:	2310      	movs	r3, #16
 800053e:	9300      	str	r3, [sp, #0]
 8000540:	2310      	movs	r3, #16
 8000542:	2128      	movs	r1, #40	; 0x28
 8000544:	2004      	movs	r0, #4
 8000546:	f000 fa81 	bl	8000a4c <LCD_ShowString>

	LCD_Light(100, 200);
 800054a:	21c8      	movs	r1, #200	; 0xc8
 800054c:	2064      	movs	r0, #100	; 0x64
 800054e:	f000 f839 	bl	80005c4 <LCD_Light>
}
 8000552:	bf00      	nop
 8000554:	3718      	adds	r7, #24
 8000556:	46bd      	mov	sp, r7
 8000558:	bdb0      	pop	{r4, r5, r7, pc}
 800055a:	bf00      	nop
 800055c:	24000000 	.word	0x24000000
 8000560:	24000634 	.word	0x24000634
 8000564:	24000024 	.word	0x24000024
 8000568:	2400066c 	.word	0x2400066c
 800056c:	24000630 	.word	0x24000630
 8000570:	10624dd3 	.word	0x10624dd3
 8000574:	cccccccd 	.word	0xcccccccd
 8000578:	08008618 	.word	0x08008618
 800057c:	58020800 	.word	0x58020800
 8000580:	08008620 	.word	0x08008620
 8000584:	08008630 	.word	0x08008630
 8000588:	08008640 	.word	0x08008640

0800058c <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8000594:	4b04      	ldr	r3, [pc, #16]	; (80005a8 <LCD_SetBrightness+0x1c>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	2400072c 	.word	0x2400072c

080005ac <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <LCD_GetBrightness+0x14>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	2400072c 	.word	0x2400072c

080005c4 <LCD_Light>:

// ��Ļ�𽥱������߱䰵
// Brightness_Dis: Ŀ��ֵ
// time: �ﵽĿ��ֵ��ʱ��,��λ: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	; 0x28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 80005ce:	f7ff ffed 	bl	80005ac <LCD_GetBrightness>
 80005d2:	6278      	str	r0, [r7, #36]	; 0x24
	time_now = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 80005d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	429a      	cmp	r2, r3
 80005de:	d05e      	beq.n	800069e <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	6a3b      	ldr	r3, [r7, #32]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d05c      	beq.n	80006a2 <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 80005e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ea:	ee07 3a90 	vmov	s15, r3
 80005ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005f2:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	ee07 3a90 	vmov	s15, r3
 80005fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000600:	ed97 7a07 	vldr	s14, [r7, #28]
 8000604:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000608:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 800060c:	6a3b      	ldr	r3, [r7, #32]
 800060e:	ee07 3a90 	vmov	s15, r3
 8000612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000616:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	ee07 3a90 	vmov	s15, r3
 8000620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000624:	ed97 7a06 	vldr	s14, [r7, #24]
 8000628:	ee77 7a67 	vsub.f32	s15, s14, s15
 800062c:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8000630:	edd7 6a07 	vldr	s13, [r7, #28]
 8000634:	ed97 7a06 	vldr	s14, [r7, #24]
 8000638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800063c:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8000640:	f001 ff10 	bl	8002464 <HAL_GetTick>
 8000644:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 8000646:	2001      	movs	r0, #1
 8000648:	f001 ff18 	bl	800247c <HAL_Delay>
		
		time_now = get_tick()-tick;
 800064c:	f001 ff0a 	bl	8002464 <HAL_GetTick>
 8000650:	4602      	mov	r2, r0
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 8000658:	6a3b      	ldr	r3, [r7, #32]
 800065a:	ee07 3a90 	vmov	s15, r3
 800065e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000662:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 8000666:	ed97 7a06 	vldr	s14, [r7, #24]
 800066a:	edd7 7a05 	vldr	s15, [r7, #20]
 800066e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000674:	ee07 3a90 	vmov	s15, r3
 8000678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800067c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000680:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 8000684:	edd7 7a03 	vldr	s15, [r7, #12]
 8000688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800068c:	ee17 0a90 	vmov	r0, s15
 8000690:	f7ff ff7c 	bl	800058c <LCD_SetBrightness>
		
		if(time_now >= time) break;
 8000694:	6a3a      	ldr	r2, [r7, #32]
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	429a      	cmp	r2, r3
 800069a:	d204      	bcs.n	80006a6 <LCD_Light+0xe2>
		delay_ms(1);
 800069c:	e7d3      	b.n	8000646 <LCD_Light+0x82>
		return;
 800069e:	bf00      	nop
 80006a0:	e002      	b.n	80006a8 <LCD_Light+0xe4>
		return;
 80006a2:	bf00      	nop
 80006a4:	e000      	b.n	80006a8 <LCD_Light+0xe4>
		if(time_now >= time) break;
 80006a6:	bf00      	nop
		
	}
}
 80006a8:	3728      	adds	r7, #40	; 0x28
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
	...

080006b0 <LCD_ShowChar>:
//num:Ҫ��ʾ���ַ�:" "--->"~"
//size:�����С 12/16
//mode:���ӷ�ʽ(1)���Ƿǵ��ӷ�ʽ(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 80006b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006b4:	b08c      	sub	sp, #48	; 0x30
 80006b6:	af02      	add	r7, sp, #8
 80006b8:	4604      	mov	r4, r0
 80006ba:	4608      	mov	r0, r1
 80006bc:	4611      	mov	r1, r2
 80006be:	461a      	mov	r2, r3
 80006c0:	4623      	mov	r3, r4
 80006c2:	80fb      	strh	r3, [r7, #6]
 80006c4:	4603      	mov	r3, r0
 80006c6:	80bb      	strh	r3, [r7, #4]
 80006c8:	460b      	mov	r3, r1
 80006ca:	70fb      	strb	r3, [r7, #3]
 80006cc:	4613      	mov	r3, r2
 80006ce:	70bb      	strb	r3, [r7, #2]
 80006d0:	466b      	mov	r3, sp
 80006d2:	4698      	mov	r8, r3
  uint8_t temp,t1,t;
	uint16_t y0=y;
 80006d4:	88bb      	ldrh	r3, [r7, #4]
 80006d6:	843b      	strh	r3, [r7, #32]
	uint16_t x0=x;
 80006d8:	88fb      	ldrh	r3, [r7, #6]
 80006da:	83fb      	strh	r3, [r7, #30]
	uint16_t colortemp=POINT_COLOR; 
 80006dc:	4bb2      	ldr	r3, [pc, #712]	; (80009a8 <LCD_ShowChar+0x2f8>)
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	83bb      	strh	r3, [r7, #28]
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 80006e2:	78bb      	ldrb	r3, [r7, #2]
 80006e4:	2b0c      	cmp	r3, #12
 80006e6:	d101      	bne.n	80006ec <LCD_ShowChar+0x3c>
 80006e8:	2406      	movs	r4, #6
 80006ea:	e000      	b.n	80006ee <LCD_ShowChar+0x3e>
 80006ec:	2408      	movs	r4, #8
 80006ee:	78bd      	ldrb	r5, [r7, #2]
 80006f0:	1e63      	subs	r3, r4, #1
 80006f2:	61bb      	str	r3, [r7, #24]
 80006f4:	4623      	mov	r3, r4
 80006f6:	4618      	mov	r0, r3
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	f04f 0200 	mov.w	r2, #0
 8000700:	f04f 0300 	mov.w	r3, #0
 8000704:	010b      	lsls	r3, r1, #4
 8000706:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800070a:	0102      	lsls	r2, r0, #4
 800070c:	4623      	mov	r3, r4
 800070e:	005e      	lsls	r6, r3, #1
 8000710:	462b      	mov	r3, r5
 8000712:	3b01      	subs	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
 8000716:	4623      	mov	r3, r4
 8000718:	4618      	mov	r0, r3
 800071a:	f04f 0100 	mov.w	r1, #0
 800071e:	b2ea      	uxtb	r2, r5
 8000720:	f04f 0300 	mov.w	r3, #0
 8000724:	fb02 fe01 	mul.w	lr, r2, r1
 8000728:	fb00 fc03 	mul.w	ip, r0, r3
 800072c:	44f4      	add	ip, lr
 800072e:	fba0 2302 	umull	r2, r3, r0, r2
 8000732:	eb0c 0103 	add.w	r1, ip, r3
 8000736:	460b      	mov	r3, r1
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	f04f 0100 	mov.w	r1, #0
 8000740:	0119      	lsls	r1, r3, #4
 8000742:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8000746:	0110      	lsls	r0, r2, #4
 8000748:	4623      	mov	r3, r4
 800074a:	4618      	mov	r0, r3
 800074c:	f04f 0100 	mov.w	r1, #0
 8000750:	b2ea      	uxtb	r2, r5
 8000752:	f04f 0300 	mov.w	r3, #0
 8000756:	fb02 fe01 	mul.w	lr, r2, r1
 800075a:	fb00 fc03 	mul.w	ip, r0, r3
 800075e:	44f4      	add	ip, lr
 8000760:	fba0 2302 	umull	r2, r3, r0, r2
 8000764:	eb0c 0103 	add.w	r1, ip, r3
 8000768:	460b      	mov	r3, r1
 800076a:	f04f 0000 	mov.w	r0, #0
 800076e:	f04f 0100 	mov.w	r1, #0
 8000772:	0119      	lsls	r1, r3, #4
 8000774:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8000778:	0110      	lsls	r0, r2, #4
 800077a:	4623      	mov	r3, r4
 800077c:	462a      	mov	r2, r5
 800077e:	fb02 f303 	mul.w	r3, r2, r3
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	3307      	adds	r3, #7
 8000786:	08db      	lsrs	r3, r3, #3
 8000788:	00db      	lsls	r3, r3, #3
 800078a:	ebad 0d03 	sub.w	sp, sp, r3
 800078e:	ab02      	add	r3, sp, #8
 8000790:	3301      	adds	r3, #1
 8000792:	085b      	lsrs	r3, r3, #1
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	613b      	str	r3, [r7, #16]
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	4619      	mov	r1, r3
 800079e:	4883      	ldr	r0, [pc, #524]	; (80009ac <LCD_ShowChar+0x2fc>)
 80007a0:	f001 fbfe 	bl	8001fa0 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	4619      	mov	r1, r3
 80007aa:	4880      	ldr	r0, [pc, #512]	; (80009ac <LCD_ShowChar+0x2fc>)
 80007ac:	f001 fc0a 	bl	8001fc4 <ST7735_GetYSize>
	
	//���ô���		   
	num=num-' ';//�õ�ƫ�ƺ��ֵ
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	3b20      	subs	r3, #32
 80007b4:	70fb      	strb	r3, [r7, #3]
	count = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	847b      	strh	r3, [r7, #34]	; 0x22
	
	if(!mode) //�ǵ��ӷ�ʽ
 80007ba:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80007be:	2b00      	cmp	r3, #0
 80007c0:	f040 8096 	bne.w	80008f0 <LCD_ShowChar+0x240>
	{
		for(t=0;t<size;t++)
 80007c4:	2300      	movs	r3, #0
 80007c6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80007ca:	e08a      	b.n	80008e2 <LCD_ShowChar+0x232>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 80007cc:	78bb      	ldrb	r3, [r7, #2]
 80007ce:	2b0c      	cmp	r3, #12
 80007d0:	d10d      	bne.n	80007ee <LCD_ShowChar+0x13e>
 80007d2:	78fa      	ldrb	r2, [r7, #3]
 80007d4:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 80007d8:	4875      	ldr	r0, [pc, #468]	; (80009b0 <LCD_ShowChar+0x300>)
 80007da:	4613      	mov	r3, r2
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	4413      	add	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4403      	add	r3, r0
 80007e4:	440b      	add	r3, r1
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007ec:	e009      	b.n	8000802 <LCD_ShowChar+0x152>
			else temp=asc2_1608[num][t];		 //����1608����
 80007ee:	78fa      	ldrb	r2, [r7, #3]
 80007f0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80007f4:	496f      	ldr	r1, [pc, #444]	; (80009b4 <LCD_ShowChar+0x304>)
 80007f6:	0112      	lsls	r2, r2, #4
 80007f8:	440a      	add	r2, r1
 80007fa:	4413      	add	r3, r2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			
			for(t1=0;t1<8;t1++)
 8000802:	2300      	movs	r3, #0
 8000804:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000808:	e060      	b.n	80008cc <LCD_ShowChar+0x21c>
			{			    
				if(temp&0x80)
 800080a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800080e:	2b00      	cmp	r3, #0
 8000810:	da0c      	bge.n	800082c <LCD_ShowChar+0x17c>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8000812:	8bbb      	ldrh	r3, [r7, #28]
 8000814:	021b      	lsls	r3, r3, #8
 8000816:	b21a      	sxth	r2, r3
 8000818:	8bbb      	ldrh	r3, [r7, #28]
 800081a:	0a1b      	lsrs	r3, r3, #8
 800081c:	b29b      	uxth	r3, r3
 800081e:	b21b      	sxth	r3, r3
 8000820:	4313      	orrs	r3, r2
 8000822:	b21b      	sxth	r3, r3
 8000824:	b29a      	uxth	r2, r3
 8000826:	4b60      	ldr	r3, [pc, #384]	; (80009a8 <LCD_ShowChar+0x2f8>)
 8000828:	801a      	strh	r2, [r3, #0]
 800082a:	e00d      	b.n	8000848 <LCD_ShowChar+0x198>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800082c:	4b62      	ldr	r3, [pc, #392]	; (80009b8 <LCD_ShowChar+0x308>)
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	b21a      	sxth	r2, r3
 8000834:	4b60      	ldr	r3, [pc, #384]	; (80009b8 <LCD_ShowChar+0x308>)
 8000836:	881b      	ldrh	r3, [r3, #0]
 8000838:	0a1b      	lsrs	r3, r3, #8
 800083a:	b29b      	uxth	r3, r3
 800083c:	b21b      	sxth	r3, r3
 800083e:	4313      	orrs	r3, r2
 8000840:	b21b      	sxth	r3, r3
 8000842:	b29a      	uxth	r2, r3
 8000844:	4b58      	ldr	r3, [pc, #352]	; (80009a8 <LCD_ShowChar+0x2f8>)
 8000846:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 8000848:	0872      	lsrs	r2, r6, #1
 800084a:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 800084c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	b2db      	uxtb	r3, r3
 8000854:	461c      	mov	r4, r3
 8000856:	4b54      	ldr	r3, [pc, #336]	; (80009a8 <LCD_ShowChar+0x2f8>)
 8000858:	8818      	ldrh	r0, [r3, #0]
 800085a:	693b      	ldr	r3, [r7, #16]
 800085c:	fb01 f202 	mul.w	r2, r1, r2
 8000860:	4422      	add	r2, r4
 8000862:	4601      	mov	r1, r0
 8000864:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8000868:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800086a:	3301      	adds	r3, #1
 800086c:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 800086e:	78bb      	ldrb	r3, [r7, #2]
 8000870:	b29b      	uxth	r3, r3
 8000872:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000874:	429a      	cmp	r2, r3
 8000876:	d301      	bcc.n	800087c <LCD_ShowChar+0x1cc>
 8000878:	2300      	movs	r3, #0
 800087a:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 800087c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 8000886:	88bb      	ldrh	r3, [r7, #4]
 8000888:	3301      	adds	r3, #1
 800088a:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800088c:	88ba      	ldrh	r2, [r7, #4]
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	429a      	cmp	r2, r3
 8000892:	d303      	bcc.n	800089c <LCD_ShowChar+0x1ec>
 8000894:	4a44      	ldr	r2, [pc, #272]	; (80009a8 <LCD_ShowChar+0x2f8>)
 8000896:	8bbb      	ldrh	r3, [r7, #28]
 8000898:	8013      	strh	r3, [r2, #0]
 800089a:	e0ce      	b.n	8000a3a <LCD_ShowChar+0x38a>
				if((y-y0)==size)
 800089c:	88ba      	ldrh	r2, [r7, #4]
 800089e:	8c3b      	ldrh	r3, [r7, #32]
 80008a0:	1ad2      	subs	r2, r2, r3
 80008a2:	78bb      	ldrb	r3, [r7, #2]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d10c      	bne.n	80008c2 <LCD_ShowChar+0x212>
				{
					y=y0;
 80008a8:	8c3b      	ldrh	r3, [r7, #32]
 80008aa:	80bb      	strh	r3, [r7, #4]
					x++;
 80008ac:	88fb      	ldrh	r3, [r7, #6]
 80008ae:	3301      	adds	r3, #1
 80008b0:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 80008b2:	88fa      	ldrh	r2, [r7, #6]
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d30d      	bcc.n	80008d6 <LCD_ShowChar+0x226>
 80008ba:	4a3b      	ldr	r2, [pc, #236]	; (80009a8 <LCD_ShowChar+0x2f8>)
 80008bc:	8bbb      	ldrh	r3, [r7, #28]
 80008be:	8013      	strh	r3, [r2, #0]
 80008c0:	e0bb      	b.n	8000a3a <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 80008c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80008c6:	3301      	adds	r3, #1
 80008c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80008cc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80008d0:	2b07      	cmp	r3, #7
 80008d2:	d99a      	bls.n	800080a <LCD_ShowChar+0x15a>
 80008d4:	e000      	b.n	80008d8 <LCD_ShowChar+0x228>
					break;
 80008d6:	bf00      	nop
		for(t=0;t<size;t++)
 80008d8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80008dc:	3301      	adds	r3, #1
 80008de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80008e2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80008e6:	78bb      	ldrb	r3, [r7, #2]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	f4ff af6f 	bcc.w	80007cc <LCD_ShowChar+0x11c>
 80008ee:	e08e      	b.n	8000a0e <LCD_ShowChar+0x35e>
			}
		}
	}
	else//���ӷ�ʽ
	{
		for(t=0;t<size;t++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80008f6:	e084      	b.n	8000a02 <LCD_ShowChar+0x352>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 80008f8:	78bb      	ldrb	r3, [r7, #2]
 80008fa:	2b0c      	cmp	r3, #12
 80008fc:	d10d      	bne.n	800091a <LCD_ShowChar+0x26a>
 80008fe:	78fa      	ldrb	r2, [r7, #3]
 8000900:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8000904:	482a      	ldr	r0, [pc, #168]	; (80009b0 <LCD_ShowChar+0x300>)
 8000906:	4613      	mov	r3, r2
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	4413      	add	r3, r2
 800090c:	009b      	lsls	r3, r3, #2
 800090e:	4403      	add	r3, r0
 8000910:	440b      	add	r3, r1
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000918:	e009      	b.n	800092e <LCD_ShowChar+0x27e>
			else temp=asc2_1608[num][t];		 //����1608���� 	                          
 800091a:	78fa      	ldrb	r2, [r7, #3]
 800091c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000920:	4924      	ldr	r1, [pc, #144]	; (80009b4 <LCD_ShowChar+0x304>)
 8000922:	0112      	lsls	r2, r2, #4
 8000924:	440a      	add	r2, r1
 8000926:	4413      	add	r3, r2
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for(t1=0;t1<8;t1++)
 800092e:	2300      	movs	r3, #0
 8000930:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000934:	e05a      	b.n	80009ec <LCD_ShowChar+0x33c>
			{			    
				if(temp&0x80)
 8000936:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800093a:	2b00      	cmp	r3, #0
 800093c:	da19      	bge.n	8000972 <LCD_ShowChar+0x2c2>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 800093e:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <LCD_ShowChar+0x2f8>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	021b      	lsls	r3, r3, #8
 8000944:	b21a      	sxth	r2, r3
 8000946:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <LCD_ShowChar+0x2f8>)
 8000948:	881b      	ldrh	r3, [r3, #0]
 800094a:	0a1b      	lsrs	r3, r3, #8
 800094c:	b29b      	uxth	r3, r3
 800094e:	b21b      	sxth	r3, r3
 8000950:	4313      	orrs	r3, r2
 8000952:	b218      	sxth	r0, r3
 8000954:	0872      	lsrs	r2, r6, #1
 8000956:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8000958:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800095c:	085b      	lsrs	r3, r3, #1
 800095e:	b2db      	uxtb	r3, r3
 8000960:	461c      	mov	r4, r3
 8000962:	b280      	uxth	r0, r0
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	fb01 f202 	mul.w	r2, r1, r2
 800096a:	4422      	add	r2, r4
 800096c:	4601      	mov	r1, r0
 800096e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8000972:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000974:	3301      	adds	r3, #1
 8000976:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 8000978:	78bb      	ldrb	r3, [r7, #2]
 800097a:	b29b      	uxth	r3, r3
 800097c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800097e:	429a      	cmp	r2, r3
 8000980:	d301      	bcc.n	8000986 <LCD_ShowChar+0x2d6>
 8000982:	2300      	movs	r3, #0
 8000984:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 8000986:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 8000990:	88bb      	ldrh	r3, [r7, #4]
 8000992:	3301      	adds	r3, #1
 8000994:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8000996:	88ba      	ldrh	r2, [r7, #4]
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	429a      	cmp	r2, r3
 800099c:	d30e      	bcc.n	80009bc <LCD_ShowChar+0x30c>
 800099e:	4a02      	ldr	r2, [pc, #8]	; (80009a8 <LCD_ShowChar+0x2f8>)
 80009a0:	8bbb      	ldrh	r3, [r7, #28]
 80009a2:	8013      	strh	r3, [r2, #0]
 80009a4:	e049      	b.n	8000a3a <LCD_ShowChar+0x38a>
 80009a6:	bf00      	nop
 80009a8:	24000020 	.word	0x24000020
 80009ac:	24000634 	.word	0x24000634
 80009b0:	0800866c 	.word	0x0800866c
 80009b4:	08008ae0 	.word	0x08008ae0
 80009b8:	24000120 	.word	0x24000120
				if((y-y0)==size)
 80009bc:	88ba      	ldrh	r2, [r7, #4]
 80009be:	8c3b      	ldrh	r3, [r7, #32]
 80009c0:	1ad2      	subs	r2, r2, r3
 80009c2:	78bb      	ldrb	r3, [r7, #2]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d10c      	bne.n	80009e2 <LCD_ShowChar+0x332>
				{
					y=y0;
 80009c8:	8c3b      	ldrh	r3, [r7, #32]
 80009ca:	80bb      	strh	r3, [r7, #4]
					x++;
 80009cc:	88fb      	ldrh	r3, [r7, #6]
 80009ce:	3301      	adds	r3, #1
 80009d0:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 80009d2:	88fa      	ldrh	r2, [r7, #6]
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d30d      	bcc.n	80009f6 <LCD_ShowChar+0x346>
 80009da:	4a1a      	ldr	r2, [pc, #104]	; (8000a44 <LCD_ShowChar+0x394>)
 80009dc:	8bbb      	ldrh	r3, [r7, #28]
 80009de:	8013      	strh	r3, [r2, #0]
 80009e0:	e02b      	b.n	8000a3a <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 80009e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80009e6:	3301      	adds	r3, #1
 80009e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80009ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80009f0:	2b07      	cmp	r3, #7
 80009f2:	d9a0      	bls.n	8000936 <LCD_ShowChar+0x286>
 80009f4:	e000      	b.n	80009f8 <LCD_ShowChar+0x348>
					break;
 80009f6:	bf00      	nop
		for(t=0;t<size;t++)
 80009f8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80009fc:	3301      	adds	r3, #1
 80009fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000a02:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000a06:	78bb      	ldrb	r3, [r7, #2]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	f4ff af75 	bcc.w	80008f8 <LCD_ShowChar+0x248>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8000a0e:	8bf9      	ldrh	r1, [r7, #30]
 8000a10:	8c38      	ldrh	r0, [r7, #32]
 8000a12:	693c      	ldr	r4, [r7, #16]
 8000a14:	78bb      	ldrb	r3, [r7, #2]
 8000a16:	2b0c      	cmp	r3, #12
 8000a18:	d101      	bne.n	8000a1e <LCD_ShowChar+0x36e>
 8000a1a:	2306      	movs	r3, #6
 8000a1c:	e000      	b.n	8000a20 <LCD_ShowChar+0x370>
 8000a1e:	2308      	movs	r3, #8
 8000a20:	78ba      	ldrb	r2, [r7, #2]
 8000a22:	9201      	str	r2, [sp, #4]
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	4623      	mov	r3, r4
 8000a28:	4602      	mov	r2, r0
 8000a2a:	4807      	ldr	r0, [pc, #28]	; (8000a48 <LCD_ShowChar+0x398>)
 8000a2c:	f001 f90a 	bl	8001c44 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8000a30:	4a04      	ldr	r2, [pc, #16]	; (8000a44 <LCD_ShowChar+0x394>)
 8000a32:	8bbb      	ldrh	r3, [r7, #28]
 8000a34:	8013      	strh	r3, [r2, #0]
 8000a36:	46c5      	mov	sp, r8
 8000a38:	e000      	b.n	8000a3c <LCD_ShowChar+0x38c>
 8000a3a:	46c5      	mov	sp, r8
}   
 8000a3c:	3728      	adds	r7, #40	; 0x28
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a44:	24000020 	.word	0x24000020
 8000a48:	24000634 	.word	0x24000634

08000a4c <LCD_ShowString>:
//x,y:�������
//width,height:�����С  
//size:�����С
//*p:�ַ�����ʼ��ַ
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 8000a4c:	b590      	push	{r4, r7, lr}
 8000a4e:	b087      	sub	sp, #28
 8000a50:	af02      	add	r7, sp, #8
 8000a52:	4604      	mov	r4, r0
 8000a54:	4608      	mov	r0, r1
 8000a56:	4611      	mov	r1, r2
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4623      	mov	r3, r4
 8000a5c:	80fb      	strh	r3, [r7, #6]
 8000a5e:	4603      	mov	r3, r0
 8000a60:	80bb      	strh	r3, [r7, #4]
 8000a62:	460b      	mov	r3, r1
 8000a64:	807b      	strh	r3, [r7, #2]
 8000a66:	4613      	mov	r3, r2
 8000a68:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8000a6a:	88fb      	ldrh	r3, [r7, #6]
 8000a6c:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8000a6e:	887a      	ldrh	r2, [r7, #2]
 8000a70:	88fb      	ldrh	r3, [r7, #6]
 8000a72:	4413      	add	r3, r2
 8000a74:	807b      	strh	r3, [r7, #2]
	height+=y;
 8000a76:	883a      	ldrh	r2, [r7, #0]
 8000a78:	88bb      	ldrh	r3, [r7, #4]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8000a7e:	e024      	b.n	8000aca <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8000a80:	88fa      	ldrh	r2, [r7, #6]
 8000a82:	887b      	ldrh	r3, [r7, #2]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d307      	bcc.n	8000a98 <LCD_ShowString+0x4c>
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
 8000a8a:	80fb      	strh	r3, [r7, #6]
 8000a8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a90:	b29a      	uxth	r2, r3
 8000a92:	88bb      	ldrh	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//�˳�
 8000a98:	88ba      	ldrh	r2, [r7, #4]
 8000a9a:	883b      	ldrh	r3, [r7, #0]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d21d      	bcs.n	8000adc <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8000aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000aa8:	88b9      	ldrh	r1, [r7, #4]
 8000aaa:	88f8      	ldrh	r0, [r7, #6]
 8000aac:	2400      	movs	r4, #0
 8000aae:	9400      	str	r4, [sp, #0]
 8000ab0:	f7ff fdfe 	bl	80006b0 <LCD_ShowChar>
        x+=size/2;
 8000ab4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ab8:	085b      	lsrs	r3, r3, #1
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	80fb      	strh	r3, [r7, #6]
        p++;
 8000ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8000aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b7e      	cmp	r3, #126	; 0x7e
 8000ad0:	d805      	bhi.n	8000ade <LCD_ShowString+0x92>
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b1f      	cmp	r3, #31
 8000ad8:	d8d2      	bhi.n	8000a80 <LCD_ShowString+0x34>
    }  
}
 8000ada:	e000      	b.n	8000ade <LCD_ShowString+0x92>
        if(y>=height)break;//�˳�
 8000adc:	bf00      	nop
}
 8000ade:	bf00      	nop
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd90      	pop	{r4, r7, pc}
	...

08000ae8 <lcd_init>:

static int32_t lcd_init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8000af2:	2104      	movs	r1, #4
 8000af4:	4803      	ldr	r0, [pc, #12]	; (8000b04 <lcd_init+0x1c>)
 8000af6:	f006 f93d 	bl	8006d74 <HAL_TIMEx_PWMN_Start>
	return result;
 8000afa:	687b      	ldr	r3, [r7, #4]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	2400072c 	.word	0x2400072c

08000b08 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8000b0c:	f001 fcaa 	bl	8002464 <HAL_GetTick>
 8000b10:	4603      	mov	r3, r0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
 8000b24:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 8000b26:	2200      	movs	r2, #0
 8000b28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b2c:	481d      	ldr	r0, [pc, #116]	; (8000ba4 <lcd_writereg+0x8c>)
 8000b2e:	f002 f80b 	bl	8002b48 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8000b32:	2200      	movs	r2, #0
 8000b34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b38:	481a      	ldr	r0, [pc, #104]	; (8000ba4 <lcd_writereg+0x8c>)
 8000b3a:	f002 f805 	bl	8002b48 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8000b3e:	f107 010f 	add.w	r1, r7, #15
 8000b42:	2364      	movs	r3, #100	; 0x64
 8000b44:	2201      	movs	r2, #1
 8000b46:	4818      	ldr	r0, [pc, #96]	; (8000ba8 <lcd_writereg+0x90>)
 8000b48:	f004 fc8c 	bl	8005464 <HAL_SPI_Transmit>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8000b50:	2201      	movs	r2, #1
 8000b52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b56:	4813      	ldr	r0, [pc, #76]	; (8000ba4 <lcd_writereg+0x8c>)
 8000b58:	f001 fff6 	bl	8002b48 <HAL_GPIO_WritePin>
	if(length > 0)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d00c      	beq.n	8000b7c <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	b29a      	uxth	r2, r3
 8000b66:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000b6a:	68b9      	ldr	r1, [r7, #8]
 8000b6c:	480e      	ldr	r0, [pc, #56]	; (8000ba8 <lcd_writereg+0x90>)
 8000b6e:	f004 fc79 	bl	8005464 <HAL_SPI_Transmit>
 8000b72:	4603      	mov	r3, r0
 8000b74:	461a      	mov	r2, r3
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	4413      	add	r3, r2
 8000b7a:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b82:	4808      	ldr	r0, [pc, #32]	; (8000ba4 <lcd_writereg+0x8c>)
 8000b84:	f001 ffe0 	bl	8002b48 <HAL_GPIO_WritePin>
	if(result>0){
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	dd03      	ble.n	8000b96 <lcd_writereg+0x7e>
		result = -1;}
 8000b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	e001      	b.n	8000b9a <lcd_writereg+0x82>
	else{
		result = 0;}
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
	return result;
 8000b9a:	697b      	ldr	r3, [r7, #20]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3718      	adds	r7, #24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	58021000 	.word	0x58021000
 8000ba8:	240006a4 	.word	0x240006a4

08000bac <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	6039      	str	r1, [r7, #0]
 8000bb6:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbe:	481b      	ldr	r0, [pc, #108]	; (8000c2c <lcd_readreg+0x80>)
 8000bc0:	f001 ffc2 	bl	8002b48 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bca:	4818      	ldr	r0, [pc, #96]	; (8000c2c <lcd_readreg+0x80>)
 8000bcc:	f001 ffbc 	bl	8002b48 <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8000bd0:	1df9      	adds	r1, r7, #7
 8000bd2:	2364      	movs	r3, #100	; 0x64
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4816      	ldr	r0, [pc, #88]	; (8000c30 <lcd_readreg+0x84>)
 8000bd8:	f004 fc44 	bl	8005464 <HAL_SPI_Transmit>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8000be0:	2201      	movs	r2, #1
 8000be2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be6:	4811      	ldr	r0, [pc, #68]	; (8000c2c <lcd_readreg+0x80>)
 8000be8:	f001 ffae 	bl	8002b48 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8000bec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	480e      	ldr	r0, [pc, #56]	; (8000c30 <lcd_readreg+0x84>)
 8000bf6:	f004 fe27 	bl	8005848 <HAL_SPI_Receive>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	4413      	add	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000c04:	2201      	movs	r2, #1
 8000c06:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c0a:	4808      	ldr	r0, [pc, #32]	; (8000c2c <lcd_readreg+0x80>)
 8000c0c:	f001 ff9c 	bl	8002b48 <HAL_GPIO_WritePin>
	if(result>0){
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	dd03      	ble.n	8000c1e <lcd_readreg+0x72>
		result = -1;}
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	e001      	b.n	8000c22 <lcd_readreg+0x76>
	else{
		result = 0;}
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
	return result;
 8000c22:	68fb      	ldr	r3, [r7, #12]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	58021000 	.word	0x58021000
 8000c30:	240006a4 	.word	0x240006a4

08000c34 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c44:	480f      	ldr	r0, [pc, #60]	; (8000c84 <lcd_senddata+0x50>)
 8000c46:	f001 ff7f 	bl	8002b48 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	2364      	movs	r3, #100	; 0x64
 8000c50:	6879      	ldr	r1, [r7, #4]
 8000c52:	480d      	ldr	r0, [pc, #52]	; (8000c88 <lcd_senddata+0x54>)
 8000c54:	f004 fc06 	bl	8005464 <HAL_SPI_Transmit>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c62:	4808      	ldr	r0, [pc, #32]	; (8000c84 <lcd_senddata+0x50>)
 8000c64:	f001 ff70 	bl	8002b48 <HAL_GPIO_WritePin>
	if(result>0){
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	dd03      	ble.n	8000c76 <lcd_senddata+0x42>
		result = -1;}
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	e001      	b.n	8000c7a <lcd_senddata+0x46>
	else{
		result = 0;}
 8000c76:	2300      	movs	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
	return result;
 8000c7a:	68fb      	ldr	r3, [r7, #12]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	58021000 	.word	0x58021000
 8000c88:	240006a4 	.word	0x240006a4

08000c8c <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8000c96:	2200      	movs	r2, #0
 8000c98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c9c:	4810      	ldr	r0, [pc, #64]	; (8000ce0 <lcd_recvdata+0x54>)
 8000c9e:	f001 ff53 	bl	8002b48 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	b29a      	uxth	r2, r3
 8000ca6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <lcd_recvdata+0x58>)
 8000cae:	f004 fdcb 	bl	8005848 <HAL_SPI_Receive>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cbc:	4808      	ldr	r0, [pc, #32]	; (8000ce0 <lcd_recvdata+0x54>)
 8000cbe:	f001 ff43 	bl	8002b48 <HAL_GPIO_WritePin>
	if(result>0){
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	dd03      	ble.n	8000cd0 <lcd_recvdata+0x44>
		result = -1;}
 8000cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	e001      	b.n	8000cd4 <lcd_recvdata+0x48>
	else{
		result = 0;}
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
	return result;
 8000cd4:	68fb      	ldr	r3, [r7, #12]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	58021000 	.word	0x58021000
 8000ce4:	240006a4 	.word	0x240006a4

08000ce8 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d103      	bne.n	8000d00 <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	e03a      	b.n	8000d76 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685a      	ldr	r2, [r3, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	891a      	ldrh	r2, [r3, #8]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	68da      	ldr	r2, [r3, #12]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	691a      	ldr	r2, [r3, #16]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	695a      	ldr	r2, [r3, #20]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	699a      	ldr	r2, [r3, #24]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	69da      	ldr	r2, [r3, #28]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a0f      	ldr	r2, [pc, #60]	; (8000d80 <ST7735_RegisterBusIO+0x98>)
 8000d44:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a0e      	ldr	r2, [pc, #56]	; (8000d84 <ST7735_RegisterBusIO+0x9c>)
 8000d4a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	; (8000d88 <ST7735_RegisterBusIO+0xa0>)
 8000d50:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a0d      	ldr	r2, [pc, #52]	; (8000d8c <ST7735_RegisterBusIO+0xa4>)
 8000d56:	62da      	str	r2, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	631a      	str	r2, [r3, #48]	; 0x30

    if(pObj->IO.Init != NULL)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d004      	beq.n	8000d70 <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4798      	blx	r3
 8000d6c:	60f8      	str	r0, [r7, #12]
 8000d6e:	e002      	b.n	8000d76 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000d76:	68fb      	ldr	r3, [r7, #12]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	080021f1 	.word	0x080021f1
 8000d84:	08002219 	.word	0x08002219
 8000d88:	08002243 	.word	0x08002243
 8000d8c:	08002267 	.word	0x08002267

08000d90 <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d103      	bne.n	8000daa <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	e3a6      	b.n	80014f8 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 8000daa:	2300      	movs	r3, #0
 8000dac:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	f103 0020 	add.w	r0, r3, #32
 8000db4:	f107 0213 	add.w	r2, r7, #19
 8000db8:	2300      	movs	r3, #0
 8000dba:	2101      	movs	r1, #1
 8000dbc:	f001 fa92 	bl	80022e4 <st7735_write_reg>
 8000dc0:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8000dc2:	2178      	movs	r1, #120	; 0x78
 8000dc4:	68f8      	ldr	r0, [r7, #12]
 8000dc6:	f001 fa60 	bl	800228a <ST7735_IO_Delay>
		
		tmp = 0x00U;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f103 0020 	add.w	r0, r3, #32
 8000dd4:	f107 0213 	add.w	r2, r7, #19
 8000dd8:	2300      	movs	r3, #0
 8000dda:	2101      	movs	r1, #1
 8000ddc:	f001 fa82 	bl	80022e4 <st7735_write_reg>
 8000de0:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8000de2:	2178      	movs	r1, #120	; 0x78
 8000de4:	68f8      	ldr	r0, [r7, #12]
 8000de6:	f001 fa50 	bl	800228a <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f103 0020 	add.w	r0, r3, #32
 8000df4:	f107 0213 	add.w	r2, r7, #19
 8000df8:	2301      	movs	r3, #1
 8000dfa:	2111      	movs	r1, #17
 8000dfc:	f001 fa72 	bl	80022e4 <st7735_write_reg>
 8000e00:	4602      	mov	r2, r0
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	4413      	add	r3, r2
 8000e06:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f103 0020 	add.w	r0, r3, #32
 8000e0e:	f107 0213 	add.w	r2, r7, #19
 8000e12:	2300      	movs	r3, #0
 8000e14:	21b1      	movs	r1, #177	; 0xb1
 8000e16:	f001 fa65 	bl	80022e4 <st7735_write_reg>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	4413      	add	r3, r2
 8000e20:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8000e22:	2301      	movs	r3, #1
 8000e24:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	3320      	adds	r3, #32
 8000e2a:	f107 0113 	add.w	r1, r7, #19
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4618      	mov	r0, r3
 8000e32:	f001 fa6c 	bl	800230e <st7735_send_data>
 8000e36:	4602      	mov	r2, r0
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8000e3e:	232c      	movs	r3, #44	; 0x2c
 8000e40:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	3320      	adds	r3, #32
 8000e46:	f107 0113 	add.w	r1, r7, #19
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f001 fa5e 	bl	800230e <st7735_send_data>
 8000e52:	4602      	mov	r2, r0
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	4413      	add	r3, r2
 8000e58:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8000e5a:	232d      	movs	r3, #45	; 0x2d
 8000e5c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	3320      	adds	r3, #32
 8000e62:	f107 0113 	add.w	r1, r7, #19
 8000e66:	2201      	movs	r2, #1
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 fa50 	bl	800230e <st7735_send_data>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	4413      	add	r3, r2
 8000e74:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8000e76:	2301      	movs	r3, #1
 8000e78:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f103 0020 	add.w	r0, r3, #32
 8000e80:	f107 0213 	add.w	r2, r7, #19
 8000e84:	2301      	movs	r3, #1
 8000e86:	21b2      	movs	r1, #178	; 0xb2
 8000e88:	f001 fa2c 	bl	80022e4 <st7735_write_reg>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	4413      	add	r3, r2
 8000e92:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8000e94:	232c      	movs	r3, #44	; 0x2c
 8000e96:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	3320      	adds	r3, #32
 8000e9c:	f107 0113 	add.w	r1, r7, #19
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f001 fa33 	bl	800230e <st7735_send_data>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	4413      	add	r3, r2
 8000eae:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8000eb0:	232d      	movs	r3, #45	; 0x2d
 8000eb2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	3320      	adds	r3, #32
 8000eb8:	f107 0113 	add.w	r1, r7, #19
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f001 fa25 	bl	800230e <st7735_send_data>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	4413      	add	r3, r2
 8000eca:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f103 0020 	add.w	r0, r3, #32
 8000ed6:	f107 0213 	add.w	r2, r7, #19
 8000eda:	2301      	movs	r3, #1
 8000edc:	21b3      	movs	r1, #179	; 0xb3
 8000ede:	f001 fa01 	bl	80022e4 <st7735_write_reg>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8000eea:	232c      	movs	r3, #44	; 0x2c
 8000eec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3320      	adds	r3, #32
 8000ef2:	f107 0113 	add.w	r1, r7, #19
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f001 fa08 	bl	800230e <st7735_send_data>
 8000efe:	4602      	mov	r2, r0
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	4413      	add	r3, r2
 8000f04:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8000f06:	232d      	movs	r3, #45	; 0x2d
 8000f08:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3320      	adds	r3, #32
 8000f0e:	f107 0113 	add.w	r1, r7, #19
 8000f12:	2201      	movs	r2, #1
 8000f14:	4618      	mov	r0, r3
 8000f16:	f001 f9fa 	bl	800230e <st7735_send_data>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	4413      	add	r3, r2
 8000f20:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8000f22:	2301      	movs	r3, #1
 8000f24:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	3320      	adds	r3, #32
 8000f2a:	f107 0113 	add.w	r1, r7, #19
 8000f2e:	2201      	movs	r2, #1
 8000f30:	4618      	mov	r0, r3
 8000f32:	f001 f9ec 	bl	800230e <st7735_send_data>
 8000f36:	4602      	mov	r2, r0
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8000f3e:	232c      	movs	r3, #44	; 0x2c
 8000f40:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	3320      	adds	r3, #32
 8000f46:	f107 0113 	add.w	r1, r7, #19
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f001 f9de 	bl	800230e <st7735_send_data>
 8000f52:	4602      	mov	r2, r0
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	4413      	add	r3, r2
 8000f58:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8000f5a:	232d      	movs	r3, #45	; 0x2d
 8000f5c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3320      	adds	r3, #32
 8000f62:	f107 0113 	add.w	r1, r7, #19
 8000f66:	2201      	movs	r2, #1
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 f9d0 	bl	800230e <st7735_send_data>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	4413      	add	r3, r2
 8000f74:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8000f76:	2307      	movs	r3, #7
 8000f78:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	f103 0020 	add.w	r0, r3, #32
 8000f80:	f107 0213 	add.w	r2, r7, #19
 8000f84:	2301      	movs	r3, #1
 8000f86:	21b4      	movs	r1, #180	; 0xb4
 8000f88:	f001 f9ac 	bl	80022e4 <st7735_write_reg>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	4413      	add	r3, r2
 8000f92:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8000f94:	23a2      	movs	r3, #162	; 0xa2
 8000f96:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f103 0020 	add.w	r0, r3, #32
 8000f9e:	f107 0213 	add.w	r2, r7, #19
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	21c0      	movs	r1, #192	; 0xc0
 8000fa6:	f001 f99d 	bl	80022e4 <st7735_write_reg>
 8000faa:	4602      	mov	r2, r0
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	4413      	add	r3, r2
 8000fb0:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	3320      	adds	r3, #32
 8000fba:	f107 0113 	add.w	r1, r7, #19
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f9a4 	bl	800230e <st7735_send_data>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	4413      	add	r3, r2
 8000fcc:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 8000fce:	2384      	movs	r3, #132	; 0x84
 8000fd0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	3320      	adds	r3, #32
 8000fd6:	f107 0113 	add.w	r1, r7, #19
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f001 f996 	bl	800230e <st7735_send_data>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8000fea:	23c5      	movs	r3, #197	; 0xc5
 8000fec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f103 0020 	add.w	r0, r3, #32
 8000ff4:	f107 0213 	add.w	r2, r7, #19
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	21c1      	movs	r1, #193	; 0xc1
 8000ffc:	f001 f972 	bl	80022e4 <st7735_write_reg>
 8001000:	4602      	mov	r2, r0
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	4413      	add	r3, r2
 8001006:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8001008:	230a      	movs	r3, #10
 800100a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f103 0020 	add.w	r0, r3, #32
 8001012:	f107 0213 	add.w	r2, r7, #19
 8001016:	2301      	movs	r3, #1
 8001018:	21c2      	movs	r1, #194	; 0xc2
 800101a:	f001 f963 	bl	80022e4 <st7735_write_reg>
 800101e:	4602      	mov	r2, r0
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	4413      	add	r3, r2
 8001024:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	3320      	adds	r3, #32
 800102e:	f107 0113 	add.w	r1, r7, #19
 8001032:	2201      	movs	r2, #1
 8001034:	4618      	mov	r0, r3
 8001036:	f001 f96a 	bl	800230e <st7735_send_data>
 800103a:	4602      	mov	r2, r0
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	4413      	add	r3, r2
 8001040:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 8001042:	238a      	movs	r3, #138	; 0x8a
 8001044:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f103 0020 	add.w	r0, r3, #32
 800104c:	f107 0213 	add.w	r2, r7, #19
 8001050:	2301      	movs	r3, #1
 8001052:	21c3      	movs	r1, #195	; 0xc3
 8001054:	f001 f946 	bl	80022e4 <st7735_write_reg>
 8001058:	4602      	mov	r2, r0
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	4413      	add	r3, r2
 800105e:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 8001060:	232a      	movs	r3, #42	; 0x2a
 8001062:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3320      	adds	r3, #32
 8001068:	f107 0113 	add.w	r1, r7, #19
 800106c:	2201      	movs	r2, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f001 f94d 	bl	800230e <st7735_send_data>
 8001074:	4602      	mov	r2, r0
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	4413      	add	r3, r2
 800107a:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 800107c:	238a      	movs	r3, #138	; 0x8a
 800107e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f103 0020 	add.w	r0, r3, #32
 8001086:	f107 0213 	add.w	r2, r7, #19
 800108a:	2301      	movs	r3, #1
 800108c:	21c4      	movs	r1, #196	; 0xc4
 800108e:	f001 f929 	bl	80022e4 <st7735_write_reg>
 8001092:	4602      	mov	r2, r0
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	4413      	add	r3, r2
 8001098:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 800109a:	23ee      	movs	r3, #238	; 0xee
 800109c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3320      	adds	r3, #32
 80010a2:	f107 0113 	add.w	r1, r7, #19
 80010a6:	2201      	movs	r2, #1
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 f930 	bl	800230e <st7735_send_data>
 80010ae:	4602      	mov	r2, r0
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	4413      	add	r3, r2
 80010b4:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 80010b6:	230e      	movs	r3, #14
 80010b8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	f103 0020 	add.w	r0, r3, #32
 80010c0:	f107 0213 	add.w	r2, r7, #19
 80010c4:	2301      	movs	r3, #1
 80010c6:	21c5      	movs	r1, #197	; 0xc5
 80010c8:	f001 f90c 	bl	80022e4 <st7735_write_reg>
 80010cc:	4602      	mov	r2, r0
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	4413      	add	r3, r2
 80010d2:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	7b1b      	ldrb	r3, [r3, #12]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d10d      	bne.n	80010f8 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f103 0020 	add.w	r0, r3, #32
 80010e2:	f107 0213 	add.w	r2, r7, #19
 80010e6:	2300      	movs	r3, #0
 80010e8:	2121      	movs	r1, #33	; 0x21
 80010ea:	f001 f8fb 	bl	80022e4 <st7735_write_reg>
 80010ee:	4602      	mov	r2, r0
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	4413      	add	r3, r2
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	e00c      	b.n	8001112 <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f103 0020 	add.w	r0, r3, #32
 80010fe:	f107 0213 	add.w	r2, r7, #19
 8001102:	2300      	movs	r3, #0
 8001104:	2120      	movs	r1, #32
 8001106:	f001 f8ed 	bl	80022e4 <st7735_write_reg>
 800110a:	4602      	mov	r2, r0
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	4413      	add	r3, r2
 8001110:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	f103 0020 	add.w	r0, r3, #32
 8001118:	f107 0208 	add.w	r2, r7, #8
 800111c:	2301      	movs	r3, #1
 800111e:	213a      	movs	r1, #58	; 0x3a
 8001120:	f001 f8e0 	bl	80022e4 <st7735_write_reg>
 8001124:	4602      	mov	r2, r0
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	4413      	add	r3, r2
 800112a:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 800112c:	2302      	movs	r3, #2
 800112e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f103 0020 	add.w	r0, r3, #32
 8001136:	f107 0213 	add.w	r2, r7, #19
 800113a:	2301      	movs	r3, #1
 800113c:	21e0      	movs	r1, #224	; 0xe0
 800113e:	f001 f8d1 	bl	80022e4 <st7735_write_reg>
 8001142:	4602      	mov	r2, r0
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	4413      	add	r3, r2
 8001148:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 800114a:	231c      	movs	r3, #28
 800114c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	3320      	adds	r3, #32
 8001152:	f107 0113 	add.w	r1, r7, #19
 8001156:	2201      	movs	r2, #1
 8001158:	4618      	mov	r0, r3
 800115a:	f001 f8d8 	bl	800230e <st7735_send_data>
 800115e:	4602      	mov	r2, r0
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	4413      	add	r3, r2
 8001164:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001166:	2307      	movs	r3, #7
 8001168:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3320      	adds	r3, #32
 800116e:	f107 0113 	add.w	r1, r7, #19
 8001172:	2201      	movs	r2, #1
 8001174:	4618      	mov	r0, r3
 8001176:	f001 f8ca 	bl	800230e <st7735_send_data>
 800117a:	4602      	mov	r2, r0
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	4413      	add	r3, r2
 8001180:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8001182:	2312      	movs	r3, #18
 8001184:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	3320      	adds	r3, #32
 800118a:	f107 0113 	add.w	r1, r7, #19
 800118e:	2201      	movs	r2, #1
 8001190:	4618      	mov	r0, r3
 8001192:	f001 f8bc 	bl	800230e <st7735_send_data>
 8001196:	4602      	mov	r2, r0
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	4413      	add	r3, r2
 800119c:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 800119e:	2337      	movs	r3, #55	; 0x37
 80011a0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	3320      	adds	r3, #32
 80011a6:	f107 0113 	add.w	r1, r7, #19
 80011aa:	2201      	movs	r2, #1
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 f8ae 	bl	800230e <st7735_send_data>
 80011b2:	4602      	mov	r2, r0
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	4413      	add	r3, r2
 80011b8:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 80011ba:	2332      	movs	r3, #50	; 0x32
 80011bc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3320      	adds	r3, #32
 80011c2:	f107 0113 	add.w	r1, r7, #19
 80011c6:	2201      	movs	r2, #1
 80011c8:	4618      	mov	r0, r3
 80011ca:	f001 f8a0 	bl	800230e <st7735_send_data>
 80011ce:	4602      	mov	r2, r0
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	4413      	add	r3, r2
 80011d4:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 80011d6:	2329      	movs	r3, #41	; 0x29
 80011d8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	3320      	adds	r3, #32
 80011de:	f107 0113 	add.w	r1, r7, #19
 80011e2:	2201      	movs	r2, #1
 80011e4:	4618      	mov	r0, r3
 80011e6:	f001 f892 	bl	800230e <st7735_send_data>
 80011ea:	4602      	mov	r2, r0
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	4413      	add	r3, r2
 80011f0:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80011f2:	232d      	movs	r3, #45	; 0x2d
 80011f4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3320      	adds	r3, #32
 80011fa:	f107 0113 	add.w	r1, r7, #19
 80011fe:	2201      	movs	r2, #1
 8001200:	4618      	mov	r0, r3
 8001202:	f001 f884 	bl	800230e <st7735_send_data>
 8001206:	4602      	mov	r2, r0
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	4413      	add	r3, r2
 800120c:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 800120e:	2329      	movs	r3, #41	; 0x29
 8001210:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3320      	adds	r3, #32
 8001216:	f107 0113 	add.w	r1, r7, #19
 800121a:	2201      	movs	r2, #1
 800121c:	4618      	mov	r0, r3
 800121e:	f001 f876 	bl	800230e <st7735_send_data>
 8001222:	4602      	mov	r2, r0
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	4413      	add	r3, r2
 8001228:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 800122a:	2325      	movs	r3, #37	; 0x25
 800122c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	3320      	adds	r3, #32
 8001232:	f107 0113 	add.w	r1, r7, #19
 8001236:	2201      	movs	r2, #1
 8001238:	4618      	mov	r0, r3
 800123a:	f001 f868 	bl	800230e <st7735_send_data>
 800123e:	4602      	mov	r2, r0
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	4413      	add	r3, r2
 8001244:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8001246:	232b      	movs	r3, #43	; 0x2b
 8001248:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3320      	adds	r3, #32
 800124e:	f107 0113 	add.w	r1, r7, #19
 8001252:	2201      	movs	r2, #1
 8001254:	4618      	mov	r0, r3
 8001256:	f001 f85a 	bl	800230e <st7735_send_data>
 800125a:	4602      	mov	r2, r0
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	4413      	add	r3, r2
 8001260:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8001262:	2339      	movs	r3, #57	; 0x39
 8001264:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	3320      	adds	r3, #32
 800126a:	f107 0113 	add.w	r1, r7, #19
 800126e:	2201      	movs	r2, #1
 8001270:	4618      	mov	r0, r3
 8001272:	f001 f84c 	bl	800230e <st7735_send_data>
 8001276:	4602      	mov	r2, r0
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	4413      	add	r3, r2
 800127c:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3320      	adds	r3, #32
 8001286:	f107 0113 	add.w	r1, r7, #19
 800128a:	2201      	movs	r2, #1
 800128c:	4618      	mov	r0, r3
 800128e:	f001 f83e 	bl	800230e <st7735_send_data>
 8001292:	4602      	mov	r2, r0
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	4413      	add	r3, r2
 8001298:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 800129a:	2301      	movs	r3, #1
 800129c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	3320      	adds	r3, #32
 80012a2:	f107 0113 	add.w	r1, r7, #19
 80012a6:	2201      	movs	r2, #1
 80012a8:	4618      	mov	r0, r3
 80012aa:	f001 f830 	bl	800230e <st7735_send_data>
 80012ae:	4602      	mov	r2, r0
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	4413      	add	r3, r2
 80012b4:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 80012b6:	2303      	movs	r3, #3
 80012b8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	3320      	adds	r3, #32
 80012be:	f107 0113 	add.w	r1, r7, #19
 80012c2:	2201      	movs	r2, #1
 80012c4:	4618      	mov	r0, r3
 80012c6:	f001 f822 	bl	800230e <st7735_send_data>
 80012ca:	4602      	mov	r2, r0
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	4413      	add	r3, r2
 80012d0:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 80012d2:	2310      	movs	r3, #16
 80012d4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	3320      	adds	r3, #32
 80012da:	f107 0113 	add.w	r1, r7, #19
 80012de:	2201      	movs	r2, #1
 80012e0:	4618      	mov	r0, r3
 80012e2:	f001 f814 	bl	800230e <st7735_send_data>
 80012e6:	4602      	mov	r2, r0
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	4413      	add	r3, r2
 80012ec:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 80012ee:	2303      	movs	r3, #3
 80012f0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	f103 0020 	add.w	r0, r3, #32
 80012f8:	f107 0213 	add.w	r2, r7, #19
 80012fc:	2301      	movs	r3, #1
 80012fe:	21e1      	movs	r1, #225	; 0xe1
 8001300:	f000 fff0 	bl	80022e4 <st7735_write_reg>
 8001304:	4602      	mov	r2, r0
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	4413      	add	r3, r2
 800130a:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 800130c:	231d      	movs	r3, #29
 800130e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	3320      	adds	r3, #32
 8001314:	f107 0113 	add.w	r1, r7, #19
 8001318:	2201      	movs	r2, #1
 800131a:	4618      	mov	r0, r3
 800131c:	f000 fff7 	bl	800230e <st7735_send_data>
 8001320:	4602      	mov	r2, r0
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	4413      	add	r3, r2
 8001326:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001328:	2307      	movs	r3, #7
 800132a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	3320      	adds	r3, #32
 8001330:	f107 0113 	add.w	r1, r7, #19
 8001334:	2201      	movs	r2, #1
 8001336:	4618      	mov	r0, r3
 8001338:	f000 ffe9 	bl	800230e <st7735_send_data>
 800133c:	4602      	mov	r2, r0
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	4413      	add	r3, r2
 8001342:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8001344:	2306      	movs	r3, #6
 8001346:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	3320      	adds	r3, #32
 800134c:	f107 0113 	add.w	r1, r7, #19
 8001350:	2201      	movs	r2, #1
 8001352:	4618      	mov	r0, r3
 8001354:	f000 ffdb 	bl	800230e <st7735_send_data>
 8001358:	4602      	mov	r2, r0
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	4413      	add	r3, r2
 800135e:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001360:	232e      	movs	r3, #46	; 0x2e
 8001362:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	3320      	adds	r3, #32
 8001368:	f107 0113 	add.w	r1, r7, #19
 800136c:	2201      	movs	r2, #1
 800136e:	4618      	mov	r0, r3
 8001370:	f000 ffcd 	bl	800230e <st7735_send_data>
 8001374:	4602      	mov	r2, r0
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	4413      	add	r3, r2
 800137a:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 800137c:	232c      	movs	r3, #44	; 0x2c
 800137e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3320      	adds	r3, #32
 8001384:	f107 0113 	add.w	r1, r7, #19
 8001388:	2201      	movs	r2, #1
 800138a:	4618      	mov	r0, r3
 800138c:	f000 ffbf 	bl	800230e <st7735_send_data>
 8001390:	4602      	mov	r2, r0
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	4413      	add	r3, r2
 8001396:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001398:	2329      	movs	r3, #41	; 0x29
 800139a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	3320      	adds	r3, #32
 80013a0:	f107 0113 	add.w	r1, r7, #19
 80013a4:	2201      	movs	r2, #1
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 ffb1 	bl	800230e <st7735_send_data>
 80013ac:	4602      	mov	r2, r0
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	4413      	add	r3, r2
 80013b2:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80013b4:	232d      	movs	r3, #45	; 0x2d
 80013b6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3320      	adds	r3, #32
 80013bc:	f107 0113 	add.w	r1, r7, #19
 80013c0:	2201      	movs	r2, #1
 80013c2:	4618      	mov	r0, r3
 80013c4:	f000 ffa3 	bl	800230e <st7735_send_data>
 80013c8:	4602      	mov	r2, r0
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	4413      	add	r3, r2
 80013ce:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 80013d0:	232e      	movs	r3, #46	; 0x2e
 80013d2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3320      	adds	r3, #32
 80013d8:	f107 0113 	add.w	r1, r7, #19
 80013dc:	2201      	movs	r2, #1
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 ff95 	bl	800230e <st7735_send_data>
 80013e4:	4602      	mov	r2, r0
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	4413      	add	r3, r2
 80013ea:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 80013ec:	232e      	movs	r3, #46	; 0x2e
 80013ee:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3320      	adds	r3, #32
 80013f4:	f107 0113 	add.w	r1, r7, #19
 80013f8:	2201      	movs	r2, #1
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 ff87 	bl	800230e <st7735_send_data>
 8001400:	4602      	mov	r2, r0
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	4413      	add	r3, r2
 8001406:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8001408:	2337      	movs	r3, #55	; 0x37
 800140a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	3320      	adds	r3, #32
 8001410:	f107 0113 	add.w	r1, r7, #19
 8001414:	2201      	movs	r2, #1
 8001416:	4618      	mov	r0, r3
 8001418:	f000 ff79 	bl	800230e <st7735_send_data>
 800141c:	4602      	mov	r2, r0
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	4413      	add	r3, r2
 8001422:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 8001424:	233f      	movs	r3, #63	; 0x3f
 8001426:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	3320      	adds	r3, #32
 800142c:	f107 0113 	add.w	r1, r7, #19
 8001430:	2201      	movs	r2, #1
 8001432:	4618      	mov	r0, r3
 8001434:	f000 ff6b 	bl	800230e <st7735_send_data>
 8001438:	4602      	mov	r2, r0
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	4413      	add	r3, r2
 800143e:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001440:	2300      	movs	r3, #0
 8001442:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3320      	adds	r3, #32
 8001448:	f107 0113 	add.w	r1, r7, #19
 800144c:	2201      	movs	r2, #1
 800144e:	4618      	mov	r0, r3
 8001450:	f000 ff5d 	bl	800230e <st7735_send_data>
 8001454:	4602      	mov	r2, r0
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	4413      	add	r3, r2
 800145a:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 800145c:	2300      	movs	r3, #0
 800145e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	3320      	adds	r3, #32
 8001464:	f107 0113 	add.w	r1, r7, #19
 8001468:	2201      	movs	r2, #1
 800146a:	4618      	mov	r0, r3
 800146c:	f000 ff4f 	bl	800230e <st7735_send_data>
 8001470:	4602      	mov	r2, r0
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	4413      	add	r3, r2
 8001476:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8001478:	2302      	movs	r3, #2
 800147a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	3320      	adds	r3, #32
 8001480:	f107 0113 	add.w	r1, r7, #19
 8001484:	2201      	movs	r2, #1
 8001486:	4618      	mov	r0, r3
 8001488:	f000 ff41 	bl	800230e <st7735_send_data>
 800148c:	4602      	mov	r2, r0
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	4413      	add	r3, r2
 8001492:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8001494:	2310      	movs	r3, #16
 8001496:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	3320      	adds	r3, #32
 800149c:	f107 0113 	add.w	r1, r7, #19
 80014a0:	2201      	movs	r2, #1
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 ff33 	bl	800230e <st7735_send_data>
 80014a8:	4602      	mov	r2, r0
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	4413      	add	r3, r2
 80014ae:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 80014b0:	2300      	movs	r3, #0
 80014b2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f103 0020 	add.w	r0, r3, #32
 80014ba:	f107 0213 	add.w	r2, r7, #19
 80014be:	2301      	movs	r3, #1
 80014c0:	2113      	movs	r1, #19
 80014c2:	f000 ff0f 	bl	80022e4 <st7735_write_reg>
 80014c6:	4602      	mov	r2, r0
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	4413      	add	r3, r2
 80014cc:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	f103 0020 	add.w	r0, r3, #32
 80014d4:	f107 0213 	add.w	r2, r7, #19
 80014d8:	2301      	movs	r3, #1
 80014da:	2129      	movs	r1, #41	; 0x29
 80014dc:	f000 ff02 	bl	80022e4 <st7735_write_reg>
 80014e0:	4602      	mov	r2, r0
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	4413      	add	r3, r2
 80014e6:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f000 f944 	bl	8001778 <ST7735_SetOrientation>
 80014f0:	4602      	mov	r2, r0
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	4413      	add	r3, r2
 80014f6:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d002      	beq.n	8001504 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001502:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001504:	697b      	ldr	r3, [r7, #20]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 800150e:	b480      	push	{r7}
 8001510:	b083      	sub	sp, #12
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8001516:	2300      	movs	r3, #0
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3320      	adds	r3, #32
 8001532:	f107 0208 	add.w	r2, r7, #8
 8001536:	21da      	movs	r1, #218	; 0xda
 8001538:	4618      	mov	r0, r3
 800153a:	f000 fec0 	bl	80022be <st7735_read_reg>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d003      	beq.n	800154c <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	e02d      	b.n	80015a8 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f103 0020 	add.w	r0, r3, #32
 8001552:	f107 0308 	add.w	r3, r7, #8
 8001556:	3301      	adds	r3, #1
 8001558:	461a      	mov	r2, r3
 800155a:	21db      	movs	r1, #219	; 0xdb
 800155c:	f000 feaf 	bl	80022be <st7735_read_reg>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	e01c      	b.n	80015a8 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f103 0020 	add.w	r0, r3, #32
 8001574:	f107 0308 	add.w	r3, r7, #8
 8001578:	3302      	adds	r3, #2
 800157a:	461a      	mov	r2, r3
 800157c:	21dc      	movs	r1, #220	; 0xdc
 800157e:	f000 fe9e 	bl	80022be <st7735_read_reg>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d003      	beq.n	8001590 <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	e00b      	b.n	80015a8 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8001590:	7abb      	ldrb	r3, [r7, #10]
 8001592:	461a      	mov	r2, r3
 8001594:	7a7b      	ldrb	r3, [r7, #9]
 8001596:	021b      	lsls	r3, r3, #8
 8001598:	431a      	orrs	r2, r3
 800159a:	7a3b      	ldrb	r3, [r7, #8]
 800159c:	041b      	lsls	r3, r3, #16
 800159e:	431a      	orrs	r2, r3
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80015a8:	68fb      	ldr	r3, [r7, #12]
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
	...

080015b4 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f103 0020 	add.w	r0, r3, #32
 80015c6:	f107 020b 	add.w	r2, r7, #11
 80015ca:	2300      	movs	r3, #0
 80015cc:	2113      	movs	r1, #19
 80015ce:	f000 fe89 	bl	80022e4 <st7735_write_reg>
 80015d2:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80015d4:	210a      	movs	r1, #10
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 fe57 	bl	800228a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f103 0020 	add.w	r0, r3, #32
 80015e2:	f107 020b 	add.w	r2, r7, #11
 80015e6:	2300      	movs	r3, #0
 80015e8:	2129      	movs	r1, #41	; 0x29
 80015ea:	f000 fe7b 	bl	80022e4 <st7735_write_reg>
 80015ee:	4602      	mov	r2, r0
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4413      	add	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80015f6:	210a      	movs	r1, #10
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f000 fe46 	bl	800228a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f103 0020 	add.w	r0, r3, #32
 8001604:	f107 020b 	add.w	r2, r7, #11
 8001608:	2300      	movs	r3, #0
 800160a:	2136      	movs	r1, #54	; 0x36
 800160c:	f000 fe6a 	bl	80022e4 <st7735_write_reg>
 8001610:	4602      	mov	r2, r0
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	4413      	add	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001618:	4b16      	ldr	r3, [pc, #88]	; (8001674 <ST7735_DisplayOn+0xc0>)
 800161a:	7b1b      	ldrb	r3, [r3, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10a      	bne.n	8001636 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001620:	4b14      	ldr	r3, [pc, #80]	; (8001674 <ST7735_DisplayOn+0xc0>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4a14      	ldr	r2, [pc, #80]	; (8001678 <ST7735_DisplayOn+0xc4>)
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	4413      	add	r3, r2
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800162e:	f043 0308 	orr.w	r3, r3, #8
 8001632:	b2db      	uxtb	r3, r3
 8001634:	e006      	b.n	8001644 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001636:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <ST7735_DisplayOn+0xc0>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	4a0f      	ldr	r2, [pc, #60]	; (8001678 <ST7735_DisplayOn+0xc4>)
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001642:	b2db      	uxtb	r3, r3
 8001644:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	3320      	adds	r3, #32
 800164a:	f107 010b 	add.w	r1, r7, #11
 800164e:	2201      	movs	r2, #1
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fe5c 	bl	800230e <st7735_send_data>
 8001656:	4602      	mov	r2, r0
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4413      	add	r3, r2
 800165c:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d002      	beq.n	800166a <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8001664:	f04f 33ff 	mov.w	r3, #4294967295
 8001668:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800166a:	68fb      	ldr	r3, [r7, #12]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2400066c 	.word	0x2400066c
 8001678:	24000070 	.word	0x24000070

0800167c <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f103 0020 	add.w	r0, r3, #32
 800168e:	f107 020b 	add.w	r2, r7, #11
 8001692:	2300      	movs	r3, #0
 8001694:	2113      	movs	r1, #19
 8001696:	f000 fe25 	bl	80022e4 <st7735_write_reg>
 800169a:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 800169c:	210a      	movs	r1, #10
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f000 fdf3 	bl	800228a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f103 0020 	add.w	r0, r3, #32
 80016aa:	f107 020b 	add.w	r2, r7, #11
 80016ae:	2300      	movs	r3, #0
 80016b0:	2128      	movs	r1, #40	; 0x28
 80016b2:	f000 fe17 	bl	80022e4 <st7735_write_reg>
 80016b6:	4602      	mov	r2, r0
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4413      	add	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80016be:	210a      	movs	r1, #10
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 fde2 	bl	800228a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f103 0020 	add.w	r0, r3, #32
 80016cc:	f107 020b 	add.w	r2, r7, #11
 80016d0:	2300      	movs	r3, #0
 80016d2:	2136      	movs	r1, #54	; 0x36
 80016d4:	f000 fe06 	bl	80022e4 <st7735_write_reg>
 80016d8:	4602      	mov	r2, r0
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4413      	add	r3, r2
 80016de:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80016e0:	4b16      	ldr	r3, [pc, #88]	; (800173c <ST7735_DisplayOff+0xc0>)
 80016e2:	7b1b      	ldrb	r3, [r3, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d10a      	bne.n	80016fe <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80016e8:	4b14      	ldr	r3, [pc, #80]	; (800173c <ST7735_DisplayOff+0xc0>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	4a14      	ldr	r2, [pc, #80]	; (8001740 <ST7735_DisplayOff+0xc4>)
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	4413      	add	r3, r2
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80016f6:	f043 0308 	orr.w	r3, r3, #8
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	e006      	b.n	800170c <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80016fe:	4b0f      	ldr	r3, [pc, #60]	; (800173c <ST7735_DisplayOff+0xc0>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <ST7735_DisplayOff+0xc4>)
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	4413      	add	r3, r2
 8001708:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800170a:	b2db      	uxtb	r3, r3
 800170c:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	3320      	adds	r3, #32
 8001712:	f107 010b 	add.w	r1, r7, #11
 8001716:	2201      	movs	r2, #1
 8001718:	4618      	mov	r0, r3
 800171a:	f000 fdf8 	bl	800230e <st7735_send_data>
 800171e:	4602      	mov	r2, r0
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4413      	add	r3, r2
 8001724:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d002      	beq.n	8001732 <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 800172c:	f04f 33ff 	mov.w	r3, #4294967295
 8001730:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001732:	68fb      	ldr	r3, [r7, #12]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	2400066c 	.word	0x2400066c
 8001740:	24000070 	.word	0x24000070

08001744 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
 8001766:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8001768:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af02      	add	r7, sp, #8
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <ST7735_SetOrientation+0x1a>
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d119      	bne.n	80017c6 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	7b5b      	ldrb	r3, [r3, #13]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d106      	bne.n	80017a8 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 800179a:	4b3c      	ldr	r3, [pc, #240]	; (800188c <ST7735_SetOrientation+0x114>)
 800179c:	2250      	movs	r2, #80	; 0x50
 800179e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 80017a0:	4b3a      	ldr	r3, [pc, #232]	; (800188c <ST7735_SetOrientation+0x114>)
 80017a2:	22a0      	movs	r2, #160	; 0xa0
 80017a4:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80017a6:	e028      	b.n	80017fa <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	7b5b      	ldrb	r3, [r3, #13]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d003      	beq.n	80017b8 <ST7735_SetOrientation+0x40>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	7b5b      	ldrb	r3, [r3, #13]
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d120      	bne.n	80017fa <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 80017b8:	4b34      	ldr	r3, [pc, #208]	; (800188c <ST7735_SetOrientation+0x114>)
 80017ba:	2280      	movs	r2, #128	; 0x80
 80017bc:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 80017be:	4b33      	ldr	r3, [pc, #204]	; (800188c <ST7735_SetOrientation+0x114>)
 80017c0:	22a0      	movs	r2, #160	; 0xa0
 80017c2:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80017c4:	e019      	b.n	80017fa <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	7b5b      	ldrb	r3, [r3, #13]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d106      	bne.n	80017dc <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 80017ce:	4b2f      	ldr	r3, [pc, #188]	; (800188c <ST7735_SetOrientation+0x114>)
 80017d0:	22a0      	movs	r2, #160	; 0xa0
 80017d2:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80017d4:	4b2d      	ldr	r3, [pc, #180]	; (800188c <ST7735_SetOrientation+0x114>)
 80017d6:	2250      	movs	r2, #80	; 0x50
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	e00f      	b.n	80017fc <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	7b5b      	ldrb	r3, [r3, #13]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d003      	beq.n	80017ec <ST7735_SetOrientation+0x74>
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	7b5b      	ldrb	r3, [r3, #13]
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	d107      	bne.n	80017fc <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 80017ec:	4b27      	ldr	r3, [pc, #156]	; (800188c <ST7735_SetOrientation+0x114>)
 80017ee:	22a0      	movs	r2, #160	; 0xa0
 80017f0:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 80017f2:	4b26      	ldr	r3, [pc, #152]	; (800188c <ST7735_SetOrientation+0x114>)
 80017f4:	2280      	movs	r2, #128	; 0x80
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	e000      	b.n	80017fc <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80017fa:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	4a22      	ldr	r2, [pc, #136]	; (800188c <ST7735_SetOrientation+0x114>)
 8001802:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	7b1a      	ldrb	r2, [r3, #12]
 8001808:	4b20      	ldr	r3, [pc, #128]	; (800188c <ST7735_SetOrientation+0x114>)
 800180a:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	7b5a      	ldrb	r2, [r3, #13]
 8001810:	4b1e      	ldr	r3, [pc, #120]	; (800188c <ST7735_SetOrientation+0x114>)
 8001812:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8001814:	4b1d      	ldr	r3, [pc, #116]	; (800188c <ST7735_SetOrientation+0x114>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <ST7735_SetOrientation+0x114>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	4613      	mov	r3, r2
 8001820:	2200      	movs	r2, #0
 8001822:	2100      	movs	r1, #0
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f000 fbdf 	bl	8001fe8 <ST7735_SetDisplayWindow>
 800182a:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800182c:	4b17      	ldr	r3, [pc, #92]	; (800188c <ST7735_SetOrientation+0x114>)
 800182e:	7b1b      	ldrb	r3, [r3, #12]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d10a      	bne.n	800184a <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001834:	4b15      	ldr	r3, [pc, #84]	; (800188c <ST7735_SetOrientation+0x114>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	4a15      	ldr	r2, [pc, #84]	; (8001890 <ST7735_SetOrientation+0x118>)
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	4413      	add	r3, r2
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001842:	f043 0308 	orr.w	r3, r3, #8
 8001846:	b2db      	uxtb	r3, r3
 8001848:	e006      	b.n	8001858 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800184a:	4b10      	ldr	r3, [pc, #64]	; (800188c <ST7735_SetOrientation+0x114>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	4a10      	ldr	r2, [pc, #64]	; (8001890 <ST7735_SetOrientation+0x118>)
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	4413      	add	r3, r2
 8001854:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001856:	b2db      	uxtb	r3, r3
 8001858:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f103 0020 	add.w	r0, r3, #32
 8001860:	f107 020b 	add.w	r2, r7, #11
 8001864:	2301      	movs	r3, #1
 8001866:	2136      	movs	r1, #54	; 0x36
 8001868:	f000 fd3c 	bl	80022e4 <st7735_write_reg>
 800186c:	4602      	mov	r2, r0
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4413      	add	r3, r2
 8001872:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d002      	beq.n	8001880 <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 800187a:	f04f 33ff 	mov.w	r3, #4294967295
 800187e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001880:	68fb      	ldr	r3, [r7, #12]
}
 8001882:	4618      	mov	r0, r3
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	2400066c 	.word	0x2400066c
 8001890:	24000070 	.word	0x24000070

08001894 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <ST7735_GetOrientation+0x20>)
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	2400066c 	.word	0x2400066c

080018b8 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80018c4:	4b59      	ldr	r3, [pc, #356]	; (8001a2c <ST7735_SetCursor+0x174>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d821      	bhi.n	8001910 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80018cc:	4b57      	ldr	r3, [pc, #348]	; (8001a2c <ST7735_SetCursor+0x174>)
 80018ce:	7b5b      	ldrb	r3, [r3, #13]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d10e      	bne.n	80018f2 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80018d4:	4b55      	ldr	r3, [pc, #340]	; (8001a2c <ST7735_SetCursor+0x174>)
 80018d6:	7b1b      	ldrb	r3, [r3, #12]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d106      	bne.n	80018ea <ST7735_SetCursor+0x32>
				Xpos += 26;
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	331a      	adds	r3, #26
 80018e0:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	3301      	adds	r3, #1
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	e033      	b.n	8001952 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	3318      	adds	r3, #24
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	e02f      	b.n	8001952 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80018f2:	4b4e      	ldr	r3, [pc, #312]	; (8001a2c <ST7735_SetCursor+0x174>)
 80018f4:	7b5b      	ldrb	r3, [r3, #13]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d12b      	bne.n	8001952 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80018fa:	4b4c      	ldr	r3, [pc, #304]	; (8001a2c <ST7735_SetCursor+0x174>)
 80018fc:	7b1b      	ldrb	r3, [r3, #12]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d127      	bne.n	8001952 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	3302      	adds	r3, #2
 8001906:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3301      	adds	r3, #1
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	e020      	b.n	8001952 <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8001910:	4b46      	ldr	r3, [pc, #280]	; (8001a2c <ST7735_SetCursor+0x174>)
 8001912:	7b5b      	ldrb	r3, [r3, #13]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d10e      	bne.n	8001936 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8001918:	4b44      	ldr	r3, [pc, #272]	; (8001a2c <ST7735_SetCursor+0x174>)
 800191a:	7b1b      	ldrb	r3, [r3, #12]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d106      	bne.n	800192e <ST7735_SetCursor+0x76>
				Xpos += 1;
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	3301      	adds	r3, #1
 8001924:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	331a      	adds	r3, #26
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	e011      	b.n	8001952 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	3318      	adds	r3, #24
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	e00d      	b.n	8001952 <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8001936:	4b3d      	ldr	r3, [pc, #244]	; (8001a2c <ST7735_SetCursor+0x174>)
 8001938:	7b5b      	ldrb	r3, [r3, #13]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d109      	bne.n	8001952 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800193e:	4b3b      	ldr	r3, [pc, #236]	; (8001a2c <ST7735_SetCursor+0x174>)
 8001940:	7b1b      	ldrb	r3, [r3, #12]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d105      	bne.n	8001952 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	3301      	adds	r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3302      	adds	r3, #2
 8001950:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f103 0020 	add.w	r0, r3, #32
 8001958:	f107 0213 	add.w	r2, r7, #19
 800195c:	2300      	movs	r3, #0
 800195e:	212a      	movs	r1, #42	; 0x2a
 8001960:	f000 fcc0 	bl	80022e4 <st7735_write_reg>
 8001964:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	0a1b      	lsrs	r3, r3, #8
 800196a:	b2db      	uxtb	r3, r3
 800196c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3320      	adds	r3, #32
 8001972:	f107 0113 	add.w	r1, r7, #19
 8001976:	2201      	movs	r2, #1
 8001978:	4618      	mov	r0, r3
 800197a:	f000 fcc8 	bl	800230e <st7735_send_data>
 800197e:	4602      	mov	r2, r0
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	4413      	add	r3, r2
 8001984:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	3320      	adds	r3, #32
 8001990:	f107 0113 	add.w	r1, r7, #19
 8001994:	2201      	movs	r2, #1
 8001996:	4618      	mov	r0, r3
 8001998:	f000 fcb9 	bl	800230e <st7735_send_data>
 800199c:	4602      	mov	r2, r0
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	4413      	add	r3, r2
 80019a2:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f103 0020 	add.w	r0, r3, #32
 80019aa:	f107 0213 	add.w	r2, r7, #19
 80019ae:	2300      	movs	r3, #0
 80019b0:	212b      	movs	r1, #43	; 0x2b
 80019b2:	f000 fc97 	bl	80022e4 <st7735_write_reg>
 80019b6:	4602      	mov	r2, r0
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	4413      	add	r3, r2
 80019bc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3320      	adds	r3, #32
 80019ca:	f107 0113 	add.w	r1, r7, #19
 80019ce:	2201      	movs	r2, #1
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 fc9c 	bl	800230e <st7735_send_data>
 80019d6:	4602      	mov	r2, r0
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	4413      	add	r3, r2
 80019dc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	3320      	adds	r3, #32
 80019e8:	f107 0113 	add.w	r1, r7, #19
 80019ec:	2201      	movs	r2, #1
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 fc8d 	bl	800230e <st7735_send_data>
 80019f4:	4602      	mov	r2, r0
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	4413      	add	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f103 0020 	add.w	r0, r3, #32
 8001a02:	f107 0213 	add.w	r2, r7, #19
 8001a06:	2300      	movs	r3, #0
 8001a08:	212c      	movs	r1, #44	; 0x2c
 8001a0a:	f000 fc6b 	bl	80022e4 <st7735_write_reg>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	4413      	add	r3, r2
 8001a14:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a20:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001a22:	697b      	ldr	r3, [r7, #20]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	2400066c 	.word	0x2400066c

08001a30 <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b090      	sub	sp, #64	; 0x40
 8001a34:	af02      	add	r7, sp, #8
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	330a      	adds	r3, #10
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	330b      	adds	r3, #11
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	441a      	add	r2, r3
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	330c      	adds	r3, #12
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	041b      	lsls	r3, r3, #16
 8001a60:	441a      	add	r2, r3
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	330d      	adds	r3, #13
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	061b      	lsls	r3, r3, #24
 8001a6a:	4413      	add	r3, r2
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	3312      	adds	r3, #18
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	3313      	adds	r3, #19
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	021b      	lsls	r3, r3, #8
 8001a7e:	441a      	add	r2, r3
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	3314      	adds	r3, #20
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	041b      	lsls	r3, r3, #16
 8001a88:	441a      	add	r2, r3
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	3315      	adds	r3, #21
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	061b      	lsls	r3, r3, #24
 8001a92:	4413      	add	r3, r2
 8001a94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	3316      	adds	r3, #22
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	3317      	adds	r3, #23
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	021b      	lsls	r3, r3, #8
 8001aa6:	441a      	add	r2, r3
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	3318      	adds	r3, #24
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	041b      	lsls	r3, r3, #16
 8001ab0:	441a      	add	r2, r3
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	3319      	adds	r3, #25
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	061b      	lsls	r3, r3, #24
 8001aba:	4413      	add	r3, r2
 8001abc:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	3302      	adds	r3, #2
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	3303      	adds	r3, #3
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	441a      	add	r2, r3
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	3304      	adds	r3, #4
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	041b      	lsls	r3, r3, #16
 8001ad8:	441a      	add	r2, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	3305      	adds	r3, #5
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	061b      	lsls	r3, r3, #24
 8001ae2:	4413      	add	r3, r2
 8001ae4:	61fb      	str	r3, [r7, #28]
  size = size - index;
 8001ae6:	69fa      	ldr	r2, [r7, #28]
 8001ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af2:	4413      	add	r3, r2
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 8001af6:	4b51      	ldr	r3, [pc, #324]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001af8:	685a      	ldr	r2, [r3, #4]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	1ad2      	subs	r2, r2, r3
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8001b04:	6a3b      	ldr	r3, [r7, #32]
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 fa6a 	bl	8001fe8 <ST7735_SetDisplayWindow>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 8001b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1e:	637b      	str	r3, [r7, #52]	; 0x34
 8001b20:	e087      	b.n	8001c32 <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001b22:	4b46      	ldr	r3, [pc, #280]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001b24:	7b1b      	ldrb	r3, [r3, #12]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d109      	bne.n	8001b3e <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8001b2a:	4b44      	ldr	r3, [pc, #272]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	4a44      	ldr	r2, [pc, #272]	; (8001c40 <ST7735_DrawBitmap+0x210>)
 8001b30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001b34:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001b36:	f043 0308 	orr.w	r3, r3, #8
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	e005      	b.n	8001b4a <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 8001b3e:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	4a3f      	ldr	r2, [pc, #252]	; (8001c40 <ST7735_DrawBitmap+0x210>)
 8001b44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f103 0020 	add.w	r0, r3, #32
 8001b52:	f107 0213 	add.w	r2, r7, #19
 8001b56:	2301      	movs	r3, #1
 8001b58:	2136      	movs	r1, #54	; 0x36
 8001b5a:	f000 fbc3 	bl	80022e4 <st7735_write_reg>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	637b      	str	r3, [r7, #52]	; 0x34
 8001b6a:	e062      	b.n	8001c32 <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f7ff fea1 	bl	80018b8 <ST7735_SetCursor>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 8001b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b80:	637b      	str	r3, [r7, #52]	; 0x34
 8001b82:	e056      	b.n	8001c32 <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8001b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b86:	785b      	ldrb	r3, [r3, #1]
 8001b88:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 8001b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	3320      	adds	r3, #32
 8001b94:	f107 0114 	add.w	r1, r7, #20
 8001b98:	2202      	movs	r2, #2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 fbb7 	bl	800230e <st7735_send_data>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d003      	beq.n	8001bae <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8001baa:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8001bac:	e009      	b.n	8001bc2 <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 8001bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        pbmp += 2;
 8001bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	633b      	str	r3, [r7, #48]	; 0x30
      }while(counter < size);
 8001bba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d3e0      	bcc.n	8001b84 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001bc2:	4b1e      	ldr	r3, [pc, #120]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001bc4:	7b1b      	ldrb	r3, [r3, #12]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10a      	bne.n	8001be0 <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001bca:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <ST7735_DrawBitmap+0x210>)
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	4413      	add	r3, r2
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001bd8:	f043 0308 	orr.w	r3, r3, #8
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	e006      	b.n	8001bee <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001be0:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	4a16      	ldr	r2, [pc, #88]	; (8001c40 <ST7735_DrawBitmap+0x210>)
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	4413      	add	r3, r2
 8001bea:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f103 0020 	add.w	r0, r3, #32
 8001bf6:	f107 0213 	add.w	r2, r7, #19
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	2136      	movs	r1, #54	; 0x36
 8001bfe:	f000 fb71 	bl	80022e4 <st7735_write_reg>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d003      	beq.n	8001c10 <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 8001c08:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0c:	637b      	str	r3, [r7, #52]	; 0x34
 8001c0e:	e010      	b.n	8001c32 <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 8001c10:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <ST7735_DrawBitmap+0x20c>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2100      	movs	r1, #0
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	f000 f9e1 	bl	8001fe8 <ST7735_SetDisplayWindow>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d002      	beq.n	8001c32 <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c30:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
  }

  return ret;
 8001c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3738      	adds	r7, #56	; 0x38
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	2400066c 	.word	0x2400066c
 8001c40:	24000070 	.word	0x24000070

08001c44 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8001c5a:	68ba      	ldr	r2, [r7, #8]
 8001c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c5e:	441a      	add	r2, r3
 8001c60:	4b2b      	ldr	r3, [pc, #172]	; (8001d10 <ST7735_FillRGBRect+0xcc>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d806      	bhi.n	8001c76 <ST7735_FillRGBRect+0x32>
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6c:	441a      	add	r2, r3
 8001c6e:	4b28      	ldr	r3, [pc, #160]	; (8001d10 <ST7735_FillRGBRect+0xcc>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d903      	bls.n	8001c7e <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7a:	61fb      	str	r3, [r7, #28]
 8001c7c:	e042      	b.n	8001d04 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	e03b      	b.n	8001cfc <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	4413      	add	r3, r2
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f7ff fe12 	bl	80018b8 <ST7735_SetCursor>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9e:	61fb      	str	r3, [r7, #28]
 8001ca0:	e029      	b.n	8001cf6 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e013      	b.n	8001cd0 <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	7811      	ldrb	r1, [r2, #0]
 8001cb0:	4a18      	ldr	r2, [pc, #96]	; (8001d14 <ST7735_FillRGBRect+0xd0>)
 8001cb2:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	7811      	ldrb	r1, [r2, #0]
 8001cc0:	4a14      	ldr	r2, [pc, #80]	; (8001d14 <ST7735_FillRGBRect+0xd0>)
 8001cc2:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d3e7      	bcc.n	8001ca8 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f103 0020 	add.w	r0, r3, #32
 8001cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	490b      	ldr	r1, [pc, #44]	; (8001d14 <ST7735_FillRGBRect+0xd0>)
 8001ce6:	f000 fb12 	bl	800230e <st7735_send_data>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d002      	beq.n	8001cf6 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf4:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d3bf      	bcc.n	8001c84 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 8001d04:	69fb      	ldr	r3, [r7, #28]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3720      	adds	r7, #32
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	2400066c 	.word	0x2400066c
 8001d14:	24000124 	.word	0x24000124

08001d18 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
 8001d24:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	441a      	add	r2, r3
 8001d30:	4b1f      	ldr	r3, [pc, #124]	; (8001db0 <ST7735_DrawHLine+0x98>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d903      	bls.n	8001d40 <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 8001d38:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	e032      	b.n	8001da6 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f7ff fdb7 	bl	80018b8 <ST7735_SetCursor>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 8001d50:	f04f 33ff 	mov.w	r3, #4294967295
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	e026      	b.n	8001da6 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 8001d58:	2300      	movs	r3, #0
 8001d5a:	613b      	str	r3, [r7, #16]
 8001d5c:	e010      	b.n	8001d80 <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8001d5e:	6a3b      	ldr	r3, [r7, #32]
 8001d60:	0a1a      	lsrs	r2, r3, #8
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	b2d1      	uxtb	r1, r2
 8001d68:	4a12      	ldr	r2, [pc, #72]	; (8001db4 <ST7735_DrawHLine+0x9c>)
 8001d6a:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	3301      	adds	r3, #1
 8001d72:	6a3a      	ldr	r2, [r7, #32]
 8001d74:	b2d1      	uxtb	r1, r2
 8001d76:	4a0f      	ldr	r2, [pc, #60]	; (8001db4 <ST7735_DrawHLine+0x9c>)
 8001d78:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d3ea      	bcc.n	8001d5e <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f103 0020 	add.w	r0, r3, #32
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	461a      	mov	r2, r3
 8001d94:	4907      	ldr	r1, [pc, #28]	; (8001db4 <ST7735_DrawHLine+0x9c>)
 8001d96:	f000 faba 	bl	800230e <st7735_send_data>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295
 8001da4:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8001da6:	697b      	ldr	r3, [r7, #20]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3718      	adds	r7, #24
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	2400066c 	.word	0x2400066c
 8001db4:	240003a4 	.word	0x240003a4

08001db8 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
 8001dc4:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	441a      	add	r2, r3
 8001dd0:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <ST7735_DrawVLine+0x64>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d903      	bls.n	8001de0 <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 8001dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	e018      	b.n	8001e12 <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	e011      	b.n	8001e0a <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	441a      	add	r2, r3
 8001dec:	6a3b      	ldr	r3, [r7, #32]
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	68f8      	ldr	r0, [r7, #12]
 8001df2:	f000 f841 	bl	8001e78 <ST7735_SetPixel>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001e00:	617b      	str	r3, [r7, #20]
        break;
 8001e02:	e006      	b.n	8001e12 <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	3301      	adds	r3, #1
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d3e9      	bcc.n	8001de6 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 8001e12:	697b      	ldr	r3, [r7, #20]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	2400066c 	.word	0x2400066c

08001e20 <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08a      	sub	sp, #40	; 0x28
 8001e24:	af02      	add	r7, sp, #8
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	61bb      	str	r3, [r7, #24]
 8001e3a:	e014      	b.n	8001e66 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 8001e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f7ff ff66 	bl	8001d18 <ST7735_DrawHLine>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 8001e52:	f04f 33ff 	mov.w	r3, #4294967295
 8001e56:	61fb      	str	r3, [r7, #28]
      break;
 8001e58:	e009      	b.n	8001e6e <ST7735_FillRect+0x4e>
    }
    y_pos++;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	3301      	adds	r3, #1
 8001e64:	61bb      	str	r3, [r7, #24]
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d3e6      	bcc.n	8001e3c <ST7735_FillRect+0x1c>
  }

  return ret;
 8001e6e:	69fb      	ldr	r3, [r7, #28]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3720      	adds	r7, #32
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	0a1b      	lsrs	r3, r3, #8
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	8a7b      	ldrh	r3, [r7, #18]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8001ea2:	4b16      	ldr	r3, [pc, #88]	; (8001efc <ST7735_SetPixel+0x84>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d204      	bcs.n	8001eb6 <ST7735_SetPixel+0x3e>
 8001eac:	4b13      	ldr	r3, [pc, #76]	; (8001efc <ST7735_SetPixel+0x84>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d303      	bcc.n	8001ebe <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8001eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eba:	617b      	str	r3, [r7, #20]
 8001ebc:	e019      	b.n	8001ef2 <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f7ff fcf8 	bl	80018b8 <ST7735_SetCursor>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	e00d      	b.n	8001ef2 <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3320      	adds	r3, #32
 8001eda:	f107 0112 	add.w	r1, r7, #18
 8001ede:	2202      	movs	r2, #2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f000 fa14 	bl	800230e <st7735_send_data>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8001eec:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8001ef2:	697b      	ldr	r3, [r7, #20]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	2400066c 	.word	0x2400066c

08001f00 <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
 8001f0c:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f7ff fcd0 	bl	80018b8 <ST7735_SetCursor>
 8001f18:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	3320      	adds	r3, #32
 8001f1e:	f107 0211 	add.w	r2, r7, #17
 8001f22:	212e      	movs	r1, #46	; 0x2e
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 f9ca 	bl	80022be <st7735_read_reg>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	4413      	add	r3, r2
 8001f30:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3320      	adds	r3, #32
 8001f36:	f107 0111 	add.w	r1, r7, #17
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f000 f9f8 	bl	8002332 <st7735_recv_data>
 8001f42:	4602      	mov	r2, r0
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	4413      	add	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	3320      	adds	r3, #32
 8001f4e:	f107 0113 	add.w	r1, r7, #19
 8001f52:	2201      	movs	r2, #1
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 f9ec 	bl	8002332 <st7735_recv_data>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	4413      	add	r3, r2
 8001f60:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	3320      	adds	r3, #32
 8001f66:	f107 0112 	add.w	r1, r7, #18
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f000 f9e0 	bl	8002332 <st7735_recv_data>
 8001f72:	4602      	mov	r2, r0
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	4413      	add	r3, r2
 8001f78:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8001f7a:	7cfb      	ldrb	r3, [r7, #19]
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	7cbb      	ldrb	r3, [r7, #18]
 8001f80:	021b      	lsls	r3, r3, #8
 8001f82:	441a      	add	r2, r3
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d002      	beq.n	8001f94 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f92:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001f94:	697b      	ldr	r3, [r7, #20]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8001faa:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <ST7735_GetXSize+0x20>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	2400066c 	.word	0x2400066c

08001fc4 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8001fce:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <ST7735_GetYSize+0x20>)
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	2400066c 	.word	0x2400066c

08001fe8 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8001ff6:	4b7d      	ldr	r3, [pc, #500]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d821      	bhi.n	8002042 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8001ffe:	4b7b      	ldr	r3, [pc, #492]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8002000:	7b5b      	ldrb	r3, [r3, #13]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d10e      	bne.n	8002024 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002006:	4b79      	ldr	r3, [pc, #484]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8002008:	7b1b      	ldrb	r3, [r3, #12]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d106      	bne.n	800201c <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	331a      	adds	r3, #26
 8002012:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3301      	adds	r3, #1
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	e036      	b.n	800208a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	3318      	adds	r3, #24
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	e032      	b.n	800208a <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002024:	4b71      	ldr	r3, [pc, #452]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8002026:	7b5b      	ldrb	r3, [r3, #13]
 8002028:	2b02      	cmp	r3, #2
 800202a:	d12e      	bne.n	800208a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800202c:	4b6f      	ldr	r3, [pc, #444]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 800202e:	7b1b      	ldrb	r3, [r3, #12]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d12a      	bne.n	800208a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	3302      	adds	r3, #2
 8002038:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	3301      	adds	r3, #1
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	e023      	b.n	800208a <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002042:	4b6a      	ldr	r3, [pc, #424]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8002044:	7b5b      	ldrb	r3, [r3, #13]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d111      	bne.n	800206e <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 800204a:	4b68      	ldr	r3, [pc, #416]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 800204c:	7b1b      	ldrb	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d106      	bne.n	8002060 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	3301      	adds	r3, #1
 8002056:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	331a      	adds	r3, #26
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	e014      	b.n	800208a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	3301      	adds	r3, #1
 8002064:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3318      	adds	r3, #24
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	e00d      	b.n	800208a <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800206e:	4b5f      	ldr	r3, [pc, #380]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8002070:	7b5b      	ldrb	r3, [r3, #13]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d109      	bne.n	800208a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002076:	4b5d      	ldr	r3, [pc, #372]	; (80021ec <ST7735_SetDisplayWindow+0x204>)
 8002078:	7b1b      	ldrb	r3, [r3, #12]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d105      	bne.n	800208a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	3301      	adds	r3, #1
 8002082:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3302      	adds	r3, #2
 8002088:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f103 0020 	add.w	r0, r3, #32
 8002090:	f107 0213 	add.w	r2, r7, #19
 8002094:	2300      	movs	r3, #0
 8002096:	212a      	movs	r1, #42	; 0x2a
 8002098:	f000 f924 	bl	80022e4 <st7735_write_reg>
 800209c:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	0a1b      	lsrs	r3, r3, #8
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	3320      	adds	r3, #32
 80020aa:	f107 0113 	add.w	r1, r7, #19
 80020ae:	2201      	movs	r2, #1
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 f92c 	bl	800230e <st7735_send_data>
 80020b6:	4602      	mov	r2, r0
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	4413      	add	r3, r2
 80020bc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	3320      	adds	r3, #32
 80020c8:	f107 0113 	add.w	r1, r7, #19
 80020cc:	2201      	movs	r2, #1
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f91d 	bl	800230e <st7735_send_data>
 80020d4:	4602      	mov	r2, r0
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	4413      	add	r3, r2
 80020da:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	4413      	add	r3, r2
 80020e2:	3b01      	subs	r3, #1
 80020e4:	0a1b      	lsrs	r3, r3, #8
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	3320      	adds	r3, #32
 80020ee:	f107 0113 	add.w	r1, r7, #19
 80020f2:	2201      	movs	r2, #1
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 f90a 	bl	800230e <st7735_send_data>
 80020fa:	4602      	mov	r2, r0
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	4413      	add	r3, r2
 8002100:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	b2da      	uxtb	r2, r3
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	4413      	add	r3, r2
 800210c:	b2db      	uxtb	r3, r3
 800210e:	3b01      	subs	r3, #1
 8002110:	b2db      	uxtb	r3, r3
 8002112:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	3320      	adds	r3, #32
 8002118:	f107 0113 	add.w	r1, r7, #19
 800211c:	2201      	movs	r2, #1
 800211e:	4618      	mov	r0, r3
 8002120:	f000 f8f5 	bl	800230e <st7735_send_data>
 8002124:	4602      	mov	r2, r0
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	4413      	add	r3, r2
 800212a:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f103 0020 	add.w	r0, r3, #32
 8002132:	f107 0213 	add.w	r2, r7, #19
 8002136:	2300      	movs	r3, #0
 8002138:	212b      	movs	r1, #43	; 0x2b
 800213a:	f000 f8d3 	bl	80022e4 <st7735_write_reg>
 800213e:	4602      	mov	r2, r0
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	4413      	add	r3, r2
 8002144:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	0a1b      	lsrs	r3, r3, #8
 800214a:	b2db      	uxtb	r3, r3
 800214c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	3320      	adds	r3, #32
 8002152:	f107 0113 	add.w	r1, r7, #19
 8002156:	2201      	movs	r2, #1
 8002158:	4618      	mov	r0, r3
 800215a:	f000 f8d8 	bl	800230e <st7735_send_data>
 800215e:	4602      	mov	r2, r0
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	4413      	add	r3, r2
 8002164:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	b2db      	uxtb	r3, r3
 800216a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3320      	adds	r3, #32
 8002170:	f107 0113 	add.w	r1, r7, #19
 8002174:	2201      	movs	r2, #1
 8002176:	4618      	mov	r0, r3
 8002178:	f000 f8c9 	bl	800230e <st7735_send_data>
 800217c:	4602      	mov	r2, r0
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	4413      	add	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	4413      	add	r3, r2
 800218a:	3b01      	subs	r3, #1
 800218c:	0a1b      	lsrs	r3, r3, #8
 800218e:	b2db      	uxtb	r3, r3
 8002190:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	3320      	adds	r3, #32
 8002196:	f107 0113 	add.w	r1, r7, #19
 800219a:	2201      	movs	r2, #1
 800219c:	4618      	mov	r0, r3
 800219e:	f000 f8b6 	bl	800230e <st7735_send_data>
 80021a2:	4602      	mov	r2, r0
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	4413      	add	r3, r2
 80021a8:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	4413      	add	r3, r2
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	3320      	adds	r3, #32
 80021c0:	f107 0113 	add.w	r1, r7, #19
 80021c4:	2201      	movs	r2, #1
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 f8a1 	bl	800230e <st7735_send_data>
 80021cc:	4602      	mov	r2, r0
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	4413      	add	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d002      	beq.n	80021e0 <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 80021da:	f04f 33ff 	mov.w	r3, #4294967295
 80021de:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80021e0:	697b      	ldr	r3, [r7, #20]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	2400066c 	.word	0x2400066c

080021f0 <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	460b      	mov	r3, r1
 80021fa:	607a      	str	r2, [r7, #4]
 80021fc:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	7afa      	ldrb	r2, [r7, #11]
 8002208:	6879      	ldr	r1, [r7, #4]
 800220a:	4610      	mov	r0, r2
 800220c:	4798      	blx	r3
 800220e:	4603      	mov	r3, r0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	607a      	str	r2, [r7, #4]
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	460b      	mov	r3, r1
 8002226:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	7af8      	ldrb	r0, [r7, #11]
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	4798      	blx	r3
 8002238:	4603      	mov	r3, r0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b086      	sub	sp, #24
 8002246:	af00      	add	r7, sp, #0
 8002248:	60f8      	str	r0, [r7, #12]
 800224a:	60b9      	str	r1, [r7, #8]
 800224c:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	68b8      	ldr	r0, [r7, #8]
 800225a:	4798      	blx	r3
 800225c:	4603      	mov	r3, r0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	68b8      	ldr	r0, [r7, #8]
 800227e:	4798      	blx	r3
 8002280:	4603      	mov	r3, r0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b084      	sub	sp, #16
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	4798      	blx	r3
 800229a:	4603      	mov	r3, r0
 800229c:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 800229e:	bf00      	nop
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69db      	ldr	r3, [r3, #28]
 80022a4:	4798      	blx	r3
 80022a6:	4603      	mov	r3, r0
 80022a8:	461a      	mov	r2, r3
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d8f5      	bhi.n	80022a0 <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b084      	sub	sp, #16
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	460b      	mov	r3, r1
 80022c8:	607a      	str	r2, [r7, #4]
 80022ca:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	6910      	ldr	r0, [r2, #16]
 80022d4:	7af9      	ldrb	r1, [r7, #11]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	4798      	blx	r3
 80022da:	4603      	mov	r3, r0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	607a      	str	r2, [r7, #4]
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	460b      	mov	r3, r1
 80022f2:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681c      	ldr	r4, [r3, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6918      	ldr	r0, [r3, #16]
 80022fc:	7af9      	ldrb	r1, [r7, #11]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	47a0      	blx	r4
 8002304:	4603      	mov	r3, r0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bd90      	pop	{r4, r7, pc}

0800230e <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b084      	sub	sp, #16
 8002312:	af00      	add	r7, sp, #0
 8002314:	60f8      	str	r0, [r7, #12]
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	6910      	ldr	r0, [r2, #16]
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	68b9      	ldr	r1, [r7, #8]
 8002326:	4798      	blx	r3
 8002328:	4603      	mov	r3, r0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b084      	sub	sp, #16
 8002336:	af00      	add	r7, sp, #0
 8002338:	60f8      	str	r0, [r7, #12]
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	6910      	ldr	r0, [r2, #16]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	68b9      	ldr	r1, [r7, #8]
 800234a:	4798      	blx	r3
 800234c:	4603      	mov	r3, r0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
	...

08002358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235e:	2003      	movs	r0, #3
 8002360:	f000 f97c 	bl	800265c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002364:	f001 fa1a 	bl	800379c <HAL_RCC_GetSysClockFreq>
 8002368:	4602      	mov	r2, r0
 800236a:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <HAL_Init+0x68>)
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	0a1b      	lsrs	r3, r3, #8
 8002370:	f003 030f 	and.w	r3, r3, #15
 8002374:	4913      	ldr	r1, [pc, #76]	; (80023c4 <HAL_Init+0x6c>)
 8002376:	5ccb      	ldrb	r3, [r1, r3]
 8002378:	f003 031f 	and.w	r3, r3, #31
 800237c:	fa22 f303 	lsr.w	r3, r2, r3
 8002380:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002382:	4b0f      	ldr	r3, [pc, #60]	; (80023c0 <HAL_Init+0x68>)
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	4a0e      	ldr	r2, [pc, #56]	; (80023c4 <HAL_Init+0x6c>)
 800238c:	5cd3      	ldrb	r3, [r2, r3]
 800238e:	f003 031f 	and.w	r3, r3, #31
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	fa22 f303 	lsr.w	r3, r2, r3
 8002398:	4a0b      	ldr	r2, [pc, #44]	; (80023c8 <HAL_Init+0x70>)
 800239a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800239c:	4a0b      	ldr	r2, [pc, #44]	; (80023cc <HAL_Init+0x74>)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023a2:	2000      	movs	r0, #0
 80023a4:	f000 f814 	bl	80023d0 <HAL_InitTick>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e002      	b.n	80023b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80023b2:	f005 facd 	bl	8007950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	58024400 	.word	0x58024400
 80023c4:	080090d0 	.word	0x080090d0
 80023c8:	2400009c 	.word	0x2400009c
 80023cc:	24000098 	.word	0x24000098

080023d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80023d8:	4b15      	ldr	r3, [pc, #84]	; (8002430 <HAL_InitTick+0x60>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e021      	b.n	8002428 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80023e4:	4b13      	ldr	r3, [pc, #76]	; (8002434 <HAL_InitTick+0x64>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	4b11      	ldr	r3, [pc, #68]	; (8002430 <HAL_InitTick+0x60>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	4619      	mov	r1, r3
 80023ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 f953 	bl	80026a6 <HAL_SYSTICK_Config>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e00e      	b.n	8002428 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b0f      	cmp	r3, #15
 800240e:	d80a      	bhi.n	8002426 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002410:	2200      	movs	r2, #0
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f000 f92b 	bl	8002672 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800241c:	4a06      	ldr	r2, [pc, #24]	; (8002438 <HAL_InitTick+0x68>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
 8002424:	e000      	b.n	8002428 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	24000094 	.word	0x24000094
 8002434:	24000098 	.word	0x24000098
 8002438:	24000090 	.word	0x24000090

0800243c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <HAL_IncTick+0x20>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4b06      	ldr	r3, [pc, #24]	; (8002460 <HAL_IncTick+0x24>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4413      	add	r3, r2
 800244c:	4a04      	ldr	r2, [pc, #16]	; (8002460 <HAL_IncTick+0x24>)
 800244e:	6013      	str	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	24000094 	.word	0x24000094
 8002460:	2400067c 	.word	0x2400067c

08002464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return uwTick;
 8002468:	4b03      	ldr	r3, [pc, #12]	; (8002478 <HAL_GetTick+0x14>)
 800246a:	681b      	ldr	r3, [r3, #0]
}
 800246c:	4618      	mov	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	2400067c 	.word	0x2400067c

0800247c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002484:	f7ff ffee 	bl	8002464 <HAL_GetTick>
 8002488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002494:	d005      	beq.n	80024a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <HAL_Delay+0x44>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4413      	add	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a2:	bf00      	nop
 80024a4:	f7ff ffde 	bl	8002464 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d8f7      	bhi.n	80024a4 <HAL_Delay+0x28>
  {
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	24000094 	.word	0x24000094

080024c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80024c8:	4b03      	ldr	r3, [pc, #12]	; (80024d8 <HAL_GetREVID+0x14>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	0c1b      	lsrs	r3, r3, #16
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	5c001000 	.word	0x5c001000

080024dc <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <HAL_GetDEVID+0x18>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	5c001000 	.word	0x5c001000

080024f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <__NVIC_SetPriorityGrouping+0x40>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002514:	4013      	ands	r3, r2
 8002516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002520:	4b06      	ldr	r3, [pc, #24]	; (800253c <__NVIC_SetPriorityGrouping+0x44>)
 8002522:	4313      	orrs	r3, r2
 8002524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002526:	4a04      	ldr	r2, [pc, #16]	; (8002538 <__NVIC_SetPriorityGrouping+0x40>)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	60d3      	str	r3, [r2, #12]
}
 800252c:	bf00      	nop
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000ed00 	.word	0xe000ed00
 800253c:	05fa0000 	.word	0x05fa0000

08002540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002544:	4b04      	ldr	r3, [pc, #16]	; (8002558 <__NVIC_GetPriorityGrouping+0x18>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	0a1b      	lsrs	r3, r3, #8
 800254a:	f003 0307 	and.w	r3, r3, #7
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	6039      	str	r1, [r7, #0]
 8002566:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002568:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800256c:	2b00      	cmp	r3, #0
 800256e:	db0a      	blt.n	8002586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	b2da      	uxtb	r2, r3
 8002574:	490c      	ldr	r1, [pc, #48]	; (80025a8 <__NVIC_SetPriority+0x4c>)
 8002576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800257a:	0112      	lsls	r2, r2, #4
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	440b      	add	r3, r1
 8002580:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002584:	e00a      	b.n	800259c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	b2da      	uxtb	r2, r3
 800258a:	4908      	ldr	r1, [pc, #32]	; (80025ac <__NVIC_SetPriority+0x50>)
 800258c:	88fb      	ldrh	r3, [r7, #6]
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	3b04      	subs	r3, #4
 8002594:	0112      	lsls	r2, r2, #4
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	440b      	add	r3, r1
 800259a:	761a      	strb	r2, [r3, #24]
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000e100 	.word	0xe000e100
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b089      	sub	sp, #36	; 0x24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f1c3 0307 	rsb	r3, r3, #7
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	bf28      	it	cs
 80025ce:	2304      	movcs	r3, #4
 80025d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	3304      	adds	r3, #4
 80025d6:	2b06      	cmp	r3, #6
 80025d8:	d902      	bls.n	80025e0 <NVIC_EncodePriority+0x30>
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	3b03      	subs	r3, #3
 80025de:	e000      	b.n	80025e2 <NVIC_EncodePriority+0x32>
 80025e0:	2300      	movs	r3, #0
 80025e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	f04f 32ff 	mov.w	r2, #4294967295
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43da      	mvns	r2, r3
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	401a      	ands	r2, r3
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f8:	f04f 31ff 	mov.w	r1, #4294967295
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002602:	43d9      	mvns	r1, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002608:	4313      	orrs	r3, r2
         );
}
 800260a:	4618      	mov	r0, r3
 800260c:	3724      	adds	r7, #36	; 0x24
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3b01      	subs	r3, #1
 8002624:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002628:	d301      	bcc.n	800262e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800262a:	2301      	movs	r3, #1
 800262c:	e00f      	b.n	800264e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800262e:	4a0a      	ldr	r2, [pc, #40]	; (8002658 <SysTick_Config+0x40>)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3b01      	subs	r3, #1
 8002634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002636:	210f      	movs	r1, #15
 8002638:	f04f 30ff 	mov.w	r0, #4294967295
 800263c:	f7ff ff8e 	bl	800255c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <SysTick_Config+0x40>)
 8002642:	2200      	movs	r2, #0
 8002644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002646:	4b04      	ldr	r3, [pc, #16]	; (8002658 <SysTick_Config+0x40>)
 8002648:	2207      	movs	r2, #7
 800264a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	e000e010 	.word	0xe000e010

0800265c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f7ff ff47 	bl	80024f8 <__NVIC_SetPriorityGrouping>
}
 800266a:	bf00      	nop
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b086      	sub	sp, #24
 8002676:	af00      	add	r7, sp, #0
 8002678:	4603      	mov	r3, r0
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002680:	f7ff ff5e 	bl	8002540 <__NVIC_GetPriorityGrouping>
 8002684:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	68b9      	ldr	r1, [r7, #8]
 800268a:	6978      	ldr	r0, [r7, #20]
 800268c:	f7ff ff90 	bl	80025b0 <NVIC_EncodePriority>
 8002690:	4602      	mov	r2, r0
 8002692:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff ff5f 	bl	800255c <__NVIC_SetPriority>
}
 800269e:	bf00      	nop
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff ffb2 	bl	8002618 <SysTick_Config>
 80026b4:	4603      	mov	r3, r0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80026c4:	f3bf 8f5f 	dmb	sy
}
 80026c8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <HAL_MPU_Disable+0x28>)
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	4a06      	ldr	r2, [pc, #24]	; (80026e8 <HAL_MPU_Disable+0x28>)
 80026d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d4:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_MPU_Disable+0x2c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	605a      	str	r2, [r3, #4]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	e000ed00 	.word	0xe000ed00
 80026ec:	e000ed90 	.word	0xe000ed90

080026f0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80026f8:	4a0b      	ldr	r2, [pc, #44]	; (8002728 <HAL_MPU_Enable+0x38>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002702:	4b0a      	ldr	r3, [pc, #40]	; (800272c <HAL_MPU_Enable+0x3c>)
 8002704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002706:	4a09      	ldr	r2, [pc, #36]	; (800272c <HAL_MPU_Enable+0x3c>)
 8002708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800270c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800270e:	f3bf 8f4f 	dsb	sy
}
 8002712:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002714:	f3bf 8f6f 	isb	sy
}
 8002718:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000ed90 	.word	0xe000ed90
 800272c:	e000ed00 	.word	0xe000ed00

08002730 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	785a      	ldrb	r2, [r3, #1]
 800273c:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <HAL_MPU_ConfigRegion+0x84>)
 800273e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d029      	beq.n	800279c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002748:	4a1a      	ldr	r2, [pc, #104]	; (80027b4 <HAL_MPU_ConfigRegion+0x84>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	7b1b      	ldrb	r3, [r3, #12]
 8002754:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	7adb      	ldrb	r3, [r3, #11]
 800275a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800275c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	7a9b      	ldrb	r3, [r3, #10]
 8002762:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002764:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	7b5b      	ldrb	r3, [r3, #13]
 800276a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800276c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7b9b      	ldrb	r3, [r3, #14]
 8002772:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002774:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	7bdb      	ldrb	r3, [r3, #15]
 800277a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800277c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	7a5b      	ldrb	r3, [r3, #9]
 8002782:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002784:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	7a1b      	ldrb	r3, [r3, #8]
 800278a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800278c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	7812      	ldrb	r2, [r2, #0]
 8002792:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002794:	4a07      	ldr	r2, [pc, #28]	; (80027b4 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002796:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002798:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 800279a:	e005      	b.n	80027a8 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <HAL_MPU_ConfigRegion+0x84>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80027a2:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <HAL_MPU_ConfigRegion+0x84>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000ed90 	.word	0xe000ed90

080027b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	; 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80027c6:	4b89      	ldr	r3, [pc, #548]	; (80029ec <HAL_GPIO_Init+0x234>)
 80027c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80027ca:	e194      	b.n	8002af6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	2101      	movs	r1, #1
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	fa01 f303 	lsl.w	r3, r1, r3
 80027d8:	4013      	ands	r3, r2
 80027da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 8186 	beq.w	8002af0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d00b      	beq.n	8002804 <HAL_GPIO_Init+0x4c>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d007      	beq.n	8002804 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027f8:	2b11      	cmp	r3, #17
 80027fa:	d003      	beq.n	8002804 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b12      	cmp	r3, #18
 8002802:	d130      	bne.n	8002866 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	68da      	ldr	r2, [r3, #12]
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800283a:	2201      	movs	r2, #1
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	f003 0201 	and.w	r2, r3, #1
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	2203      	movs	r2, #3
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4313      	orrs	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d003      	beq.n	80028a6 <HAL_GPIO_Init+0xee>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	2b12      	cmp	r3, #18
 80028a4:	d123      	bne.n	80028ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	08da      	lsrs	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3208      	adds	r2, #8
 80028ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	220f      	movs	r2, #15
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	691a      	ldr	r2, [r3, #16]
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4313      	orrs	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	08da      	lsrs	r2, r3, #3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3208      	adds	r2, #8
 80028e8:	69b9      	ldr	r1, [r7, #24]
 80028ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2203      	movs	r2, #3
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f003 0203 	and.w	r2, r3, #3
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4313      	orrs	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80e0 	beq.w	8002af0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002930:	4b2f      	ldr	r3, [pc, #188]	; (80029f0 <HAL_GPIO_Init+0x238>)
 8002932:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002936:	4a2e      	ldr	r2, [pc, #184]	; (80029f0 <HAL_GPIO_Init+0x238>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002940:	4b2b      	ldr	r3, [pc, #172]	; (80029f0 <HAL_GPIO_Init+0x238>)
 8002942:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800294e:	4a29      	ldr	r2, [pc, #164]	; (80029f4 <HAL_GPIO_Init+0x23c>)
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	089b      	lsrs	r3, r3, #2
 8002954:	3302      	adds	r3, #2
 8002956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	220f      	movs	r2, #15
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4013      	ands	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a20      	ldr	r2, [pc, #128]	; (80029f8 <HAL_GPIO_Init+0x240>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d052      	beq.n	8002a20 <HAL_GPIO_Init+0x268>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a1f      	ldr	r2, [pc, #124]	; (80029fc <HAL_GPIO_Init+0x244>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d031      	beq.n	80029e6 <HAL_GPIO_Init+0x22e>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a1e      	ldr	r2, [pc, #120]	; (8002a00 <HAL_GPIO_Init+0x248>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d02b      	beq.n	80029e2 <HAL_GPIO_Init+0x22a>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a1d      	ldr	r2, [pc, #116]	; (8002a04 <HAL_GPIO_Init+0x24c>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d025      	beq.n	80029de <HAL_GPIO_Init+0x226>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a1c      	ldr	r2, [pc, #112]	; (8002a08 <HAL_GPIO_Init+0x250>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d01f      	beq.n	80029da <HAL_GPIO_Init+0x222>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a1b      	ldr	r2, [pc, #108]	; (8002a0c <HAL_GPIO_Init+0x254>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d019      	beq.n	80029d6 <HAL_GPIO_Init+0x21e>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a1a      	ldr	r2, [pc, #104]	; (8002a10 <HAL_GPIO_Init+0x258>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d013      	beq.n	80029d2 <HAL_GPIO_Init+0x21a>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a19      	ldr	r2, [pc, #100]	; (8002a14 <HAL_GPIO_Init+0x25c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d00d      	beq.n	80029ce <HAL_GPIO_Init+0x216>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a18      	ldr	r2, [pc, #96]	; (8002a18 <HAL_GPIO_Init+0x260>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d007      	beq.n	80029ca <HAL_GPIO_Init+0x212>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <HAL_GPIO_Init+0x264>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d101      	bne.n	80029c6 <HAL_GPIO_Init+0x20e>
 80029c2:	2309      	movs	r3, #9
 80029c4:	e02d      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029c6:	230a      	movs	r3, #10
 80029c8:	e02b      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029ca:	2308      	movs	r3, #8
 80029cc:	e029      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029ce:	2307      	movs	r3, #7
 80029d0:	e027      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029d2:	2306      	movs	r3, #6
 80029d4:	e025      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029d6:	2305      	movs	r3, #5
 80029d8:	e023      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029da:	2304      	movs	r3, #4
 80029dc:	e021      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029de:	2303      	movs	r3, #3
 80029e0:	e01f      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029e2:	2302      	movs	r3, #2
 80029e4:	e01d      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029e6:	2301      	movs	r3, #1
 80029e8:	e01b      	b.n	8002a22 <HAL_GPIO_Init+0x26a>
 80029ea:	bf00      	nop
 80029ec:	58000080 	.word	0x58000080
 80029f0:	58024400 	.word	0x58024400
 80029f4:	58000400 	.word	0x58000400
 80029f8:	58020000 	.word	0x58020000
 80029fc:	58020400 	.word	0x58020400
 8002a00:	58020800 	.word	0x58020800
 8002a04:	58020c00 	.word	0x58020c00
 8002a08:	58021000 	.word	0x58021000
 8002a0c:	58021400 	.word	0x58021400
 8002a10:	58021800 	.word	0x58021800
 8002a14:	58021c00 	.word	0x58021c00
 8002a18:	58022000 	.word	0x58022000
 8002a1c:	58022400 	.word	0x58022400
 8002a20:	2300      	movs	r3, #0
 8002a22:	69fa      	ldr	r2, [r7, #28]
 8002a24:	f002 0203 	and.w	r2, r2, #3
 8002a28:	0092      	lsls	r2, r2, #2
 8002a2a:	4093      	lsls	r3, r2
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a32:	4938      	ldr	r1, [pc, #224]	; (8002b14 <HAL_GPIO_Init+0x35c>)
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	089b      	lsrs	r3, r3, #2
 8002a38:	3302      	adds	r3, #2
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d003      	beq.n	8002a64 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002aba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002ac2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002ae8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	3301      	adds	r3, #1
 8002af4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f47f ae63 	bne.w	80027cc <HAL_GPIO_Init+0x14>
  }
}
 8002b06:	bf00      	nop
 8002b08:	bf00      	nop
 8002b0a:	3724      	adds	r7, #36	; 0x24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	58000400 	.word	0x58000400

08002b18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	887b      	ldrh	r3, [r7, #2]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b30:	2301      	movs	r3, #1
 8002b32:	73fb      	strb	r3, [r7, #15]
 8002b34:	e001      	b.n	8002b3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	807b      	strh	r3, [r7, #2]
 8002b54:	4613      	mov	r3, r2
 8002b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b58:	787b      	ldrb	r3, [r7, #1]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b5e:	887a      	ldrh	r2, [r7, #2]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002b64:	e003      	b.n	8002b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002b66:	887b      	ldrh	r3, [r7, #2]
 8002b68:	041a      	lsls	r2, r3, #16
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	619a      	str	r2, [r3, #24]
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8002b80:	4b05      	ldr	r3, [pc, #20]	; (8002b98 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a04      	ldr	r2, [pc, #16]	; (8002b98 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b8a:	6013      	str	r3, [r2, #0]
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	58024800 	.word	0x58024800

08002b9c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002ba4:	4b19      	ldr	r3, [pc, #100]	; (8002c0c <HAL_PWREx_ConfigSupply+0x70>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f003 0304 	and.w	r3, r3, #4
 8002bac:	2b04      	cmp	r3, #4
 8002bae:	d00a      	beq.n	8002bc6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002bb0:	4b16      	ldr	r3, [pc, #88]	; (8002c0c <HAL_PWREx_ConfigSupply+0x70>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d001      	beq.n	8002bc2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e01f      	b.n	8002c02 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	e01d      	b.n	8002c02 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002bc6:	4b11      	ldr	r3, [pc, #68]	; (8002c0c <HAL_PWREx_ConfigSupply+0x70>)
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f023 0207 	bic.w	r2, r3, #7
 8002bce:	490f      	ldr	r1, [pc, #60]	; (8002c0c <HAL_PWREx_ConfigSupply+0x70>)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002bd6:	f7ff fc45 	bl	8002464 <HAL_GetTick>
 8002bda:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002bdc:	e009      	b.n	8002bf2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002bde:	f7ff fc41 	bl	8002464 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bec:	d901      	bls.n	8002bf2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e007      	b.n	8002c02 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002bf2:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_PWREx_ConfigSupply+0x70>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bfe:	d1ee      	bne.n	8002bde <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	58024800 	.word	0x58024800

08002c10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08c      	sub	sp, #48	; 0x30
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e3ff      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 8087 	beq.w	8002d3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c30:	4b99      	ldr	r3, [pc, #612]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002c3a:	4b97      	ldr	r3, [pc, #604]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c42:	2b10      	cmp	r3, #16
 8002c44:	d007      	beq.n	8002c56 <HAL_RCC_OscConfig+0x46>
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	2b18      	cmp	r3, #24
 8002c4a:	d110      	bne.n	8002c6e <HAL_RCC_OscConfig+0x5e>
 8002c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d10b      	bne.n	8002c6e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c56:	4b90      	ldr	r3, [pc, #576]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d06c      	beq.n	8002d3c <HAL_RCC_OscConfig+0x12c>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d168      	bne.n	8002d3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e3d9      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c76:	d106      	bne.n	8002c86 <HAL_RCC_OscConfig+0x76>
 8002c78:	4b87      	ldr	r3, [pc, #540]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a86      	ldr	r2, [pc, #536]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c82:	6013      	str	r3, [r2, #0]
 8002c84:	e02e      	b.n	8002ce4 <HAL_RCC_OscConfig+0xd4>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x98>
 8002c8e:	4b82      	ldr	r3, [pc, #520]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a81      	ldr	r2, [pc, #516]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	4b7f      	ldr	r3, [pc, #508]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a7e      	ldr	r2, [pc, #504]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002ca0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	e01d      	b.n	8002ce4 <HAL_RCC_OscConfig+0xd4>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCC_OscConfig+0xbc>
 8002cb2:	4b79      	ldr	r3, [pc, #484]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a78      	ldr	r2, [pc, #480]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	4b76      	ldr	r3, [pc, #472]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a75      	ldr	r2, [pc, #468]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	e00b      	b.n	8002ce4 <HAL_RCC_OscConfig+0xd4>
 8002ccc:	4b72      	ldr	r3, [pc, #456]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a71      	ldr	r2, [pc, #452]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd6:	6013      	str	r3, [r2, #0]
 8002cd8:	4b6f      	ldr	r3, [pc, #444]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a6e      	ldr	r2, [pc, #440]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d013      	beq.n	8002d14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cec:	f7ff fbba 	bl	8002464 <HAL_GetTick>
 8002cf0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cf4:	f7ff fbb6 	bl	8002464 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b64      	cmp	r3, #100	; 0x64
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e38d      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002d06:	4b64      	ldr	r3, [pc, #400]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f0      	beq.n	8002cf4 <HAL_RCC_OscConfig+0xe4>
 8002d12:	e014      	b.n	8002d3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d14:	f7ff fba6 	bl	8002464 <HAL_GetTick>
 8002d18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d1c:	f7ff fba2 	bl	8002464 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b64      	cmp	r3, #100	; 0x64
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e379      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002d2e:	4b5a      	ldr	r3, [pc, #360]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1f0      	bne.n	8002d1c <HAL_RCC_OscConfig+0x10c>
 8002d3a:	e000      	b.n	8002d3e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 80ae 	beq.w	8002ea8 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d4c:	4b52      	ldr	r3, [pc, #328]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002d4e:	691b      	ldr	r3, [r3, #16]
 8002d50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d54:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d56:	4b50      	ldr	r3, [pc, #320]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d007      	beq.n	8002d72 <HAL_RCC_OscConfig+0x162>
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	2b18      	cmp	r3, #24
 8002d66:	d13a      	bne.n	8002dde <HAL_RCC_OscConfig+0x1ce>
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d135      	bne.n	8002dde <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d72:	4b49      	ldr	r3, [pc, #292]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <HAL_RCC_OscConfig+0x17a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e34b      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8a:	f7ff fb9b 	bl	80024c4 <HAL_GetREVID>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f241 0203 	movw	r2, #4099	; 0x1003
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d817      	bhi.n	8002dc8 <HAL_RCC_OscConfig+0x1b8>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	2b40      	cmp	r3, #64	; 0x40
 8002d9e:	d108      	bne.n	8002db2 <HAL_RCC_OscConfig+0x1a2>
 8002da0:	4b3d      	ldr	r3, [pc, #244]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002da8:	4a3b      	ldr	r2, [pc, #236]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002daa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dae:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002db0:	e07a      	b.n	8002ea8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db2:	4b39      	ldr	r3, [pc, #228]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	031b      	lsls	r3, r3, #12
 8002dc0:	4935      	ldr	r1, [pc, #212]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dc6:	e06f      	b.n	8002ea8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc8:	4b33      	ldr	r3, [pc, #204]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	061b      	lsls	r3, r3, #24
 8002dd6:	4930      	ldr	r1, [pc, #192]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ddc:	e064      	b.n	8002ea8 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d045      	beq.n	8002e72 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002de6:	4b2c      	ldr	r3, [pc, #176]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f023 0219 	bic.w	r2, r3, #25
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	4929      	ldr	r1, [pc, #164]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7ff fb34 	bl	8002464 <HAL_GetTick>
 8002dfc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e00:	f7ff fb30 	bl	8002464 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e307      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e12:	4b21      	ldr	r3, [pc, #132]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0f0      	beq.n	8002e00 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1e:	f7ff fb51 	bl	80024c4 <HAL_GetREVID>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f241 0203 	movw	r2, #4099	; 0x1003
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d817      	bhi.n	8002e5c <HAL_RCC_OscConfig+0x24c>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	2b40      	cmp	r3, #64	; 0x40
 8002e32:	d108      	bne.n	8002e46 <HAL_RCC_OscConfig+0x236>
 8002e34:	4b18      	ldr	r3, [pc, #96]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002e3c:	4a16      	ldr	r2, [pc, #88]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e42:	6053      	str	r3, [r2, #4]
 8002e44:	e030      	b.n	8002ea8 <HAL_RCC_OscConfig+0x298>
 8002e46:	4b14      	ldr	r3, [pc, #80]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	031b      	lsls	r3, r3, #12
 8002e54:	4910      	ldr	r1, [pc, #64]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	604b      	str	r3, [r1, #4]
 8002e5a:	e025      	b.n	8002ea8 <HAL_RCC_OscConfig+0x298>
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	061b      	lsls	r3, r3, #24
 8002e6a:	490b      	ldr	r1, [pc, #44]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	604b      	str	r3, [r1, #4]
 8002e70:	e01a      	b.n	8002ea8 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e72:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a08      	ldr	r2, [pc, #32]	; (8002e98 <HAL_RCC_OscConfig+0x288>)
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7e:	f7ff faf1 	bl	8002464 <HAL_GetTick>
 8002e82:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e84:	e00a      	b.n	8002e9c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e86:	f7ff faed 	bl	8002464 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d903      	bls.n	8002e9c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e2c4      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
 8002e98:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e9c:	4ba4      	ldr	r3, [pc, #656]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1ee      	bne.n	8002e86 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 80a9 	beq.w	8003008 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eb6:	4b9e      	ldr	r3, [pc, #632]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ebe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ec0:	4b9b      	ldr	r3, [pc, #620]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d007      	beq.n	8002edc <HAL_RCC_OscConfig+0x2cc>
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	2b18      	cmp	r3, #24
 8002ed0:	d13a      	bne.n	8002f48 <HAL_RCC_OscConfig+0x338>
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f003 0303 	and.w	r3, r3, #3
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d135      	bne.n	8002f48 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002edc:	4b94      	ldr	r3, [pc, #592]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d005      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x2e4>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	2b80      	cmp	r3, #128	; 0x80
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e296      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ef4:	f7ff fae6 	bl	80024c4 <HAL_GetREVID>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	f241 0203 	movw	r2, #4099	; 0x1003
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d817      	bhi.n	8002f32 <HAL_RCC_OscConfig+0x322>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	d108      	bne.n	8002f1c <HAL_RCC_OscConfig+0x30c>
 8002f0a:	4b89      	ldr	r3, [pc, #548]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002f12:	4a87      	ldr	r2, [pc, #540]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002f18:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f1a:	e075      	b.n	8003008 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f1c:	4b84      	ldr	r3, [pc, #528]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	069b      	lsls	r3, r3, #26
 8002f2a:	4981      	ldr	r1, [pc, #516]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f30:	e06a      	b.n	8003008 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f32:	4b7f      	ldr	r3, [pc, #508]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	061b      	lsls	r3, r3, #24
 8002f40:	497b      	ldr	r1, [pc, #492]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f46:	e05f      	b.n	8003008 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d042      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002f50:	4b77      	ldr	r3, [pc, #476]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a76      	ldr	r2, [pc, #472]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7ff fa82 	bl	8002464 <HAL_GetTick>
 8002f60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002f64:	f7ff fa7e 	bl	8002464 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e255      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f76:	4b6e      	ldr	r3, [pc, #440]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f82:	f7ff fa9f 	bl	80024c4 <HAL_GetREVID>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f241 0203 	movw	r2, #4099	; 0x1003
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d817      	bhi.n	8002fc0 <HAL_RCC_OscConfig+0x3b0>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a1b      	ldr	r3, [r3, #32]
 8002f94:	2b20      	cmp	r3, #32
 8002f96:	d108      	bne.n	8002faa <HAL_RCC_OscConfig+0x39a>
 8002f98:	4b65      	ldr	r3, [pc, #404]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002fa0:	4a63      	ldr	r2, [pc, #396]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fa2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002fa6:	6053      	str	r3, [r2, #4]
 8002fa8:	e02e      	b.n	8003008 <HAL_RCC_OscConfig+0x3f8>
 8002faa:	4b61      	ldr	r3, [pc, #388]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	069b      	lsls	r3, r3, #26
 8002fb8:	495d      	ldr	r1, [pc, #372]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	604b      	str	r3, [r1, #4]
 8002fbe:	e023      	b.n	8003008 <HAL_RCC_OscConfig+0x3f8>
 8002fc0:	4b5b      	ldr	r3, [pc, #364]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	061b      	lsls	r3, r3, #24
 8002fce:	4958      	ldr	r1, [pc, #352]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	60cb      	str	r3, [r1, #12]
 8002fd4:	e018      	b.n	8003008 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002fd6:	4b56      	ldr	r3, [pc, #344]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a55      	ldr	r2, [pc, #340]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002fdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fe0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe2:	f7ff fa3f 	bl	8002464 <HAL_GetTick>
 8002fe6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002fea:	f7ff fa3b 	bl	8002464 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e212      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ffc:	4b4c      	ldr	r3, [pc, #304]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f0      	bne.n	8002fea <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	2b00      	cmp	r3, #0
 8003012:	d036      	beq.n	8003082 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d019      	beq.n	8003050 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800301c:	4b44      	ldr	r3, [pc, #272]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 800301e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003020:	4a43      	ldr	r2, [pc, #268]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7ff fa1c 	bl	8002464 <HAL_GetTick>
 800302c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003030:	f7ff fa18 	bl	8002464 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e1ef      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003042:	4b3b      	ldr	r3, [pc, #236]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8003044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0x420>
 800304e:	e018      	b.n	8003082 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003050:	4b37      	ldr	r3, [pc, #220]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8003052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003054:	4a36      	ldr	r2, [pc, #216]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8003056:	f023 0301 	bic.w	r3, r3, #1
 800305a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305c:	f7ff fa02 	bl	8002464 <HAL_GetTick>
 8003060:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003064:	f7ff f9fe 	bl	8002464 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e1d5      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003076:	4b2e      	ldr	r3, [pc, #184]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8003078:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	2b00      	cmp	r3, #0
 800308c:	d036      	beq.n	80030fc <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d019      	beq.n	80030ca <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003096:	4b26      	ldr	r3, [pc, #152]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a25      	ldr	r2, [pc, #148]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 800309c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030a2:	f7ff f9df 	bl	8002464 <HAL_GetTick>
 80030a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80030aa:	f7ff f9db 	bl	8002464 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e1b2      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030bc:	4b1c      	ldr	r3, [pc, #112]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x49a>
 80030c8:	e018      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030ca:	4b19      	ldr	r3, [pc, #100]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a18      	ldr	r2, [pc, #96]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 80030d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030d4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030d6:	f7ff f9c5 	bl	8002464 <HAL_GetTick>
 80030da:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80030de:	f7ff f9c1 	bl	8002464 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e198      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030f0:	4b0f      	ldr	r3, [pc, #60]	; (8003130 <HAL_RCC_OscConfig+0x520>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f0      	bne.n	80030de <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 8085 	beq.w	8003214 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800310a:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <HAL_RCC_OscConfig+0x524>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a09      	ldr	r2, [pc, #36]	; (8003134 <HAL_RCC_OscConfig+0x524>)
 8003110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003114:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003116:	f7ff f9a5 	bl	8002464 <HAL_GetTick>
 800311a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800311c:	e00c      	b.n	8003138 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800311e:	f7ff f9a1 	bl	8002464 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b64      	cmp	r3, #100	; 0x64
 800312a:	d905      	bls.n	8003138 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e178      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
 8003130:	58024400 	.word	0x58024400
 8003134:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003138:	4b96      	ldr	r3, [pc, #600]	; (8003394 <HAL_RCC_OscConfig+0x784>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0ec      	beq.n	800311e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d106      	bne.n	800315a <HAL_RCC_OscConfig+0x54a>
 800314c:	4b92      	ldr	r3, [pc, #584]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800314e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003150:	4a91      	ldr	r2, [pc, #580]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003152:	f043 0301 	orr.w	r3, r3, #1
 8003156:	6713      	str	r3, [r2, #112]	; 0x70
 8003158:	e02d      	b.n	80031b6 <HAL_RCC_OscConfig+0x5a6>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10c      	bne.n	800317c <HAL_RCC_OscConfig+0x56c>
 8003162:	4b8d      	ldr	r3, [pc, #564]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003166:	4a8c      	ldr	r2, [pc, #560]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003168:	f023 0301 	bic.w	r3, r3, #1
 800316c:	6713      	str	r3, [r2, #112]	; 0x70
 800316e:	4b8a      	ldr	r3, [pc, #552]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003172:	4a89      	ldr	r2, [pc, #548]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003174:	f023 0304 	bic.w	r3, r3, #4
 8003178:	6713      	str	r3, [r2, #112]	; 0x70
 800317a:	e01c      	b.n	80031b6 <HAL_RCC_OscConfig+0x5a6>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b05      	cmp	r3, #5
 8003182:	d10c      	bne.n	800319e <HAL_RCC_OscConfig+0x58e>
 8003184:	4b84      	ldr	r3, [pc, #528]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003188:	4a83      	ldr	r2, [pc, #524]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800318a:	f043 0304 	orr.w	r3, r3, #4
 800318e:	6713      	str	r3, [r2, #112]	; 0x70
 8003190:	4b81      	ldr	r3, [pc, #516]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003194:	4a80      	ldr	r2, [pc, #512]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	6713      	str	r3, [r2, #112]	; 0x70
 800319c:	e00b      	b.n	80031b6 <HAL_RCC_OscConfig+0x5a6>
 800319e:	4b7e      	ldr	r3, [pc, #504]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a2:	4a7d      	ldr	r2, [pc, #500]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80031a4:	f023 0301 	bic.w	r3, r3, #1
 80031a8:	6713      	str	r3, [r2, #112]	; 0x70
 80031aa:	4b7b      	ldr	r3, [pc, #492]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ae:	4a7a      	ldr	r2, [pc, #488]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80031b0:	f023 0304 	bic.w	r3, r3, #4
 80031b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d015      	beq.n	80031ea <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031be:	f7ff f951 	bl	8002464 <HAL_GetTick>
 80031c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031c4:	e00a      	b.n	80031dc <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031c6:	f7ff f94d 	bl	8002464 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e122      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031dc:	4b6e      	ldr	r3, [pc, #440]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80031de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0ee      	beq.n	80031c6 <HAL_RCC_OscConfig+0x5b6>
 80031e8:	e014      	b.n	8003214 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ea:	f7ff f93b 	bl	8002464 <HAL_GetTick>
 80031ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80031f0:	e00a      	b.n	8003208 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f2:	f7ff f937 	bl	8002464 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003200:	4293      	cmp	r3, r2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e10c      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003208:	4b63      	ldr	r3, [pc, #396]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800320a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1ee      	bne.n	80031f2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 8101 	beq.w	8003420 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800321e:	4b5e      	ldr	r3, [pc, #376]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003226:	2b18      	cmp	r3, #24
 8003228:	f000 80bc 	beq.w	80033a4 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003230:	2b02      	cmp	r3, #2
 8003232:	f040 8095 	bne.w	8003360 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003236:	4b58      	ldr	r3, [pc, #352]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a57      	ldr	r2, [pc, #348]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800323c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003240:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003242:	f7ff f90f 	bl	8002464 <HAL_GetTick>
 8003246:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003248:	e008      	b.n	800325c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800324a:	f7ff f90b 	bl	8002464 <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	2b02      	cmp	r3, #2
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e0e2      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800325c:	4b4e      	ldr	r3, [pc, #312]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1f0      	bne.n	800324a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003268:	4b4b      	ldr	r3, [pc, #300]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800326a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800326c:	4b4b      	ldr	r3, [pc, #300]	; (800339c <HAL_RCC_OscConfig+0x78c>)
 800326e:	4013      	ands	r3, r2
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003278:	0112      	lsls	r2, r2, #4
 800327a:	430a      	orrs	r2, r1
 800327c:	4946      	ldr	r1, [pc, #280]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800327e:	4313      	orrs	r3, r2
 8003280:	628b      	str	r3, [r1, #40]	; 0x28
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	3b01      	subs	r3, #1
 8003288:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003290:	3b01      	subs	r3, #1
 8003292:	025b      	lsls	r3, r3, #9
 8003294:	b29b      	uxth	r3, r3
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329c:	3b01      	subs	r3, #1
 800329e:	041b      	lsls	r3, r3, #16
 80032a0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80032a4:	431a      	orrs	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032aa:	3b01      	subs	r3, #1
 80032ac:	061b      	lsls	r3, r3, #24
 80032ae:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80032b2:	4939      	ldr	r1, [pc, #228]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80032b8:	4b37      	ldr	r3, [pc, #220]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	4a36      	ldr	r2, [pc, #216]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032be:	f023 0301 	bic.w	r3, r3, #1
 80032c2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80032c4:	4b34      	ldr	r3, [pc, #208]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032c8:	4b35      	ldr	r3, [pc, #212]	; (80033a0 <HAL_RCC_OscConfig+0x790>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80032d0:	00d2      	lsls	r2, r2, #3
 80032d2:	4931      	ldr	r1, [pc, #196]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80032d8:	4b2f      	ldr	r3, [pc, #188]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	f023 020c 	bic.w	r2, r3, #12
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e4:	492c      	ldr	r1, [pc, #176]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80032ea:	4b2b      	ldr	r3, [pc, #172]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ee:	f023 0202 	bic.w	r2, r3, #2
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	4928      	ldr	r1, [pc, #160]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80032fc:	4b26      	ldr	r3, [pc, #152]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	4a25      	ldr	r2, [pc, #148]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003306:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003308:	4b23      	ldr	r3, [pc, #140]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800330a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330c:	4a22      	ldr	r2, [pc, #136]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800330e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003312:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003314:	4b20      	ldr	r3, [pc, #128]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003318:	4a1f      	ldr	r2, [pc, #124]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800331a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800331e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8003320:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003324:	4a1c      	ldr	r2, [pc, #112]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003326:	f043 0301 	orr.w	r3, r3, #1
 800332a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800332c:	4b1a      	ldr	r3, [pc, #104]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a19      	ldr	r2, [pc, #100]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7ff f894 	bl	8002464 <HAL_GetTick>
 800333c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003340:	f7ff f890 	bl	8002464 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e067      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003352:	4b11      	ldr	r3, [pc, #68]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x730>
 800335e:	e05f      	b.n	8003420 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003360:	4b0d      	ldr	r3, [pc, #52]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a0c      	ldr	r2, [pc, #48]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003366:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800336a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336c:	f7ff f87a 	bl	8002464 <HAL_GetTick>
 8003370:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003374:	f7ff f876 	bl	8002464 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e04d      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003386:	4b04      	ldr	r3, [pc, #16]	; (8003398 <HAL_RCC_OscConfig+0x788>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x764>
 8003392:	e045      	b.n	8003420 <HAL_RCC_OscConfig+0x810>
 8003394:	58024800 	.word	0x58024800
 8003398:	58024400 	.word	0x58024400
 800339c:	fffffc0c 	.word	0xfffffc0c
 80033a0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80033a4:	4b21      	ldr	r3, [pc, #132]	; (800342c <HAL_RCC_OscConfig+0x81c>)
 80033a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80033aa:	4b20      	ldr	r3, [pc, #128]	; (800342c <HAL_RCC_OscConfig+0x81c>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ae:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d031      	beq.n	800341c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	f003 0203 	and.w	r2, r3, #3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d12a      	bne.n	800341c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d122      	bne.n	800341c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d11a      	bne.n	800341c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	0a5b      	lsrs	r3, r3, #9
 80033ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033f2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d111      	bne.n	800341c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	0c1b      	lsrs	r3, r3, #16
 80033fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003404:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003406:	429a      	cmp	r2, r3
 8003408:	d108      	bne.n	800341c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	0e1b      	lsrs	r3, r3, #24
 800340e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003416:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3730      	adds	r7, #48	; 0x30
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	58024400 	.word	0x58024400

08003430 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e19c      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003444:	4b8a      	ldr	r3, [pc, #552]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 030f 	and.w	r3, r3, #15
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d910      	bls.n	8003474 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003452:	4b87      	ldr	r3, [pc, #540]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f023 020f 	bic.w	r2, r3, #15
 800345a:	4985      	ldr	r1, [pc, #532]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	4313      	orrs	r3, r2
 8003460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003462:	4b83      	ldr	r3, [pc, #524]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e184      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b00      	cmp	r3, #0
 800347e:	d010      	beq.n	80034a2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	4b7b      	ldr	r3, [pc, #492]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800348c:	429a      	cmp	r2, r3
 800348e:	d908      	bls.n	80034a2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003490:	4b78      	ldr	r3, [pc, #480]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	4975      	ldr	r1, [pc, #468]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d010      	beq.n	80034d0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	4b70      	ldr	r3, [pc, #448]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d908      	bls.n	80034d0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80034be:	4b6d      	ldr	r3, [pc, #436]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	496a      	ldr	r1, [pc, #424]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0310 	and.w	r3, r3, #16
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d010      	beq.n	80034fe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699a      	ldr	r2, [r3, #24]
 80034e0:	4b64      	ldr	r3, [pc, #400]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d908      	bls.n	80034fe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80034ec:	4b61      	ldr	r3, [pc, #388]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	495e      	ldr	r1, [pc, #376]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0320 	and.w	r3, r3, #32
 8003506:	2b00      	cmp	r3, #0
 8003508:	d010      	beq.n	800352c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	4b59      	ldr	r3, [pc, #356]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003516:	429a      	cmp	r2, r3
 8003518:	d908      	bls.n	800352c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800351a:	4b56      	ldr	r3, [pc, #344]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	4953      	ldr	r1, [pc, #332]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003528:	4313      	orrs	r3, r2
 800352a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d010      	beq.n	800355a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	4b4d      	ldr	r3, [pc, #308]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	429a      	cmp	r2, r3
 8003546:	d908      	bls.n	800355a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003548:	4b4a      	ldr	r3, [pc, #296]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	f023 020f 	bic.w	r2, r3, #15
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4947      	ldr	r1, [pc, #284]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003556:	4313      	orrs	r3, r2
 8003558:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d055      	beq.n	8003612 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003566:	4b43      	ldr	r3, [pc, #268]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	4940      	ldr	r1, [pc, #256]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003574:	4313      	orrs	r3, r2
 8003576:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	2b02      	cmp	r3, #2
 800357e:	d107      	bne.n	8003590 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003580:	4b3c      	ldr	r3, [pc, #240]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d121      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0f6      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b03      	cmp	r3, #3
 8003596:	d107      	bne.n	80035a8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003598:	4b36      	ldr	r3, [pc, #216]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d115      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e0ea      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d107      	bne.n	80035c0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035b0:	4b30      	ldr	r3, [pc, #192]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d109      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e0de      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035c0:	4b2c      	ldr	r3, [pc, #176]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e0d6      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035d0:	4b28      	ldr	r3, [pc, #160]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	f023 0207 	bic.w	r2, r3, #7
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	4925      	ldr	r1, [pc, #148]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e2:	f7fe ff3f 	bl	8002464 <HAL_GetTick>
 80035e6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035e8:	e00a      	b.n	8003600 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ea:	f7fe ff3b 	bl	8002464 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e0be      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003600:	4b1c      	ldr	r3, [pc, #112]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	429a      	cmp	r2, r3
 8003610:	d1eb      	bne.n	80035ea <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d010      	beq.n	8003640 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	429a      	cmp	r2, r3
 800362c:	d208      	bcs.n	8003640 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800362e:	4b11      	ldr	r3, [pc, #68]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	f023 020f 	bic.w	r2, r3, #15
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	490e      	ldr	r1, [pc, #56]	; (8003674 <HAL_RCC_ClockConfig+0x244>)
 800363c:	4313      	orrs	r3, r2
 800363e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003640:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 030f 	and.w	r3, r3, #15
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	429a      	cmp	r2, r3
 800364c:	d214      	bcs.n	8003678 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800364e:	4b08      	ldr	r3, [pc, #32]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f023 020f 	bic.w	r2, r3, #15
 8003656:	4906      	ldr	r1, [pc, #24]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	4313      	orrs	r3, r2
 800365c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800365e:	4b04      	ldr	r3, [pc, #16]	; (8003670 <HAL_RCC_ClockConfig+0x240>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 030f 	and.w	r3, r3, #15
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d005      	beq.n	8003678 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e086      	b.n	800377e <HAL_RCC_ClockConfig+0x34e>
 8003670:	52002000 	.word	0x52002000
 8003674:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0304 	and.w	r3, r3, #4
 8003680:	2b00      	cmp	r3, #0
 8003682:	d010      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	4b3f      	ldr	r3, [pc, #252]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003690:	429a      	cmp	r2, r3
 8003692:	d208      	bcs.n	80036a6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003694:	4b3c      	ldr	r3, [pc, #240]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	4939      	ldr	r1, [pc, #228]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d010      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695a      	ldr	r2, [r3, #20]
 80036b6:	4b34      	ldr	r3, [pc, #208]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80036be:	429a      	cmp	r2, r3
 80036c0:	d208      	bcs.n	80036d4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036c2:	4b31      	ldr	r3, [pc, #196]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	492e      	ldr	r1, [pc, #184]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0310 	and.w	r3, r3, #16
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d010      	beq.n	8003702 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699a      	ldr	r2, [r3, #24]
 80036e4:	4b28      	ldr	r3, [pc, #160]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036e6:	69db      	ldr	r3, [r3, #28]
 80036e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d208      	bcs.n	8003702 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80036f0:	4b25      	ldr	r3, [pc, #148]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036f2:	69db      	ldr	r3, [r3, #28]
 80036f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	4922      	ldr	r1, [pc, #136]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0320 	and.w	r3, r3, #32
 800370a:	2b00      	cmp	r3, #0
 800370c:	d010      	beq.n	8003730 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69da      	ldr	r2, [r3, #28]
 8003712:	4b1d      	ldr	r3, [pc, #116]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800371a:	429a      	cmp	r2, r3
 800371c:	d208      	bcs.n	8003730 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800371e:	4b1a      	ldr	r3, [pc, #104]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	4917      	ldr	r1, [pc, #92]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 800372c:	4313      	orrs	r3, r2
 800372e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003730:	f000 f834 	bl	800379c <HAL_RCC_GetSysClockFreq>
 8003734:	4602      	mov	r2, r0
 8003736:	4b14      	ldr	r3, [pc, #80]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	0a1b      	lsrs	r3, r3, #8
 800373c:	f003 030f 	and.w	r3, r3, #15
 8003740:	4912      	ldr	r1, [pc, #72]	; (800378c <HAL_RCC_ClockConfig+0x35c>)
 8003742:	5ccb      	ldrb	r3, [r1, r3]
 8003744:	f003 031f 	and.w	r3, r3, #31
 8003748:	fa22 f303 	lsr.w	r3, r2, r3
 800374c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800374e:	4b0e      	ldr	r3, [pc, #56]	; (8003788 <HAL_RCC_ClockConfig+0x358>)
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	4a0d      	ldr	r2, [pc, #52]	; (800378c <HAL_RCC_ClockConfig+0x35c>)
 8003758:	5cd3      	ldrb	r3, [r2, r3]
 800375a:	f003 031f 	and.w	r3, r3, #31
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	fa22 f303 	lsr.w	r3, r2, r3
 8003764:	4a0a      	ldr	r2, [pc, #40]	; (8003790 <HAL_RCC_ClockConfig+0x360>)
 8003766:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003768:	4a0a      	ldr	r2, [pc, #40]	; (8003794 <HAL_RCC_ClockConfig+0x364>)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800376e:	4b0a      	ldr	r3, [pc, #40]	; (8003798 <HAL_RCC_ClockConfig+0x368>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7fe fe2c 	bl	80023d0 <HAL_InitTick>
 8003778:	4603      	mov	r3, r0
 800377a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800377c:	7bfb      	ldrb	r3, [r7, #15]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3718      	adds	r7, #24
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	58024400 	.word	0x58024400
 800378c:	080090d0 	.word	0x080090d0
 8003790:	2400009c 	.word	0x2400009c
 8003794:	24000098 	.word	0x24000098
 8003798:	24000090 	.word	0x24000090

0800379c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800379c:	b480      	push	{r7}
 800379e:	b089      	sub	sp, #36	; 0x24
 80037a0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037a2:	4bb3      	ldr	r3, [pc, #716]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037aa:	2b18      	cmp	r3, #24
 80037ac:	f200 8155 	bhi.w	8003a5a <HAL_RCC_GetSysClockFreq+0x2be>
 80037b0:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80037b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b6:	bf00      	nop
 80037b8:	0800381d 	.word	0x0800381d
 80037bc:	08003a5b 	.word	0x08003a5b
 80037c0:	08003a5b 	.word	0x08003a5b
 80037c4:	08003a5b 	.word	0x08003a5b
 80037c8:	08003a5b 	.word	0x08003a5b
 80037cc:	08003a5b 	.word	0x08003a5b
 80037d0:	08003a5b 	.word	0x08003a5b
 80037d4:	08003a5b 	.word	0x08003a5b
 80037d8:	08003843 	.word	0x08003843
 80037dc:	08003a5b 	.word	0x08003a5b
 80037e0:	08003a5b 	.word	0x08003a5b
 80037e4:	08003a5b 	.word	0x08003a5b
 80037e8:	08003a5b 	.word	0x08003a5b
 80037ec:	08003a5b 	.word	0x08003a5b
 80037f0:	08003a5b 	.word	0x08003a5b
 80037f4:	08003a5b 	.word	0x08003a5b
 80037f8:	08003849 	.word	0x08003849
 80037fc:	08003a5b 	.word	0x08003a5b
 8003800:	08003a5b 	.word	0x08003a5b
 8003804:	08003a5b 	.word	0x08003a5b
 8003808:	08003a5b 	.word	0x08003a5b
 800380c:	08003a5b 	.word	0x08003a5b
 8003810:	08003a5b 	.word	0x08003a5b
 8003814:	08003a5b 	.word	0x08003a5b
 8003818:	0800384f 	.word	0x0800384f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800381c:	4b94      	ldr	r3, [pc, #592]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0320 	and.w	r3, r3, #32
 8003824:	2b00      	cmp	r3, #0
 8003826:	d009      	beq.n	800383c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003828:	4b91      	ldr	r3, [pc, #580]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	08db      	lsrs	r3, r3, #3
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	4a90      	ldr	r2, [pc, #576]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003834:	fa22 f303 	lsr.w	r3, r2, r3
 8003838:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800383a:	e111      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800383c:	4b8d      	ldr	r3, [pc, #564]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800383e:	61bb      	str	r3, [r7, #24]
    break;
 8003840:	e10e      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003842:	4b8d      	ldr	r3, [pc, #564]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003844:	61bb      	str	r3, [r7, #24]
    break;
 8003846:	e10b      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003848:	4b8c      	ldr	r3, [pc, #560]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800384a:	61bb      	str	r3, [r7, #24]
    break;
 800384c:	e108      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800384e:	4b88      	ldr	r3, [pc, #544]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003852:	f003 0303 	and.w	r3, r3, #3
 8003856:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003858:	4b85      	ldr	r3, [pc, #532]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	091b      	lsrs	r3, r3, #4
 800385e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003862:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003864:	4b82      	ldr	r3, [pc, #520]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800386e:	4b80      	ldr	r3, [pc, #512]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003872:	08db      	lsrs	r3, r3, #3
 8003874:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	ee07 3a90 	vmov	s15, r3
 8003882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003886:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80e1 	beq.w	8003a54 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2b02      	cmp	r3, #2
 8003896:	f000 8083 	beq.w	80039a0 <HAL_RCC_GetSysClockFreq+0x204>
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b02      	cmp	r3, #2
 800389e:	f200 80a1 	bhi.w	80039e4 <HAL_RCC_GetSysClockFreq+0x248>
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_RCC_GetSysClockFreq+0x114>
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d056      	beq.n	800395c <HAL_RCC_GetSysClockFreq+0x1c0>
 80038ae:	e099      	b.n	80039e4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038b0:	4b6f      	ldr	r3, [pc, #444]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0320 	and.w	r3, r3, #32
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d02d      	beq.n	8003918 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80038bc:	4b6c      	ldr	r3, [pc, #432]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	08db      	lsrs	r3, r3, #3
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	4a6b      	ldr	r2, [pc, #428]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038c8:	fa22 f303 	lsr.w	r3, r2, r3
 80038cc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	ee07 3a90 	vmov	s15, r3
 80038d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	ee07 3a90 	vmov	s15, r3
 80038de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038e6:	4b62      	ldr	r3, [pc, #392]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ee:	ee07 3a90 	vmov	s15, r3
 80038f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80038fa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 80038fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003906:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800390a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800390e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003912:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003916:	e087      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	ee07 3a90 	vmov	s15, r3
 800391e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003922:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003a84 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800392a:	4b51      	ldr	r3, [pc, #324]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003932:	ee07 3a90 	vmov	s15, r3
 8003936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800393a:	ed97 6a02 	vldr	s12, [r7, #8]
 800393e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800394a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800394e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003956:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800395a:	e065      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	ee07 3a90 	vmov	s15, r3
 8003962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003966:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003a88 <HAL_RCC_GetSysClockFreq+0x2ec>
 800396a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800396e:	4b40      	ldr	r3, [pc, #256]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003976:	ee07 3a90 	vmov	s15, r3
 800397a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800397e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003982:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800398a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800398e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800399a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800399e:	e043      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	ee07 3a90 	vmov	s15, r3
 80039a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039aa:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003a8c <HAL_RCC_GetSysClockFreq+0x2f0>
 80039ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039b2:	4b2f      	ldr	r3, [pc, #188]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ba:	ee07 3a90 	vmov	s15, r3
 80039be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80039c6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80039e2:	e021      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	ee07 3a90 	vmov	s15, r3
 80039ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ee:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003a88 <HAL_RCC_GetSysClockFreq+0x2ec>
 80039f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039f6:	4b1e      	ldr	r3, [pc, #120]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039fe:	ee07 3a90 	vmov	s15, r3
 8003a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a0a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003a26:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003a28:	4b11      	ldr	r3, [pc, #68]	; (8003a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2c:	0a5b      	lsrs	r3, r3, #9
 8003a2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a32:	3301      	adds	r3, #1
 8003a34:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	ee07 3a90 	vmov	s15, r3
 8003a3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a40:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a4c:	ee17 3a90 	vmov	r3, s15
 8003a50:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003a52:	e005      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003a54:	2300      	movs	r3, #0
 8003a56:	61bb      	str	r3, [r7, #24]
    break;
 8003a58:	e002      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003a5a:	4b07      	ldr	r3, [pc, #28]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a5c:	61bb      	str	r3, [r7, #24]
    break;
 8003a5e:	bf00      	nop
  }

  return sysclockfreq;
 8003a60:	69bb      	ldr	r3, [r7, #24]
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3724      	adds	r7, #36	; 0x24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	58024400 	.word	0x58024400
 8003a74:	03d09000 	.word	0x03d09000
 8003a78:	003d0900 	.word	0x003d0900
 8003a7c:	017d7840 	.word	0x017d7840
 8003a80:	46000000 	.word	0x46000000
 8003a84:	4c742400 	.word	0x4c742400
 8003a88:	4a742400 	.word	0x4a742400
 8003a8c:	4bbebc20 	.word	0x4bbebc20

08003a90 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a98:	2300      	movs	r3, #0
 8003a9a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d03f      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ab0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003ab4:	d02a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003ab6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003aba:	d824      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003abc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ac0:	d018      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003ac2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ac6:	d81e      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003acc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ad0:	d007      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003ad2:	e018      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ad4:	4bab      	ldr	r3, [pc, #684]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad8:	4aaa      	ldr	r2, [pc, #680]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ade:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003ae0:	e015      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	2102      	movs	r1, #2
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 ff11 	bl	8004910 <RCCEx_PLL2_Config>
 8003aee:	4603      	mov	r3, r0
 8003af0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003af2:	e00c      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3324      	adds	r3, #36	; 0x24
 8003af8:	2102      	movs	r1, #2
 8003afa:	4618      	mov	r0, r3
 8003afc:	f000 ffba 	bl	8004a74 <RCCEx_PLL3_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003b04:	e003      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	75fb      	strb	r3, [r7, #23]
      break;
 8003b0a:	e000      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b0e:	7dfb      	ldrb	r3, [r7, #23]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d109      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003b14:	4b9b      	ldr	r3, [pc, #620]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b20:	4998      	ldr	r1, [pc, #608]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	650b      	str	r3, [r1, #80]	; 0x50
 8003b26:	e001      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b28:	7dfb      	ldrb	r3, [r7, #23]
 8003b2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d03d      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3c:	2b04      	cmp	r3, #4
 8003b3e:	d826      	bhi.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003b40:	a201      	add	r2, pc, #4	; (adr r2, 8003b48 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b46:	bf00      	nop
 8003b48:	08003b5d 	.word	0x08003b5d
 8003b4c:	08003b6b 	.word	0x08003b6b
 8003b50:	08003b7d 	.word	0x08003b7d
 8003b54:	08003b95 	.word	0x08003b95
 8003b58:	08003b95 	.word	0x08003b95
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b5c:	4b89      	ldr	r3, [pc, #548]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b60:	4a88      	ldr	r2, [pc, #544]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b66:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003b68:	e015      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	2100      	movs	r1, #0
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 fecd 	bl	8004910 <RCCEx_PLL2_Config>
 8003b76:	4603      	mov	r3, r0
 8003b78:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003b7a:	e00c      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	3324      	adds	r3, #36	; 0x24
 8003b80:	2100      	movs	r1, #0
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 ff76 	bl	8004a74 <RCCEx_PLL3_Config>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003b8c:	e003      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	75fb      	strb	r3, [r7, #23]
      break;
 8003b92:	e000      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003b94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b96:	7dfb      	ldrb	r3, [r7, #23]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d109      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b9c:	4b79      	ldr	r3, [pc, #484]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ba0:	f023 0207 	bic.w	r2, r3, #7
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba8:	4976      	ldr	r1, [pc, #472]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	650b      	str	r3, [r1, #80]	; 0x50
 8003bae:	e001      	b.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb0:	7dfb      	ldrb	r3, [r7, #23]
 8003bb2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d042      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bc8:	d02b      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bce:	d825      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003bd0:	2bc0      	cmp	r3, #192	; 0xc0
 8003bd2:	d028      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003bd4:	2bc0      	cmp	r3, #192	; 0xc0
 8003bd6:	d821      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003bd8:	2b80      	cmp	r3, #128	; 0x80
 8003bda:	d016      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003bdc:	2b80      	cmp	r3, #128	; 0x80
 8003bde:	d81d      	bhi.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d002      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003be4:	2b40      	cmp	r3, #64	; 0x40
 8003be6:	d007      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003be8:	e018      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bea:	4b66      	ldr	r3, [pc, #408]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bee:	4a65      	ldr	r2, [pc, #404]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003bf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bf4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003bf6:	e017      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fe86 	bl	8004910 <RCCEx_PLL2_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003c08:	e00e      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	3324      	adds	r3, #36	; 0x24
 8003c0e:	2100      	movs	r1, #0
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 ff2f 	bl	8004a74 <RCCEx_PLL3_Config>
 8003c16:	4603      	mov	r3, r0
 8003c18:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003c1a:	e005      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c20:	e002      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003c22:	bf00      	nop
 8003c24:	e000      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003c26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c28:	7dfb      	ldrb	r3, [r7, #23]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d109      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003c2e:	4b55      	ldr	r3, [pc, #340]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c32:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c3a:	4952      	ldr	r1, [pc, #328]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	650b      	str	r3, [r1, #80]	; 0x50
 8003c40:	e001      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c42:	7dfb      	ldrb	r3, [r7, #23]
 8003c44:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d049      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003c58:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c5c:	d030      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003c5e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c62:	d82a      	bhi.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003c64:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003c68:	d02c      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003c6a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003c6e:	d824      	bhi.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003c70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c74:	d018      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003c76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c7a:	d81e      	bhi.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003c80:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c84:	d007      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003c86:	e018      	b.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c88:	4b3e      	ldr	r3, [pc, #248]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	4a3d      	ldr	r2, [pc, #244]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003c94:	e017      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	3304      	adds	r3, #4
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 fe37 	bl	8004910 <RCCEx_PLL2_Config>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003ca6:	e00e      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3324      	adds	r3, #36	; 0x24
 8003cac:	2100      	movs	r1, #0
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fee0 	bl	8004a74 <RCCEx_PLL3_Config>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003cb8:	e005      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	75fb      	strb	r3, [r7, #23]
      break;
 8003cbe:	e002      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003cc0:	bf00      	nop
 8003cc2:	e000      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cc6:	7dfb      	ldrb	r3, [r7, #23]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10a      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003ccc:	4b2d      	ldr	r3, [pc, #180]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003cda:	492a      	ldr	r1, [pc, #168]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	658b      	str	r3, [r1, #88]	; 0x58
 8003ce0:	e001      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce2:	7dfb      	ldrb	r3, [r7, #23]
 8003ce4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d04c      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003cf8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cfc:	d030      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003cfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d02:	d82a      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003d04:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d08:	d02c      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003d0a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d0e:	d824      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003d10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d14:	d018      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003d16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d1a:	d81e      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003d20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d24:	d007      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003d26:	e018      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d28:	4b16      	ldr	r3, [pc, #88]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	4a15      	ldr	r2, [pc, #84]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003d34:	e017      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3304      	adds	r3, #4
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 fde7 	bl	8004910 <RCCEx_PLL2_Config>
 8003d42:	4603      	mov	r3, r0
 8003d44:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003d46:	e00e      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3324      	adds	r3, #36	; 0x24
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fe90 	bl	8004a74 <RCCEx_PLL3_Config>
 8003d54:	4603      	mov	r3, r0
 8003d56:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003d58:	e005      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	75fb      	strb	r3, [r7, #23]
      break;
 8003d5e:	e002      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003d60:	bf00      	nop
 8003d62:	e000      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003d64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d66:	7dfb      	ldrb	r3, [r7, #23]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10d      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003d6c:	4b05      	ldr	r3, [pc, #20]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003d7a:	4902      	ldr	r1, [pc, #8]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	658b      	str	r3, [r1, #88]	; 0x58
 8003d80:	e004      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003d82:	bf00      	nop
 8003d84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d88:	7dfb      	ldrb	r3, [r7, #23]
 8003d8a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d032      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d9c:	2b30      	cmp	r3, #48	; 0x30
 8003d9e:	d01c      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003da0:	2b30      	cmp	r3, #48	; 0x30
 8003da2:	d817      	bhi.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003da4:	2b20      	cmp	r3, #32
 8003da6:	d00c      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003da8:	2b20      	cmp	r3, #32
 8003daa:	d813      	bhi.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d016      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003db0:	2b10      	cmp	r3, #16
 8003db2:	d10f      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003db4:	4baf      	ldr	r3, [pc, #700]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db8:	4aae      	ldr	r2, [pc, #696]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003dba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003dc0:	e00e      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	2102      	movs	r1, #2
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fda1 	bl	8004910 <RCCEx_PLL2_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003dd2:	e005      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	75fb      	strb	r3, [r7, #23]
      break;
 8003dd8:	e002      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003dda:	bf00      	nop
 8003ddc:	e000      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003dde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003de0:	7dfb      	ldrb	r3, [r7, #23]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003de6:	4ba3      	ldr	r3, [pc, #652]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003df2:	49a0      	ldr	r1, [pc, #640]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003df8:	e001      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dfa:	7dfb      	ldrb	r3, [r7, #23]
 8003dfc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d047      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e12:	d030      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8003e14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e18:	d82a      	bhi.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003e1a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003e1e:	d02c      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8003e20:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003e24:	d824      	bhi.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003e26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e2a:	d018      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8003e2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e30:	d81e      	bhi.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d003      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e3a:	d007      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003e3c:	e018      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e3e:	4b8d      	ldr	r3, [pc, #564]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	4a8c      	ldr	r2, [pc, #560]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003e4a:	e017      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	3304      	adds	r3, #4
 8003e50:	2100      	movs	r1, #0
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fd5c 	bl	8004910 <RCCEx_PLL2_Config>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003e5c:	e00e      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	3324      	adds	r3, #36	; 0x24
 8003e62:	2100      	movs	r1, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 fe05 	bl	8004a74 <RCCEx_PLL3_Config>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003e6e:	e005      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	75fb      	strb	r3, [r7, #23]
      break;
 8003e74:	e002      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003e76:	bf00      	nop
 8003e78:	e000      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003e7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e7c:	7dfb      	ldrb	r3, [r7, #23]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d109      	bne.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003e82:	4b7c      	ldr	r3, [pc, #496]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003e84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e86:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8e:	4979      	ldr	r1, [pc, #484]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	650b      	str	r3, [r1, #80]	; 0x50
 8003e94:	e001      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e96:	7dfb      	ldrb	r3, [r7, #23]
 8003e98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d049      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eae:	d02e      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003eb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eb4:	d828      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003eb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003eba:	d02a      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003ebc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ec0:	d822      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ec2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ec6:	d026      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8003ec8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ecc:	d81c      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ece:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ed2:	d010      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8003ed4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ed8:	d816      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d01d      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8003ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee2:	d111      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	2101      	movs	r1, #1
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fd10 	bl	8004910 <RCCEx_PLL2_Config>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003ef4:	e012      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	3324      	adds	r3, #36	; 0x24
 8003efa:	2101      	movs	r1, #1
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fdb9 	bl	8004a74 <RCCEx_PLL3_Config>
 8003f02:	4603      	mov	r3, r0
 8003f04:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003f06:	e009      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f0c:	e006      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003f0e:	bf00      	nop
 8003f10:	e004      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003f12:	bf00      	nop
 8003f14:	e002      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003f16:	bf00      	nop
 8003f18:	e000      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003f1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f1c:	7dfb      	ldrb	r3, [r7, #23]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d109      	bne.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003f22:	4b54      	ldr	r3, [pc, #336]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f26:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f2e:	4951      	ldr	r1, [pc, #324]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	650b      	str	r3, [r1, #80]	; 0x50
 8003f34:	e001      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f36:	7dfb      	ldrb	r3, [r7, #23]
 8003f38:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d04b      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f50:	d02e      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003f52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f56:	d828      	bhi.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f5c:	d02a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f62:	d822      	bhi.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003f64:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f68:	d026      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003f6a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f6e:	d81c      	bhi.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003f70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f74:	d010      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003f76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f7a:	d816      	bhi.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01d      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003f80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f84:	d111      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3304      	adds	r3, #4
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 fcbf 	bl	8004910 <RCCEx_PLL2_Config>
 8003f92:	4603      	mov	r3, r0
 8003f94:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003f96:	e012      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3324      	adds	r3, #36	; 0x24
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fd68 	bl	8004a74 <RCCEx_PLL3_Config>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003fa8:	e009      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	75fb      	strb	r3, [r7, #23]
      break;
 8003fae:	e006      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003fb0:	bf00      	nop
 8003fb2:	e004      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003fb4:	bf00      	nop
 8003fb6:	e002      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003fb8:	bf00      	nop
 8003fba:	e000      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003fbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fbe:	7dfb      	ldrb	r3, [r7, #23]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10a      	bne.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003fc4:	4b2b      	ldr	r3, [pc, #172]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003fd2:	4928      	ldr	r1, [pc, #160]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	658b      	str	r3, [r1, #88]	; 0x58
 8003fd8:	e001      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fda:	7dfb      	ldrb	r3, [r7, #23]
 8003fdc:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d02f      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ff2:	d00e      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003ff4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ff8:	d814      	bhi.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d015      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003ffe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004002:	d10f      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004004:	4b1b      	ldr	r3, [pc, #108]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004008:	4a1a      	ldr	r2, [pc, #104]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800400a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800400e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004010:	e00c      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	3304      	adds	r3, #4
 8004016:	2101      	movs	r1, #1
 8004018:	4618      	mov	r0, r3
 800401a:	f000 fc79 	bl	8004910 <RCCEx_PLL2_Config>
 800401e:	4603      	mov	r3, r0
 8004020:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004022:	e003      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	75fb      	strb	r3, [r7, #23]
      break;
 8004028:	e000      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800402a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800402c:	7dfb      	ldrb	r3, [r7, #23]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d109      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004032:	4b10      	ldr	r3, [pc, #64]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004036:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800403e:	490d      	ldr	r1, [pc, #52]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004040:	4313      	orrs	r3, r2
 8004042:	650b      	str	r3, [r1, #80]	; 0x50
 8004044:	e001      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004046:	7dfb      	ldrb	r3, [r7, #23]
 8004048:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d033      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405a:	2b03      	cmp	r3, #3
 800405c:	d81c      	bhi.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800405e:	a201      	add	r2, pc, #4	; (adr r2, 8004064 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8004060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004064:	0800409f 	.word	0x0800409f
 8004068:	08004079 	.word	0x08004079
 800406c:	08004087 	.word	0x08004087
 8004070:	0800409f 	.word	0x0800409f
 8004074:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004078:	4bb8      	ldr	r3, [pc, #736]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800407a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407c:	4ab7      	ldr	r2, [pc, #732]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800407e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004082:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004084:	e00c      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3304      	adds	r3, #4
 800408a:	2102      	movs	r1, #2
 800408c:	4618      	mov	r0, r3
 800408e:	f000 fc3f 	bl	8004910 <RCCEx_PLL2_Config>
 8004092:	4603      	mov	r3, r0
 8004094:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004096:	e003      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	75fb      	strb	r3, [r7, #23]
      break;
 800409c:	e000      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800409e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040a0:	7dfb      	ldrb	r3, [r7, #23]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80040a6:	4bad      	ldr	r3, [pc, #692]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80040a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040aa:	f023 0203 	bic.w	r2, r3, #3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b2:	49aa      	ldr	r1, [pc, #680]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80040b8:	e001      	b.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ba:	7dfb      	ldrb	r3, [r7, #23]
 80040bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 8086 	beq.w	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040cc:	4ba4      	ldr	r3, [pc, #656]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4aa3      	ldr	r2, [pc, #652]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80040d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040d8:	f7fe f9c4 	bl	8002464 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040de:	e009      	b.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e0:	f7fe f9c0 	bl	8002464 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b64      	cmp	r3, #100	; 0x64
 80040ec:	d902      	bls.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	75fb      	strb	r3, [r7, #23]
        break;
 80040f2:	e005      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040f4:	4b9a      	ldr	r3, [pc, #616]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d0ef      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8004100:	7dfb      	ldrb	r3, [r7, #23]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d166      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004106:	4b95      	ldr	r3, [pc, #596]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004108:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004110:	4053      	eors	r3, r2
 8004112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004116:	2b00      	cmp	r3, #0
 8004118:	d013      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800411a:	4b90      	ldr	r3, [pc, #576]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800411c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800411e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004122:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004124:	4b8d      	ldr	r3, [pc, #564]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004128:	4a8c      	ldr	r2, [pc, #560]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800412a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800412e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004130:	4b8a      	ldr	r3, [pc, #552]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004134:	4a89      	ldr	r2, [pc, #548]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800413a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800413c:	4a87      	ldr	r2, [pc, #540]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800414c:	d115      	bne.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414e:	f7fe f989 	bl	8002464 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004154:	e00b      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f7fe f985 	bl	8002464 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	f241 3288 	movw	r2, #5000	; 0x1388
 8004164:	4293      	cmp	r3, r2
 8004166:	d902      	bls.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	75fb      	strb	r3, [r7, #23]
            break;
 800416c:	e005      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800416e:	4b7b      	ldr	r3, [pc, #492]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0ed      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800417a:	7dfb      	ldrb	r3, [r7, #23]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d126      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800418e:	d10d      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8004190:	4b72      	ldr	r3, [pc, #456]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800419e:	0919      	lsrs	r1, r3, #4
 80041a0:	4b70      	ldr	r3, [pc, #448]	; (8004364 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 80041a2:	400b      	ands	r3, r1
 80041a4:	496d      	ldr	r1, [pc, #436]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	610b      	str	r3, [r1, #16]
 80041aa:	e005      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80041ac:	4b6b      	ldr	r3, [pc, #428]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	4a6a      	ldr	r2, [pc, #424]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80041b2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80041b6:	6113      	str	r3, [r2, #16]
 80041b8:	4b68      	ldr	r3, [pc, #416]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80041ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80041c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c6:	4965      	ldr	r1, [pc, #404]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	670b      	str	r3, [r1, #112]	; 0x70
 80041cc:	e004      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041ce:	7dfb      	ldrb	r3, [r7, #23]
 80041d0:	75bb      	strb	r3, [r7, #22]
 80041d2:	e001      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d4:	7dfb      	ldrb	r3, [r7, #23]
 80041d6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d07e      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041e8:	2b28      	cmp	r3, #40	; 0x28
 80041ea:	d867      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80041ec:	a201      	add	r2, pc, #4	; (adr r2, 80041f4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80041ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f2:	bf00      	nop
 80041f4:	080042c3 	.word	0x080042c3
 80041f8:	080042bd 	.word	0x080042bd
 80041fc:	080042bd 	.word	0x080042bd
 8004200:	080042bd 	.word	0x080042bd
 8004204:	080042bd 	.word	0x080042bd
 8004208:	080042bd 	.word	0x080042bd
 800420c:	080042bd 	.word	0x080042bd
 8004210:	080042bd 	.word	0x080042bd
 8004214:	08004299 	.word	0x08004299
 8004218:	080042bd 	.word	0x080042bd
 800421c:	080042bd 	.word	0x080042bd
 8004220:	080042bd 	.word	0x080042bd
 8004224:	080042bd 	.word	0x080042bd
 8004228:	080042bd 	.word	0x080042bd
 800422c:	080042bd 	.word	0x080042bd
 8004230:	080042bd 	.word	0x080042bd
 8004234:	080042ab 	.word	0x080042ab
 8004238:	080042bd 	.word	0x080042bd
 800423c:	080042bd 	.word	0x080042bd
 8004240:	080042bd 	.word	0x080042bd
 8004244:	080042bd 	.word	0x080042bd
 8004248:	080042bd 	.word	0x080042bd
 800424c:	080042bd 	.word	0x080042bd
 8004250:	080042bd 	.word	0x080042bd
 8004254:	080042c3 	.word	0x080042c3
 8004258:	080042bd 	.word	0x080042bd
 800425c:	080042bd 	.word	0x080042bd
 8004260:	080042bd 	.word	0x080042bd
 8004264:	080042bd 	.word	0x080042bd
 8004268:	080042bd 	.word	0x080042bd
 800426c:	080042bd 	.word	0x080042bd
 8004270:	080042bd 	.word	0x080042bd
 8004274:	080042c3 	.word	0x080042c3
 8004278:	080042bd 	.word	0x080042bd
 800427c:	080042bd 	.word	0x080042bd
 8004280:	080042bd 	.word	0x080042bd
 8004284:	080042bd 	.word	0x080042bd
 8004288:	080042bd 	.word	0x080042bd
 800428c:	080042bd 	.word	0x080042bd
 8004290:	080042bd 	.word	0x080042bd
 8004294:	080042c3 	.word	0x080042c3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	2101      	movs	r1, #1
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 fb36 	bl	8004910 <RCCEx_PLL2_Config>
 80042a4:	4603      	mov	r3, r0
 80042a6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80042a8:	e00c      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3324      	adds	r3, #36	; 0x24
 80042ae:	2101      	movs	r1, #1
 80042b0:	4618      	mov	r0, r3
 80042b2:	f000 fbdf 	bl	8004a74 <RCCEx_PLL3_Config>
 80042b6:	4603      	mov	r3, r0
 80042b8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80042ba:	e003      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	75fb      	strb	r3, [r7, #23]
      break;
 80042c0:	e000      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 80042c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042c4:	7dfb      	ldrb	r3, [r7, #23]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d109      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80042ca:	4b24      	ldr	r3, [pc, #144]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80042cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ce:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042d6:	4921      	ldr	r1, [pc, #132]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	654b      	str	r3, [r1, #84]	; 0x54
 80042dc:	e001      	b.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042de:	7dfb      	ldrb	r3, [r7, #23]
 80042e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d03e      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f2:	2b05      	cmp	r3, #5
 80042f4:	d820      	bhi.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80042f6:	a201      	add	r2, pc, #4	; (adr r2, 80042fc <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80042f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fc:	0800433f 	.word	0x0800433f
 8004300:	08004315 	.word	0x08004315
 8004304:	08004327 	.word	0x08004327
 8004308:	0800433f 	.word	0x0800433f
 800430c:	0800433f 	.word	0x0800433f
 8004310:	0800433f 	.word	0x0800433f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	3304      	adds	r3, #4
 8004318:	2101      	movs	r1, #1
 800431a:	4618      	mov	r0, r3
 800431c:	f000 faf8 	bl	8004910 <RCCEx_PLL2_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004324:	e00c      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	3324      	adds	r3, #36	; 0x24
 800432a:	2101      	movs	r1, #1
 800432c:	4618      	mov	r0, r3
 800432e:	f000 fba1 	bl	8004a74 <RCCEx_PLL3_Config>
 8004332:	4603      	mov	r3, r0
 8004334:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004336:	e003      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	75fb      	strb	r3, [r7, #23]
      break;
 800433c:	e000      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 800433e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004340:	7dfb      	ldrb	r3, [r7, #23]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d110      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004346:	4b05      	ldr	r3, [pc, #20]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434a:	f023 0207 	bic.w	r2, r3, #7
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004352:	4902      	ldr	r1, [pc, #8]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004354:	4313      	orrs	r3, r2
 8004356:	654b      	str	r3, [r1, #84]	; 0x54
 8004358:	e008      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800435a:	bf00      	nop
 800435c:	58024400 	.word	0x58024400
 8004360:	58024800 	.word	0x58024800
 8004364:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004368:	7dfb      	ldrb	r3, [r7, #23]
 800436a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	d039      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437e:	2b05      	cmp	r3, #5
 8004380:	d820      	bhi.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8004382:	a201      	add	r2, pc, #4	; (adr r2, 8004388 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	080043cb 	.word	0x080043cb
 800438c:	080043a1 	.word	0x080043a1
 8004390:	080043b3 	.word	0x080043b3
 8004394:	080043cb 	.word	0x080043cb
 8004398:	080043cb 	.word	0x080043cb
 800439c:	080043cb 	.word	0x080043cb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3304      	adds	r3, #4
 80043a4:	2101      	movs	r1, #1
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fab2 	bl	8004910 <RCCEx_PLL2_Config>
 80043ac:	4603      	mov	r3, r0
 80043ae:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80043b0:	e00c      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3324      	adds	r3, #36	; 0x24
 80043b6:	2101      	movs	r1, #1
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fb5b 	bl	8004a74 <RCCEx_PLL3_Config>
 80043be:	4603      	mov	r3, r0
 80043c0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80043c2:	e003      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	75fb      	strb	r3, [r7, #23]
      break;
 80043c8:	e000      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 80043ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043cc:	7dfb      	ldrb	r3, [r7, #23]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10a      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043d2:	4bb7      	ldr	r3, [pc, #732]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80043d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043d6:	f023 0207 	bic.w	r2, r3, #7
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e0:	49b3      	ldr	r1, [pc, #716]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	658b      	str	r3, [r1, #88]	; 0x58
 80043e6:	e001      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e8:	7dfb      	ldrb	r3, [r7, #23]
 80043ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0320 	and.w	r3, r3, #32
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d04b      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004402:	d02e      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8004404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004408:	d828      	bhi.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800440a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800440e:	d02a      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8004410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004414:	d822      	bhi.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004416:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800441a:	d026      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800441c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004420:	d81c      	bhi.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004426:	d010      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8004428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800442c:	d816      	bhi.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800442e:	2b00      	cmp	r3, #0
 8004430:	d01d      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004432:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004436:	d111      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	3304      	adds	r3, #4
 800443c:	2100      	movs	r1, #0
 800443e:	4618      	mov	r0, r3
 8004440:	f000 fa66 	bl	8004910 <RCCEx_PLL2_Config>
 8004444:	4603      	mov	r3, r0
 8004446:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004448:	e012      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	3324      	adds	r3, #36	; 0x24
 800444e:	2102      	movs	r1, #2
 8004450:	4618      	mov	r0, r3
 8004452:	f000 fb0f 	bl	8004a74 <RCCEx_PLL3_Config>
 8004456:	4603      	mov	r3, r0
 8004458:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800445a:	e009      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	75fb      	strb	r3, [r7, #23]
      break;
 8004460:	e006      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004462:	bf00      	nop
 8004464:	e004      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004466:	bf00      	nop
 8004468:	e002      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800446a:	bf00      	nop
 800446c:	e000      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800446e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004470:	7dfb      	ldrb	r3, [r7, #23]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10a      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004476:	4b8e      	ldr	r3, [pc, #568]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004484:	498a      	ldr	r1, [pc, #552]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004486:	4313      	orrs	r3, r2
 8004488:	654b      	str	r3, [r1, #84]	; 0x54
 800448a:	e001      	b.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800448c:	7dfb      	ldrb	r3, [r7, #23]
 800448e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004498:	2b00      	cmp	r3, #0
 800449a:	d04b      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044a2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80044a6:	d02e      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 80044a8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80044ac:	d828      	bhi.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80044ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b2:	d02a      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80044b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b8:	d822      	bhi.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80044ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044be:	d026      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80044c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044c4:	d81c      	bhi.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80044c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044ca:	d010      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80044cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044d0:	d816      	bhi.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d01d      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80044d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044da:	d111      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3304      	adds	r3, #4
 80044e0:	2100      	movs	r1, #0
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fa14 	bl	8004910 <RCCEx_PLL2_Config>
 80044e8:	4603      	mov	r3, r0
 80044ea:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80044ec:	e012      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	3324      	adds	r3, #36	; 0x24
 80044f2:	2102      	movs	r1, #2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fabd 	bl	8004a74 <RCCEx_PLL3_Config>
 80044fa:	4603      	mov	r3, r0
 80044fc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80044fe:	e009      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	75fb      	strb	r3, [r7, #23]
      break;
 8004504:	e006      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004506:	bf00      	nop
 8004508:	e004      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800450a:	bf00      	nop
 800450c:	e002      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800450e:	bf00      	nop
 8004510:	e000      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004512:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004514:	7dfb      	ldrb	r3, [r7, #23]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10a      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800451a:	4b65      	ldr	r3, [pc, #404]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800451c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800451e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004528:	4961      	ldr	r1, [pc, #388]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800452a:	4313      	orrs	r3, r2
 800452c:	658b      	str	r3, [r1, #88]	; 0x58
 800452e:	e001      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	7dfb      	ldrb	r3, [r7, #23]
 8004532:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453c:	2b00      	cmp	r3, #0
 800453e:	d04b      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004546:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800454a:	d02e      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800454c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004550:	d828      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004552:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004556:	d02a      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8004558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800455c:	d822      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800455e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004562:	d026      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8004564:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004568:	d81c      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800456a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800456e:	d010      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8004570:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004574:	d816      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004576:	2b00      	cmp	r3, #0
 8004578:	d01d      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800457a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800457e:	d111      	bne.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3304      	adds	r3, #4
 8004584:	2100      	movs	r1, #0
 8004586:	4618      	mov	r0, r3
 8004588:	f000 f9c2 	bl	8004910 <RCCEx_PLL2_Config>
 800458c:	4603      	mov	r3, r0
 800458e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004590:	e012      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3324      	adds	r3, #36	; 0x24
 8004596:	2102      	movs	r1, #2
 8004598:	4618      	mov	r0, r3
 800459a:	f000 fa6b 	bl	8004a74 <RCCEx_PLL3_Config>
 800459e:	4603      	mov	r3, r0
 80045a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80045a2:	e009      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	75fb      	strb	r3, [r7, #23]
      break;
 80045a8:	e006      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80045aa:	bf00      	nop
 80045ac:	e004      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80045ae:	bf00      	nop
 80045b0:	e002      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80045b2:	bf00      	nop
 80045b4:	e000      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80045b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045b8:	7dfb      	ldrb	r3, [r7, #23]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10a      	bne.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80045be:	4b3c      	ldr	r3, [pc, #240]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80045cc:	4938      	ldr	r1, [pc, #224]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	658b      	str	r3, [r1, #88]	; 0x58
 80045d2:	e001      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d4:	7dfb      	ldrb	r3, [r7, #23]
 80045d6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0308 	and.w	r3, r3, #8
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d01a      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ee:	d10a      	bne.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3324      	adds	r3, #36	; 0x24
 80045f4:	2102      	movs	r1, #2
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 fa3c 	bl	8004a74 <RCCEx_PLL3_Config>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004606:	4b2a      	ldr	r3, [pc, #168]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004614:	4926      	ldr	r1, [pc, #152]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004616:	4313      	orrs	r3, r2
 8004618:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0310 	and.w	r3, r3, #16
 8004622:	2b00      	cmp	r3, #0
 8004624:	d01a      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800462c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004630:	d10a      	bne.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	3324      	adds	r3, #36	; 0x24
 8004636:	2102      	movs	r1, #2
 8004638:	4618      	mov	r0, r3
 800463a:	f000 fa1b 	bl	8004a74 <RCCEx_PLL3_Config>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004648:	4b19      	ldr	r3, [pc, #100]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800464a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004656:	4916      	ldr	r1, [pc, #88]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004658:	4313      	orrs	r3, r2
 800465a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d036      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800466e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004672:	d01f      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004674:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004678:	d817      	bhi.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800467e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004682:	d009      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004684:	e011      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	3304      	adds	r3, #4
 800468a:	2100      	movs	r1, #0
 800468c:	4618      	mov	r0, r3
 800468e:	f000 f93f 	bl	8004910 <RCCEx_PLL2_Config>
 8004692:	4603      	mov	r3, r0
 8004694:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004696:	e00e      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3324      	adds	r3, #36	; 0x24
 800469c:	2102      	movs	r1, #2
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 f9e8 	bl	8004a74 <RCCEx_PLL3_Config>
 80046a4:	4603      	mov	r3, r0
 80046a6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80046a8:	e005      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	75fb      	strb	r3, [r7, #23]
      break;
 80046ae:	e002      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 80046b0:	58024400 	.word	0x58024400
      break;
 80046b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046b6:	7dfb      	ldrb	r3, [r7, #23]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10a      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046bc:	4b93      	ldr	r3, [pc, #588]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80046be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80046ca:	4990      	ldr	r1, [pc, #576]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	658b      	str	r3, [r1, #88]	; 0x58
 80046d0:	e001      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d2:	7dfb      	ldrb	r3, [r7, #23]
 80046d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d033      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046ec:	d01c      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80046ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046f2:	d816      	bhi.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80046f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046f8:	d003      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80046fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046fe:	d007      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8004700:	e00f      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004702:	4b82      	ldr	r3, [pc, #520]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004706:	4a81      	ldr	r2, [pc, #516]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800470c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800470e:	e00c      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3324      	adds	r3, #36	; 0x24
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f000 f9ac 	bl	8004a74 <RCCEx_PLL3_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004720:	e003      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
      break;
 8004726:	e000      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8004728:	bf00      	nop
    }

    if(ret == HAL_OK)
 800472a:	7dfb      	ldrb	r3, [r7, #23]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10a      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004730:	4b76      	ldr	r3, [pc, #472]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004734:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800473e:	4973      	ldr	r1, [pc, #460]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004740:	4313      	orrs	r3, r2
 8004742:	654b      	str	r3, [r1, #84]	; 0x54
 8004744:	e001      	b.n	800474a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004746:	7dfb      	ldrb	r3, [r7, #23]
 8004748:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d029      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800475e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004762:	d007      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8004764:	e00f      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004766:	4b69      	ldr	r3, [pc, #420]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476a:	4a68      	ldr	r2, [pc, #416]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800476c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004770:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004772:	e00b      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3304      	adds	r3, #4
 8004778:	2102      	movs	r1, #2
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f8c8 	bl	8004910 <RCCEx_PLL2_Config>
 8004780:	4603      	mov	r3, r0
 8004782:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004784:	e002      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	75fb      	strb	r3, [r7, #23]
      break;
 800478a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800478c:	7dfb      	ldrb	r3, [r7, #23]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d109      	bne.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004792:	4b5e      	ldr	r3, [pc, #376]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004796:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479e:	495b      	ldr	r1, [pc, #364]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80047a4:	e001      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a6:	7dfb      	ldrb	r3, [r7, #23]
 80047a8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	3324      	adds	r3, #36	; 0x24
 80047ba:	2102      	movs	r1, #2
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 f959 	bl	8004a74 <RCCEx_PLL3_Config>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d030      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047e0:	d017      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80047e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047e6:	d811      	bhi.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80047e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047ec:	d013      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80047ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047f2:	d80b      	bhi.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d010      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80047f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047fc:	d106      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047fe:	4b43      	ldr	r3, [pc, #268]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004802:	4a42      	ldr	r2, [pc, #264]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004808:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800480a:	e007      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	75fb      	strb	r3, [r7, #23]
      break;
 8004810:	e004      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004812:	bf00      	nop
 8004814:	e002      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004816:	bf00      	nop
 8004818:	e000      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800481a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800481c:	7dfb      	ldrb	r3, [r7, #23]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d109      	bne.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004822:	4b3a      	ldr	r3, [pc, #232]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004826:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800482e:	4937      	ldr	r1, [pc, #220]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004830:	4313      	orrs	r3, r2
 8004832:	654b      	str	r3, [r1, #84]	; 0x54
 8004834:	e001      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004836:	7dfb      	ldrb	r3, [r7, #23]
 8004838:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d008      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004846:	4b31      	ldr	r3, [pc, #196]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800484a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004852:	492e      	ldr	r1, [pc, #184]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004854:	4313      	orrs	r3, r2
 8004856:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d009      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004864:	4b29      	ldr	r3, [pc, #164]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004866:	691b      	ldr	r3, [r3, #16]
 8004868:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004872:	4926      	ldr	r1, [pc, #152]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004874:	4313      	orrs	r3, r2
 8004876:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d008      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004884:	4b21      	ldr	r3, [pc, #132]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004888:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004890:	491e      	ldr	r1, [pc, #120]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004892:	4313      	orrs	r3, r2
 8004894:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00d      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80048a2:	4b1a      	ldr	r3, [pc, #104]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	4a19      	ldr	r2, [pc, #100]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048ac:	6113      	str	r3, [r2, #16]
 80048ae:	4b17      	ldr	r3, [pc, #92]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80048b8:	4914      	ldr	r1, [pc, #80]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	da08      	bge.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80048c6:	4b11      	ldr	r3, [pc, #68]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048d2:	490e      	ldr	r1, [pc, #56]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d009      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80048e4:	4b09      	ldr	r3, [pc, #36]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f2:	4906      	ldr	r1, [pc, #24]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80048f8:	7dbb      	ldrb	r3, [r7, #22]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80048fe:	2300      	movs	r3, #0
 8004900:	e000      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
}
 8004904:	4618      	mov	r0, r3
 8004906:	3718      	adds	r7, #24
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	58024400 	.word	0x58024400

08004910 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800491a:	2300      	movs	r3, #0
 800491c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800491e:	4b53      	ldr	r3, [pc, #332]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	f003 0303 	and.w	r3, r3, #3
 8004926:	2b03      	cmp	r3, #3
 8004928:	d101      	bne.n	800492e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e099      	b.n	8004a62 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800492e:	4b4f      	ldr	r3, [pc, #316]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a4e      	ldr	r2, [pc, #312]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004934:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004938:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800493a:	f7fd fd93 	bl	8002464 <HAL_GetTick>
 800493e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004940:	e008      	b.n	8004954 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004942:	f7fd fd8f 	bl	8002464 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d901      	bls.n	8004954 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e086      	b.n	8004a62 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004954:	4b45      	ldr	r3, [pc, #276]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1f0      	bne.n	8004942 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004960:	4b42      	ldr	r3, [pc, #264]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004964:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	031b      	lsls	r3, r3, #12
 800496e:	493f      	ldr	r1, [pc, #252]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004970:	4313      	orrs	r3, r2
 8004972:	628b      	str	r3, [r1, #40]	; 0x28
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	3b01      	subs	r3, #1
 800497a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	3b01      	subs	r3, #1
 8004984:	025b      	lsls	r3, r3, #9
 8004986:	b29b      	uxth	r3, r3
 8004988:	431a      	orrs	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	3b01      	subs	r3, #1
 8004990:	041b      	lsls	r3, r3, #16
 8004992:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	3b01      	subs	r3, #1
 800499e:	061b      	lsls	r3, r3, #24
 80049a0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80049a4:	4931      	ldr	r1, [pc, #196]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80049aa:	4b30      	ldr	r3, [pc, #192]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	492d      	ldr	r1, [pc, #180]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80049bc:	4b2b      	ldr	r3, [pc, #172]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c0:	f023 0220 	bic.w	r2, r3, #32
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	4928      	ldr	r1, [pc, #160]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80049ce:	4b27      	ldr	r3, [pc, #156]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d2:	4a26      	ldr	r2, [pc, #152]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049d4:	f023 0310 	bic.w	r3, r3, #16
 80049d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80049da:	4b24      	ldr	r3, [pc, #144]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049de:	4b24      	ldr	r3, [pc, #144]	; (8004a70 <RCCEx_PLL2_Config+0x160>)
 80049e0:	4013      	ands	r3, r2
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	69d2      	ldr	r2, [r2, #28]
 80049e6:	00d2      	lsls	r2, r2, #3
 80049e8:	4920      	ldr	r1, [pc, #128]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80049ee:	4b1f      	ldr	r3, [pc, #124]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f2:	4a1e      	ldr	r2, [pc, #120]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 80049f4:	f043 0310 	orr.w	r3, r3, #16
 80049f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d106      	bne.n	8004a0e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004a00:	4b1a      	ldr	r3, [pc, #104]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a04:	4a19      	ldr	r2, [pc, #100]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004a0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004a0c:	e00f      	b.n	8004a2e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d106      	bne.n	8004a22 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004a14:	4b15      	ldr	r3, [pc, #84]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a18:	4a14      	ldr	r2, [pc, #80]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004a20:	e005      	b.n	8004a2e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004a22:	4b12      	ldr	r3, [pc, #72]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a26:	4a11      	ldr	r2, [pc, #68]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a2c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004a2e:	4b0f      	ldr	r3, [pc, #60]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a0e      	ldr	r2, [pc, #56]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a3a:	f7fd fd13 	bl	8002464 <HAL_GetTick>
 8004a3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004a40:	e008      	b.n	8004a54 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004a42:	f7fd fd0f 	bl	8002464 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d901      	bls.n	8004a54 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e006      	b.n	8004a62 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004a54:	4b05      	ldr	r3, [pc, #20]	; (8004a6c <RCCEx_PLL2_Config+0x15c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0f0      	beq.n	8004a42 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	58024400 	.word	0x58024400
 8004a70:	ffff0007 	.word	0xffff0007

08004a74 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a82:	4b53      	ldr	r3, [pc, #332]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	2b03      	cmp	r3, #3
 8004a8c:	d101      	bne.n	8004a92 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e099      	b.n	8004bc6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004a92:	4b4f      	ldr	r3, [pc, #316]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a4e      	ldr	r2, [pc, #312]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9e:	f7fd fce1 	bl	8002464 <HAL_GetTick>
 8004aa2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004aa4:	e008      	b.n	8004ab8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004aa6:	f7fd fcdd 	bl	8002464 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d901      	bls.n	8004ab8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e086      	b.n	8004bc6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ab8:	4b45      	ldr	r3, [pc, #276]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1f0      	bne.n	8004aa6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ac4:	4b42      	ldr	r3, [pc, #264]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	051b      	lsls	r3, r3, #20
 8004ad2:	493f      	ldr	r1, [pc, #252]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	628b      	str	r3, [r1, #40]	; 0x28
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	3b01      	subs	r3, #1
 8004ade:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	025b      	lsls	r3, r3, #9
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	431a      	orrs	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	041b      	lsls	r3, r3, #16
 8004af6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	3b01      	subs	r3, #1
 8004b02:	061b      	lsls	r3, r3, #24
 8004b04:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004b08:	4931      	ldr	r1, [pc, #196]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004b0e:	4b30      	ldr	r3, [pc, #192]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b12:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	492d      	ldr	r1, [pc, #180]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004b20:	4b2b      	ldr	r3, [pc, #172]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	4928      	ldr	r1, [pc, #160]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004b32:	4b27      	ldr	r3, [pc, #156]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b36:	4a26      	ldr	r2, [pc, #152]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b3c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004b3e:	4b24      	ldr	r3, [pc, #144]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b42:	4b24      	ldr	r3, [pc, #144]	; (8004bd4 <RCCEx_PLL3_Config+0x160>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	69d2      	ldr	r2, [r2, #28]
 8004b4a:	00d2      	lsls	r2, r2, #3
 8004b4c:	4920      	ldr	r1, [pc, #128]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004b52:	4b1f      	ldr	r3, [pc, #124]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b56:	4a1e      	ldr	r2, [pc, #120]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b5c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d106      	bne.n	8004b72 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004b64:	4b1a      	ldr	r3, [pc, #104]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b68:	4a19      	ldr	r2, [pc, #100]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b6e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b70:	e00f      	b.n	8004b92 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d106      	bne.n	8004b86 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004b78:	4b15      	ldr	r3, [pc, #84]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7c:	4a14      	ldr	r2, [pc, #80]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b7e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004b82:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b84:	e005      	b.n	8004b92 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004b86:	4b12      	ldr	r3, [pc, #72]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8a:	4a11      	ldr	r2, [pc, #68]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b8c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b90:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004b92:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a0e      	ldr	r2, [pc, #56]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b9e:	f7fd fc61 	bl	8002464 <HAL_GetTick>
 8004ba2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004ba4:	e008      	b.n	8004bb8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004ba6:	f7fd fc5d 	bl	8002464 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e006      	b.n	8004bc6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004bb8:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <RCCEx_PLL3_Config+0x15c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0f0      	beq.n	8004ba6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	58024400 	.word	0x58024400
 8004bd4:	ffff0007 	.word	0xffff0007

08004bd8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d067      	beq.n	8004cba <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d106      	bne.n	8004c04 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f002 fdb8 	bl	8007774 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	22ca      	movs	r2, #202	; 0xca
 8004c12:	625a      	str	r2, [r3, #36]	; 0x24
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2253      	movs	r2, #83	; 0x53
 8004c1a:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 fa49 	bl	80050b4 <RTC_EnterInitMode>
 8004c22:	4603      	mov	r3, r0
 8004c24:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d13b      	bne.n	8004ca4 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6899      	ldr	r1, [r3, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	4b23      	ldr	r3, [pc, #140]	; (8004cc4 <HAL_RTC_Init+0xec>)
 8004c38:	400b      	ands	r3, r1
 8004c3a:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6899      	ldr	r1, [r3, #8]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	431a      	orrs	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	0419      	lsls	r1, r3, #16
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68da      	ldr	r2, [r3, #12]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 fa51 	bl	8005114 <RTC_ExitInitMode>
 8004c72:	4603      	mov	r3, r0
 8004c74:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d113      	bne.n	8004ca4 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0203 	bic.w	r2, r2, #3
 8004c8a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69da      	ldr	r2, [r3, #28]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	22ff      	movs	r2, #255	; 0xff
 8004caa:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d103      	bne.n	8004cba <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 8004cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	ff8fffbf 	.word	0xff8fffbf

08004cc8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004cc8:	b590      	push	{r4, r7, lr}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d101      	bne.n	8004ce2 <HAL_RTC_SetTime+0x1a>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e089      	b.n	8004df6 <HAL_RTC_SetTime+0x12e>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2202      	movs	r2, #2
 8004cee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	22ca      	movs	r2, #202	; 0xca
 8004cf8:	625a      	str	r2, [r3, #36]	; 0x24
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2253      	movs	r2, #83	; 0x53
 8004d00:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 f9d6 	bl	80050b4 <RTC_EnterInitMode>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004d0c:	7cfb      	ldrb	r3, [r7, #19]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d161      	bne.n	8004dd6 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d126      	bne.n	8004d66 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d102      	bne.n	8004d2c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fa2d 	bl	8005190 <RTC_ByteToBcd2>
 8004d36:	4603      	mov	r3, r0
 8004d38:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	785b      	ldrb	r3, [r3, #1]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fa26 	bl	8005190 <RTC_ByteToBcd2>
 8004d44:	4603      	mov	r3, r0
 8004d46:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d48:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	789b      	ldrb	r3, [r3, #2]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fa1e 	bl	8005190 <RTC_ByteToBcd2>
 8004d54:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d56:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	78db      	ldrb	r3, [r3, #3]
 8004d5e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	e018      	b.n	8004d98 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d102      	bne.n	8004d7a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2200      	movs	r2, #0
 8004d78:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	785b      	ldrb	r3, [r3, #1]
 8004d84:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d86:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d8c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	78db      	ldrb	r3, [r3, #3]
 8004d92:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d94:	4313      	orrs	r3, r2
 8004d96:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	6979      	ldr	r1, [r7, #20]
 8004d9e:	4b18      	ldr	r3, [pc, #96]	; (8004e00 <HAL_RTC_SetTime+0x138>)
 8004da0:	400b      	ands	r3, r1
 8004da2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689a      	ldr	r2, [r3, #8]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004db2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6899      	ldr	r1, [r3, #8]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f000 f9a1 	bl	8005114 <RTC_ExitInitMode>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	22ff      	movs	r2, #255	; 0xff
 8004ddc:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004dde:	7cfb      	ldrb	r3, [r7, #19]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d103      	bne.n	8004dec <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004df4:	7cfb      	ldrb	r3, [r7, #19]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd90      	pop	{r4, r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	007f7f7f 	.word	0x007f7f7f

08004e04 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	4b22      	ldr	r3, [pc, #136]	; (8004eb8 <HAL_RTC_GetTime+0xb4>)
 8004e30:	4013      	ands	r3, r2
 8004e32:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	0c1b      	lsrs	r3, r3, #16
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	0a1b      	lsrs	r3, r3, #8
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e4e:	b2da      	uxtb	r2, r3
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	0d9b      	lsrs	r3, r3, #22
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d11a      	bne.n	8004eae <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 f9a7 	bl	80051d0 <RTC_Bcd2ToByte>
 8004e82:	4603      	mov	r3, r0
 8004e84:	461a      	mov	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	785b      	ldrb	r3, [r3, #1]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f000 f99e 	bl	80051d0 <RTC_Bcd2ToByte>
 8004e94:	4603      	mov	r3, r0
 8004e96:	461a      	mov	r2, r3
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	789b      	ldrb	r3, [r3, #2]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 f995 	bl	80051d0 <RTC_Bcd2ToByte>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3718      	adds	r7, #24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	007f7f7f 	.word	0x007f7f7f

08004ebc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d101      	bne.n	8004ed6 <HAL_RTC_SetDate+0x1a>
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	e073      	b.n	8004fbe <HAL_RTC_SetDate+0x102>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10e      	bne.n	8004f0a <HAL_RTC_SetDate+0x4e>
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	785b      	ldrb	r3, [r3, #1]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d008      	beq.n	8004f0a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	785b      	ldrb	r3, [r3, #1]
 8004efc:	f023 0310 	bic.w	r3, r3, #16
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	330a      	adds	r3, #10
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d11c      	bne.n	8004f4a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	78db      	ldrb	r3, [r3, #3]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 f93b 	bl	8005190 <RTC_ByteToBcd2>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	785b      	ldrb	r3, [r3, #1]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 f934 	bl	8005190 <RTC_ByteToBcd2>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f2c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	789b      	ldrb	r3, [r3, #2]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f000 f92c 	bl	8005190 <RTC_ByteToBcd2>
 8004f38:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f3a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f44:	4313      	orrs	r3, r2
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	e00e      	b.n	8004f68 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	78db      	ldrb	r3, [r3, #3]
 8004f4e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	785b      	ldrb	r3, [r3, #1]
 8004f54:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004f56:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004f5c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004f64:	4313      	orrs	r3, r2
 8004f66:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	22ca      	movs	r2, #202	; 0xca
 8004f6e:	625a      	str	r2, [r3, #36]	; 0x24
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2253      	movs	r2, #83	; 0x53
 8004f76:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 f89b 	bl	80050b4 <RTC_EnterInitMode>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004f82:	7cfb      	ldrb	r3, [r7, #19]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10a      	bne.n	8004f9e <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	6979      	ldr	r1, [r7, #20]
 8004f8e:	4b0e      	ldr	r3, [pc, #56]	; (8004fc8 <HAL_RTC_SetDate+0x10c>)
 8004f90:	400b      	ands	r3, r1
 8004f92:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 f8bd 	bl	8005114 <RTC_ExitInitMode>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	22ff      	movs	r2, #255	; 0xff
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004fa6:	7cfb      	ldrb	r3, [r7, #19]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d103      	bne.n	8004fb4 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004fbc:	7cfb      	ldrb	r3, [r7, #19]


}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	371c      	adds	r7, #28
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd90      	pop	{r4, r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	00ffff3f 	.word	0x00ffff3f

08004fcc <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	4b21      	ldr	r3, [pc, #132]	; (8005064 <HAL_RTC_GetDate+0x98>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	0c1b      	lsrs	r3, r3, #16
 8004fe8:	b2da      	uxtb	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	0a1b      	lsrs	r3, r3, #8
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	f003 031f 	and.w	r3, r3, #31
 8004ff8:	b2da      	uxtb	r2, r3
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	b2db      	uxtb	r3, r3
 8005002:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005006:	b2da      	uxtb	r2, r3
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	0b5b      	lsrs	r3, r3, #13
 8005010:	b2db      	uxtb	r3, r3
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	b2da      	uxtb	r2, r3
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d11a      	bne.n	8005058 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	78db      	ldrb	r3, [r3, #3]
 8005026:	4618      	mov	r0, r3
 8005028:	f000 f8d2 	bl	80051d0 <RTC_Bcd2ToByte>
 800502c:	4603      	mov	r3, r0
 800502e:	461a      	mov	r2, r3
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	785b      	ldrb	r3, [r3, #1]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 f8c9 	bl	80051d0 <RTC_Bcd2ToByte>
 800503e:	4603      	mov	r3, r0
 8005040:	461a      	mov	r2, r3
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	789b      	ldrb	r3, [r3, #2]
 800504a:	4618      	mov	r0, r3
 800504c:	f000 f8c0 	bl	80051d0 <RTC_Bcd2ToByte>
 8005050:	4603      	mov	r3, r0
 8005052:	461a      	mov	r2, r3
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3718      	adds	r7, #24
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	00ffff3f 	.word	0x00ffff3f

08005068 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68da      	ldr	r2, [r3, #12]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800507e:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8005080:	f7fd f9f0 	bl	8002464 <HAL_GetTick>
 8005084:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005086:	e009      	b.n	800509c <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005088:	f7fd f9ec 	bl	8002464 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005096:	d901      	bls.n	800509c <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e007      	b.n	80050ac <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	f003 0320 	and.w	r3, r3, #32
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d0ee      	beq.n	8005088 <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d11d      	bne.n	800510a <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f04f 32ff 	mov.w	r2, #4294967295
 80050d6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80050d8:	f7fd f9c4 	bl	8002464 <HAL_GetTick>
 80050dc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80050de:	e00d      	b.n	80050fc <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80050e0:	f7fd f9c0 	bl	8002464 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050ee:	d905      	bls.n	80050fc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2203      	movs	r2, #3
 80050f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0ea      	beq.n	80050e0 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 800510a:	7bfb      	ldrb	r3, [r7, #15]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800511c:	2300      	movs	r3, #0
 800511e:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8005120:	4b1a      	ldr	r3, [pc, #104]	; (800518c <RTC_ExitInitMode+0x78>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	4a19      	ldr	r2, [pc, #100]	; (800518c <RTC_ExitInitMode+0x78>)
 8005126:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800512a:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800512c:	4b17      	ldr	r3, [pc, #92]	; (800518c <RTC_ExitInitMode+0x78>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10c      	bne.n	8005152 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7ff ff95 	bl	8005068 <HAL_RTC_WaitForSynchro>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d01e      	beq.n	8005182 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2203      	movs	r2, #3
 8005148:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	73fb      	strb	r3, [r7, #15]
 8005150:	e017      	b.n	8005182 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005152:	4b0e      	ldr	r3, [pc, #56]	; (800518c <RTC_ExitInitMode+0x78>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	4a0d      	ldr	r2, [pc, #52]	; (800518c <RTC_ExitInitMode+0x78>)
 8005158:	f023 0320 	bic.w	r3, r3, #32
 800515c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7ff ff82 	bl	8005068 <HAL_RTC_WaitForSynchro>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2203      	movs	r2, #3
 800516e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005176:	4b05      	ldr	r3, [pc, #20]	; (800518c <RTC_ExitInitMode+0x78>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	4a04      	ldr	r2, [pc, #16]	; (800518c <RTC_ExitInitMode+0x78>)
 800517c:	f043 0320 	orr.w	r3, r3, #32
 8005180:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005182:	7bfb      	ldrb	r3, [r7, #15]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	58004000 	.word	0x58004000

08005190 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	4603      	mov	r3, r0
 8005198:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800519e:	79fb      	ldrb	r3, [r7, #7]
 80051a0:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 80051a2:	e005      	b.n	80051b0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	3301      	adds	r3, #1
 80051a8:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 80051aa:	7afb      	ldrb	r3, [r7, #11]
 80051ac:	3b0a      	subs	r3, #10
 80051ae:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 80051b0:	7afb      	ldrb	r3, [r7, #11]
 80051b2:	2b09      	cmp	r3, #9
 80051b4:	d8f6      	bhi.n	80051a4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	7afb      	ldrb	r3, [r7, #11]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	b2db      	uxtb	r3, r3
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	4603      	mov	r3, r0
 80051d8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	091b      	lsrs	r3, r3, #4
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	461a      	mov	r2, r3
 80051e2:	0092      	lsls	r2, r2, #2
 80051e4:	4413      	add	r3, r2
 80051e6:	005b      	lsls	r3, r3, #1
 80051e8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80051ea:	79fb      	ldrb	r3, [r7, #7]
 80051ec:	f003 030f 	and.w	r3, r3, #15
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	7bfb      	ldrb	r3, [r7, #15]
 80051f4:	4413      	add	r3, r2
 80051f6:	b2db      	uxtb	r3, r3
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3714      	adds	r7, #20
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef * hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  /* Point on address of first backup register */
#if defined(TAMP_BKP0R)
  tmp = (uint32_t) & (((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#endif /* TAMP_BKP0R */
#if defined(RTC_BKP0R)
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3350      	adds	r3, #80	; 0x50
 8005216:	617b      	str	r3, [r7, #20]
#endif /* RTC_BKP0R */

  tmp += (BackupRegister * 4U);
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	4413      	add	r3, r2
 8005220:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	601a      	str	r2, [r3, #0]
}
 8005228:	bf00      	nop
 800522a:	371c      	adds	r7, #28
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef * hrtc, uint32_t BackupRegister)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  /* Point on address of first backup register */
#if defined(TAMP_BKP0R)
  tmp = (uint32_t) & (((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#endif /* TAMP_BKP0R */
#if defined(RTC_BKP0R)
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3350      	adds	r3, #80	; 0x50
 8005244:	60fb      	str	r3, [r7, #12]
#endif /* RTC_BKP0R */

  tmp += (BackupRegister * 4U);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4413      	add	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8005268:	2300      	movs	r3, #0
 800526a:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e0eb      	b.n	800544e <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a75      	ldr	r2, [pc, #468]	; (8005458 <HAL_SPI_Init+0x1f8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00f      	beq.n	80052a6 <HAL_SPI_Init+0x46>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a74      	ldr	r2, [pc, #464]	; (800545c <HAL_SPI_Init+0x1fc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d00a      	beq.n	80052a6 <HAL_SPI_Init+0x46>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a72      	ldr	r2, [pc, #456]	; (8005460 <HAL_SPI_Init+0x200>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d005      	beq.n	80052a6 <HAL_SPI_Init+0x46>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	2b0f      	cmp	r3, #15
 80052a0:	d901      	bls.n	80052a6 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e0d3      	b.n	800544e <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f001 f87a 	bl	80063a0 <SPI_GetPacketSize>
 80052ac:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a69      	ldr	r2, [pc, #420]	; (8005458 <HAL_SPI_Init+0x1f8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00c      	beq.n	80052d2 <HAL_SPI_Init+0x72>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a67      	ldr	r2, [pc, #412]	; (800545c <HAL_SPI_Init+0x1fc>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d007      	beq.n	80052d2 <HAL_SPI_Init+0x72>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a66      	ldr	r2, [pc, #408]	; (8005460 <HAL_SPI_Init+0x200>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d002      	beq.n	80052d2 <HAL_SPI_Init+0x72>
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d811      	bhi.n	80052f6 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80052d6:	4a60      	ldr	r2, [pc, #384]	; (8005458 <HAL_SPI_Init+0x1f8>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d009      	beq.n	80052f0 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a5e      	ldr	r2, [pc, #376]	; (800545c <HAL_SPI_Init+0x1fc>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d004      	beq.n	80052f0 <HAL_SPI_Init+0x90>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a5d      	ldr	r2, [pc, #372]	; (8005460 <HAL_SPI_Init+0x200>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d104      	bne.n	80052fa <HAL_SPI_Init+0x9a>
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b10      	cmp	r3, #16
 80052f4:	d901      	bls.n	80052fa <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e0a9      	b.n	800544e <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f002 fab8 	bl	8007884 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0201 	bic.w	r2, r2, #1
 800532a:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005334:	d119      	bne.n	800536a <HAL_SPI_Init+0x10a>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800533e:	d103      	bne.n	8005348 <HAL_SPI_Init+0xe8>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10c      	bne.n	800536a <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005354:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005358:	d107      	bne.n	800536a <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005368:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69da      	ldr	r2, [r3, #28]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005372:	431a      	orrs	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800537c:	ea42 0103 	orr.w	r1, r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68da      	ldr	r2, [r3, #12]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	430a      	orrs	r2, r1
 800538a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	431a      	orrs	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539a:	431a      	orrs	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053be:	431a      	orrs	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	431a      	orrs	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053ca:	ea42 0103 	orr.w	r1, r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	430a      	orrs	r2, r1
 80053d8:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d113      	bne.n	800540a <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053f4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005408:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 0201 	bic.w	r2, r2, #1
 8005418:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	430a      	orrs	r2, r1
 800543a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40013000 	.word	0x40013000
 800545c:	40003800 	.word	0x40003800
 8005460:	40003c00 	.word	0x40003c00

08005464 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b08a      	sub	sp, #40	; 0x28
 8005468:	af02      	add	r7, sp, #8
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	603b      	str	r3, [r7, #0]
 8005470:	4613      	mov	r3, r2
 8005472:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3320      	adds	r3, #32
 800547a:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005486:	2b01      	cmp	r3, #1
 8005488:	d101      	bne.n	800548e <HAL_SPI_Transmit+0x2a>
 800548a:	2302      	movs	r3, #2
 800548c:	e1d7      	b.n	800583e <HAL_SPI_Transmit+0x3da>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005496:	f7fc ffe5 	bl	8002464 <HAL_GetTick>
 800549a:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d007      	beq.n	80054b8 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 80054a8:	2302      	movs	r3, #2
 80054aa:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80054b4:	7efb      	ldrb	r3, [r7, #27]
 80054b6:	e1c2      	b.n	800583e <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d002      	beq.n	80054c4 <HAL_SPI_Transmit+0x60>
 80054be:	88fb      	ldrh	r3, [r7, #6]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d107      	bne.n	80054d4 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80054d0:	7efb      	ldrb	r3, [r7, #27]
 80054d2:	e1b4      	b.n	800583e <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2203      	movs	r2, #3
 80054d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	88fa      	ldrh	r2, [r7, #6]
 80054ee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	88fa      	ldrh	r2, [r7, #6]
 80054f6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005524:	d107      	bne.n	8005536 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005534:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	4b96      	ldr	r3, [pc, #600]	; (8005798 <HAL_SPI_Transmit+0x334>)
 800553e:	4013      	ands	r3, r2
 8005540:	88f9      	ldrh	r1, [r7, #6]
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	6812      	ldr	r2, [r2, #0]
 8005546:	430b      	orrs	r3, r1
 8005548:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f042 0201 	orr.w	r2, r2, #1
 8005558:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005562:	d107      	bne.n	8005574 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005572:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	2b0f      	cmp	r3, #15
 800557a:	d947      	bls.n	800560c <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800557c:	e03f      	b.n	80055fe <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b02      	cmp	r3, #2
 800558a:	d114      	bne.n	80055b6 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6812      	ldr	r2, [r2, #0]
 8005596:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800559c:	1d1a      	adds	r2, r3, #4
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	3b01      	subs	r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80055b4:	e023      	b.n	80055fe <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055b6:	f7fc ff55 	bl	8002464 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	683a      	ldr	r2, [r7, #0]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d803      	bhi.n	80055ce <HAL_SPI_Transmit+0x16a>
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055cc:	d102      	bne.n	80055d4 <HAL_SPI_Transmit+0x170>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d114      	bne.n	80055fe <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f000 fe15 	bl	8006204 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e11f      	b.n	800583e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005604:	b29b      	uxth	r3, r3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1b9      	bne.n	800557e <HAL_SPI_Transmit+0x11a>
 800560a:	e0f2      	b.n	80057f2 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	2b07      	cmp	r3, #7
 8005612:	f240 80e7 	bls.w	80057e4 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005616:	e05d      	b.n	80056d4 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b02      	cmp	r3, #2
 8005624:	d132      	bne.n	800568c <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b01      	cmp	r3, #1
 8005630:	d918      	bls.n	8005664 <HAL_SPI_Transmit+0x200>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005636:	2b00      	cmp	r3, #0
 8005638:	d014      	beq.n	8005664 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6812      	ldr	r2, [r2, #0]
 8005644:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800564a:	1d1a      	adds	r2, r3, #4
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005656:	b29b      	uxth	r3, r3
 8005658:	3b02      	subs	r3, #2
 800565a:	b29a      	uxth	r2, r3
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005662:	e037      	b.n	80056d4 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005668:	881a      	ldrh	r2, [r3, #0]
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005672:	1c9a      	adds	r2, r3, #2
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800568a:	e023      	b.n	80056d4 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800568c:	f7fc feea 	bl	8002464 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	429a      	cmp	r2, r3
 800569a:	d803      	bhi.n	80056a4 <HAL_SPI_Transmit+0x240>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a2:	d102      	bne.n	80056aa <HAL_SPI_Transmit+0x246>
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d114      	bne.n	80056d4 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 fdaa 	bl	8006204 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0b4      	b.n	800583e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d19b      	bne.n	8005618 <HAL_SPI_Transmit+0x1b4>
 80056e0:	e087      	b.n	80057f2 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d155      	bne.n	800579c <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d918      	bls.n	800572e <HAL_SPI_Transmit+0x2ca>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005700:	2b40      	cmp	r3, #64	; 0x40
 8005702:	d914      	bls.n	800572e <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6812      	ldr	r2, [r2, #0]
 800570e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005714:	1d1a      	adds	r2, r3, #4
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005720:	b29b      	uxth	r3, r3
 8005722:	3b04      	subs	r3, #4
 8005724:	b29a      	uxth	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800572c:	e05a      	b.n	80057e4 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b01      	cmp	r3, #1
 8005738:	d917      	bls.n	800576a <HAL_SPI_Transmit+0x306>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800573e:	2b00      	cmp	r3, #0
 8005740:	d013      	beq.n	800576a <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005746:	881a      	ldrh	r2, [r3, #0]
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005750:	1c9a      	adds	r2, r3, #2
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800575c:	b29b      	uxth	r3, r3
 800575e:	3b02      	subs	r3, #2
 8005760:	b29a      	uxth	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005768:	e03c      	b.n	80057e4 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3320      	adds	r3, #32
 8005774:	7812      	ldrb	r2, [r2, #0]
 8005776:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800577c:	1c5a      	adds	r2, r3, #1
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005788:	b29b      	uxth	r3, r3
 800578a:	3b01      	subs	r3, #1
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005794:	e026      	b.n	80057e4 <HAL_SPI_Transmit+0x380>
 8005796:	bf00      	nop
 8005798:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800579c:	f7fc fe62 	bl	8002464 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d803      	bhi.n	80057b4 <HAL_SPI_Transmit+0x350>
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b2:	d102      	bne.n	80057ba <HAL_SPI_Transmit+0x356>
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d114      	bne.n	80057e4 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 fd22 	bl	8006204 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e02c      	b.n	800583e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f47f af78 	bne.w	80056e2 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	2200      	movs	r2, #0
 80057fa:	2108      	movs	r1, #8
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f000 fda1 	bl	8006344 <SPI_WaitOnFlagUntilTimeout>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800580e:	f043 0220 	orr.w	r2, r3, #32
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 fcf3 	bl	8006204 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800583c:	7efb      	ldrb	r3, [r7, #27]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3720      	adds	r7, #32
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop

08005848 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08a      	sub	sp, #40	; 0x28
 800584c:	af02      	add	r7, sp, #8
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	603b      	str	r3, [r7, #0]
 8005854:	4613      	mov	r3, r2
 8005856:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005858:	2300      	movs	r3, #0
 800585a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3330      	adds	r3, #48	; 0x30
 8005862:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800586c:	d112      	bne.n	8005894 <HAL_SPI_Receive+0x4c>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10e      	bne.n	8005894 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2204      	movs	r2, #4
 800587a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800587e:	88fa      	ldrh	r2, [r7, #6]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	4613      	mov	r3, r2
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	68b9      	ldr	r1, [r7, #8]
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 f9ce 	bl	8005c2c <HAL_SPI_TransmitReceive>
 8005890:	4603      	mov	r3, r0
 8005892:	e1c7      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800589a:	2b01      	cmp	r3, #1
 800589c:	d101      	bne.n	80058a2 <HAL_SPI_Receive+0x5a>
 800589e:	2302      	movs	r3, #2
 80058a0:	e1c0      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058aa:	f7fc fddb 	bl	8002464 <HAL_GetTick>
 80058ae:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d007      	beq.n	80058cc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 80058bc:	2302      	movs	r3, #2
 80058be:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80058c8:	7ffb      	ldrb	r3, [r7, #31]
 80058ca:	e1ab      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d002      	beq.n	80058d8 <HAL_SPI_Receive+0x90>
 80058d2:	88fb      	ldrh	r3, [r7, #6]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d107      	bne.n	80058e8 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80058e4:	7ffb      	ldrb	r3, [r7, #31]
 80058e6:	e19d      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2204      	movs	r2, #4
 80058ec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	88fa      	ldrh	r2, [r7, #6]
 8005902:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	88fa      	ldrh	r2, [r7, #6]
 800590a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005938:	d107      	bne.n	800594a <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005948:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	4b94      	ldr	r3, [pc, #592]	; (8005ba4 <HAL_SPI_Receive+0x35c>)
 8005952:	4013      	ands	r3, r2
 8005954:	88f9      	ldrh	r1, [r7, #6]
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	6812      	ldr	r2, [r2, #0]
 800595a:	430b      	orrs	r3, r1
 800595c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0201 	orr.w	r2, r2, #1
 800596c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005976:	d107      	bne.n	8005988 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005986:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	2b0f      	cmp	r3, #15
 800598e:	d948      	bls.n	8005a22 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005990:	e040      	b.n	8005a14 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695a      	ldr	r2, [r3, #20]
 8005998:	f248 0308 	movw	r3, #32776	; 0x8008
 800599c:	4013      	ands	r3, r2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d014      	beq.n	80059cc <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059ac:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059b2:	1d1a      	adds	r2, r3, #4
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80059be:	b29b      	uxth	r3, r3
 80059c0:	3b01      	subs	r3, #1
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80059ca:	e023      	b.n	8005a14 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059cc:	f7fc fd4a 	bl	8002464 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d803      	bhi.n	80059e4 <HAL_SPI_Receive+0x19c>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e2:	d102      	bne.n	80059ea <HAL_SPI_Receive+0x1a2>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d114      	bne.n	8005a14 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 fc0a 	bl	8006204 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e107      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1b8      	bne.n	8005992 <HAL_SPI_Receive+0x14a>
 8005a20:	e0ed      	b.n	8005bfe <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	2b07      	cmp	r3, #7
 8005a28:	f240 80e2 	bls.w	8005bf0 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005a2c:	e05b      	b.n	8005ae6 <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d030      	beq.n	8005a9e <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d014      	beq.n	8005a74 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a54:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a5a:	1d1a      	adds	r2, r3, #4
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b02      	subs	r3, #2
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005a72:	e038      	b.n	8005ae6 <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a78:	69ba      	ldr	r2, [r7, #24]
 8005a7a:	8812      	ldrh	r2, [r2, #0]
 8005a7c:	b292      	uxth	r2, r2
 8005a7e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a84:	1c9a      	adds	r2, r3, #2
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	3b01      	subs	r3, #1
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005a9c:	e023      	b.n	8005ae6 <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a9e:	f7fc fce1 	bl	8002464 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d803      	bhi.n	8005ab6 <HAL_SPI_Receive+0x26e>
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab4:	d102      	bne.n	8005abc <HAL_SPI_Receive+0x274>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d114      	bne.n	8005ae6 <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 fba1 	bl	8006204 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ad0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e09e      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d19d      	bne.n	8005a2e <HAL_SPI_Receive+0x1e6>
 8005af2:	e084      	b.n	8005bfe <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d052      	beq.n	8005ba8 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d014      	beq.n	8005b3a <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b18:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005b1a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b20:	1d1a      	adds	r2, r3, #4
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	3b04      	subs	r3, #4
 8005b30:	b29a      	uxth	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005b38:	e05a      	b.n	8005bf0 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8005b44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b48:	d914      	bls.n	8005b74 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b4e:	69ba      	ldr	r2, [r7, #24]
 8005b50:	8812      	ldrh	r2, [r2, #0]
 8005b52:	b292      	uxth	r2, r2
 8005b54:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b5a:	1c9a      	adds	r2, r3, #2
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	3b02      	subs	r3, #2
 8005b6a:	b29a      	uxth	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005b72:	e03d      	b.n	8005bf0 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b80:	7812      	ldrb	r2, [r2, #0]
 8005b82:	b2d2      	uxtb	r2, r2
 8005b84:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b8a:	1c5a      	adds	r2, r3, #1
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005ba2:	e025      	b.n	8005bf0 <HAL_SPI_Receive+0x3a8>
 8005ba4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ba8:	f7fc fc5c 	bl	8002464 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d803      	bhi.n	8005bc0 <HAL_SPI_Receive+0x378>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbe:	d102      	bne.n	8005bc6 <HAL_SPI_Receive+0x37e>
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d114      	bne.n	8005bf0 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 fb1c 	bl	8006204 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e019      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f47f af7b 	bne.w	8005af4 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005bfe:	68f8      	ldr	r0, [r7, #12]
 8005c00:	f000 fb00 	bl	8006204 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e000      	b.n	8005c24 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 8005c22:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3720      	adds	r7, #32
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08e      	sub	sp, #56	; 0x38
 8005c30:	af02      	add	r7, sp, #8
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	3320      	adds	r3, #32
 8005c46:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3330      	adds	r3, #48	; 0x30
 8005c4e:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_SPI_TransmitReceive+0x32>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e2ce      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c66:	f7fc fbfd 	bl	8002464 <HAL_GetTick>
 8005c6a:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8005c6c:	887b      	ldrh	r3, [r7, #2]
 8005c6e:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8005c70:	887b      	ldrh	r3, [r7, #2]
 8005c72:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005c7a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c82:	7efb      	ldrb	r3, [r7, #27]
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d014      	beq.n	8005cb2 <HAL_SPI_TransmitReceive+0x86>
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c8e:	d106      	bne.n	8005c9e <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d102      	bne.n	8005c9e <HAL_SPI_TransmitReceive+0x72>
 8005c98:	7efb      	ldrb	r3, [r7, #27]
 8005c9a:	2b04      	cmp	r3, #4
 8005c9c:	d009      	beq.n	8005cb2 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8005cac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005cb0:	e2a4      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d005      	beq.n	8005cc4 <HAL_SPI_TransmitReceive+0x98>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d002      	beq.n	8005cc4 <HAL_SPI_TransmitReceive+0x98>
 8005cbe:	887b      	ldrh	r3, [r7, #2]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d109      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8005cd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005cd6:	e291      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	2b04      	cmp	r3, #4
 8005ce2:	d003      	beq.n	8005cec <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2205      	movs	r2, #5
 8005ce8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	887a      	ldrh	r2, [r7, #2]
 8005cfe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	887a      	ldrh	r2, [r7, #2]
 8005d06:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	887a      	ldrh	r2, [r7, #2]
 8005d14:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	887a      	ldrh	r2, [r7, #2]
 8005d1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	4b9f      	ldr	r3, [pc, #636]	; (8005fb0 <HAL_SPI_TransmitReceive+0x384>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	8879      	ldrh	r1, [r7, #2]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	6812      	ldr	r2, [r2, #0]
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0201 	orr.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d58:	d107      	bne.n	8005d6a <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	2b0f      	cmp	r3, #15
 8005d70:	d970      	bls.n	8005e54 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005d72:	e068      	b.n	8005e46 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d11a      	bne.n	8005db8 <HAL_SPI_TransmitReceive+0x18c>
 8005d82:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d017      	beq.n	8005db8 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6812      	ldr	r2, [r2, #0]
 8005d92:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d98:	1d1a      	adds	r2, r3, #4
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	3b01      	subs	r3, #1
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005db6:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	695a      	ldr	r2, [r3, #20]
 8005dbe:	f248 0308 	movw	r3, #32776	; 0x8008
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d01a      	beq.n	8005dfe <HAL_SPI_TransmitReceive+0x1d2>
 8005dc8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d017      	beq.n	8005dfe <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005dd8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dde:	1d1a      	adds	r2, r3, #4
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005dfc:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dfe:	f7fc fb31 	bl	8002464 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d803      	bhi.n	8005e16 <HAL_SPI_TransmitReceive+0x1ea>
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e14:	d102      	bne.n	8005e1c <HAL_SPI_TransmitReceive+0x1f0>
 8005e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d114      	bne.n	8005e46 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 f9f1 	bl	8006204 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e1da      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005e46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d193      	bne.n	8005d74 <HAL_SPI_TransmitReceive+0x148>
 8005e4c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d190      	bne.n	8005d74 <HAL_SPI_TransmitReceive+0x148>
 8005e52:	e1ac      	b.n	80061ae <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	2b07      	cmp	r3, #7
 8005e5a:	f240 81a0 	bls.w	800619e <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005e5e:	e0a9      	b.n	8005fb4 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d139      	bne.n	8005ee2 <HAL_SPI_TransmitReceive+0x2b6>
 8005e6e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d036      	beq.n	8005ee2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005e74:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d91c      	bls.n	8005eb4 <HAL_SPI_TransmitReceive+0x288>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d018      	beq.n	8005eb4 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e92:	1d1a      	adds	r2, r3, #4
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b02      	subs	r3, #2
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005eb0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005eb2:	e016      	b.n	8005ee2 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eb8:	881a      	ldrh	r2, [r3, #0]
 8005eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec2:	1c9a      	adds	r2, r3, #2
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005ee0:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	695b      	ldr	r3, [r3, #20]
 8005ee8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d03a      	beq.n	8005f66 <HAL_SPI_TransmitReceive+0x33a>
 8005ef0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d037      	beq.n	8005f66 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d018      	beq.n	8005f36 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f0e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f14:	1d1a      	adds	r2, r3, #4
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	3b02      	subs	r3, #2
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005f32:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005f34:	e017      	b.n	8005f66 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	8812      	ldrh	r2, [r2, #0]
 8005f3e:	b292      	uxth	r2, r2
 8005f40:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f46:	1c9a      	adds	r2, r3, #2
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005f64:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f66:	f7fc fa7d 	bl	8002464 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d803      	bhi.n	8005f7e <HAL_SPI_TransmitReceive+0x352>
 8005f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7c:	d102      	bne.n	8005f84 <HAL_SPI_TransmitReceive+0x358>
 8005f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d117      	bne.n	8005fb4 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f000 f93d 	bl	8006204 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f98:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e126      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
 8005fae:	bf00      	nop
 8005fb0:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005fb4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f47f af52 	bne.w	8005e60 <HAL_SPI_TransmitReceive+0x234>
 8005fbc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f47f af4e 	bne.w	8005e60 <HAL_SPI_TransmitReceive+0x234>
 8005fc4:	e0f3      	b.n	80061ae <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	695b      	ldr	r3, [r3, #20]
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d15a      	bne.n	800608a <HAL_SPI_TransmitReceive+0x45e>
 8005fd4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d057      	beq.n	800608a <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8005fda:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005fdc:	2b03      	cmp	r3, #3
 8005fde:	d91c      	bls.n	800601a <HAL_SPI_TransmitReceive+0x3ee>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe4:	2b40      	cmp	r3, #64	; 0x40
 8005fe6:	d918      	bls.n	800601a <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ff8:	1d1a      	adds	r2, r3, #4
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006004:	b29b      	uxth	r3, r3
 8006006:	3b04      	subs	r3, #4
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006016:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006018:	e037      	b.n	800608a <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800601a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800601c:	2b01      	cmp	r3, #1
 800601e:	d91b      	bls.n	8006058 <HAL_SPI_TransmitReceive+0x42c>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006024:	2b00      	cmp	r3, #0
 8006026:	d017      	beq.n	8006058 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800602c:	881a      	ldrh	r2, [r3, #0]
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006036:	1c9a      	adds	r2, r3, #2
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006042:	b29b      	uxth	r3, r3
 8006044:	3b02      	subs	r3, #2
 8006046:	b29a      	uxth	r2, r3
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006054:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006056:	e018      	b.n	800608a <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	3320      	adds	r3, #32
 8006062:	7812      	ldrb	r2, [r2, #0]
 8006064:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006076:	b29b      	uxth	r3, r3
 8006078:	3b01      	subs	r3, #1
 800607a:	b29a      	uxth	r2, r3
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006088:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d05e      	beq.n	8006156 <HAL_SPI_TransmitReceive+0x52a>
 8006098:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d05b      	beq.n	8006156 <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d018      	beq.n	80060de <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80060b6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060bc:	1d1a      	adds	r2, r3, #4
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b04      	subs	r3, #4
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80060da:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80060dc:	e03b      	b.n	8006156 <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	695b      	ldr	r3, [r3, #20]
 80060e4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 80060e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060ec:	d918      	bls.n	8006120 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060f2:	6a3a      	ldr	r2, [r7, #32]
 80060f4:	8812      	ldrh	r2, [r2, #0]
 80060f6:	b292      	uxth	r2, r2
 80060f8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060fe:	1c9a      	adds	r2, r3, #2
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b02      	subs	r3, #2
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800611c:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800611e:	e01a      	b.n	8006156 <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800612c:	7812      	ldrb	r2, [r2, #0]
 800612e:	b2d2      	uxtb	r2, r2
 8006130:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006136:	1c5a      	adds	r2, r3, #1
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006142:	b29b      	uxth	r3, r3
 8006144:	3b01      	subs	r3, #1
 8006146:	b29a      	uxth	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006154:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006156:	f7fc f985 	bl	8002464 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006162:	429a      	cmp	r2, r3
 8006164:	d803      	bhi.n	800616e <HAL_SPI_TransmitReceive+0x542>
 8006166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616c:	d102      	bne.n	8006174 <HAL_SPI_TransmitReceive+0x548>
 800616e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006170:	2b00      	cmp	r3, #0
 8006172:	d114      	bne.n	800619e <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f000 f845 	bl	8006204 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006188:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e02e      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800619e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f47f af10 	bne.w	8005fc6 <HAL_SPI_TransmitReceive+0x39a>
 80061a6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f47f af0c 	bne.w	8005fc6 <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80061ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2200      	movs	r2, #0
 80061b6:	2108      	movs	r1, #8
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	f000 f8c3 	bl	8006344 <SPI_WaitOnFlagUntilTimeout>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d007      	beq.n	80061d4 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061ca:	f043 0220 	orr.w	r2, r3, #32
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 f815 	bl	8006204 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d001      	beq.n	80061f8 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e001      	b.n	80061fc <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 80061f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3730      	adds	r7, #48	; 0x30
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0208 	orr.w	r2, r2, #8
 8006222:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	699a      	ldr	r2, [r3, #24]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f042 0210 	orr.w	r2, r2, #16
 8006232:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0201 	bic.w	r2, r2, #1
 8006242:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6919      	ldr	r1, [r3, #16]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	4b3c      	ldr	r3, [pc, #240]	; (8006340 <SPI_CloseTransfer+0x13c>)
 8006250:	400b      	ands	r3, r1
 8006252:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689a      	ldr	r2, [r3, #8]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006262:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b04      	cmp	r3, #4
 800626e:	d014      	beq.n	800629a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f003 0320 	and.w	r3, r3, #32
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00f      	beq.n	800629a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006280:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699a      	ldr	r2, [r3, #24]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f042 0220 	orr.w	r2, r2, #32
 8006298:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b03      	cmp	r3, #3
 80062a4:	d014      	beq.n	80062d0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00f      	beq.n	80062d0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062b6:	f043 0204 	orr.w	r2, r3, #4
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	699a      	ldr	r2, [r3, #24]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062ce:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00f      	beq.n	80062fa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062e0:	f043 0201 	orr.w	r2, r3, #1
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	699a      	ldr	r2, [r3, #24]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062f8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00f      	beq.n	8006324 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800630a:	f043 0208 	orr.w	r2, r3, #8
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699a      	ldr	r2, [r3, #24]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006322:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8006334:	bf00      	nop
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	fffffc90 	.word	0xfffffc90

08006344 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	4613      	mov	r3, r2
 8006352:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006354:	e010      	b.n	8006378 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006356:	f7fc f885 	bl	8002464 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	429a      	cmp	r2, r3
 8006364:	d803      	bhi.n	800636e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636c:	d102      	bne.n	8006374 <SPI_WaitOnFlagUntilTimeout+0x30>
 800636e:	69bb      	ldr	r3, [r7, #24]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e00f      	b.n	8006398 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	4013      	ands	r3, r2
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	429a      	cmp	r2, r3
 8006386:	bf0c      	ite	eq
 8006388:	2301      	moveq	r3, #1
 800638a:	2300      	movne	r3, #0
 800638c:	b2db      	uxtb	r3, r3
 800638e:	461a      	mov	r2, r3
 8006390:	79fb      	ldrb	r3, [r7, #7]
 8006392:	429a      	cmp	r2, r3
 8006394:	d0df      	beq.n	8006356 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	3710      	adds	r7, #16
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ac:	095b      	lsrs	r3, r3, #5
 80063ae:	3301      	adds	r3, #1
 80063b0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	3301      	adds	r3, #1
 80063b8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	3307      	adds	r3, #7
 80063be:	08db      	lsrs	r3, r3, #3
 80063c0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	fb02 f303 	mul.w	r3, r2, r3
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b082      	sub	sp, #8
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e049      	b.n	800647c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d106      	bne.n	8006402 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f001 fc17 	bl	8007c30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2202      	movs	r2, #2
 8006406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3304      	adds	r3, #4
 8006412:	4619      	mov	r1, r3
 8006414:	4610      	mov	r0, r2
 8006416:	f000 f945 	bl	80066a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2201      	movs	r2, #1
 800641e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2201      	movs	r2, #1
 8006436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2201      	movs	r2, #1
 800643e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800649a:	2302      	movs	r3, #2
 800649c:	e0fd      	b.n	800669a <HAL_TIM_PWM_ConfigChannel+0x216>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b14      	cmp	r3, #20
 80064aa:	f200 80f0 	bhi.w	800668e <HAL_TIM_PWM_ConfigChannel+0x20a>
 80064ae:	a201      	add	r2, pc, #4	; (adr r2, 80064b4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80064b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b4:	08006509 	.word	0x08006509
 80064b8:	0800668f 	.word	0x0800668f
 80064bc:	0800668f 	.word	0x0800668f
 80064c0:	0800668f 	.word	0x0800668f
 80064c4:	08006549 	.word	0x08006549
 80064c8:	0800668f 	.word	0x0800668f
 80064cc:	0800668f 	.word	0x0800668f
 80064d0:	0800668f 	.word	0x0800668f
 80064d4:	0800658b 	.word	0x0800658b
 80064d8:	0800668f 	.word	0x0800668f
 80064dc:	0800668f 	.word	0x0800668f
 80064e0:	0800668f 	.word	0x0800668f
 80064e4:	080065cb 	.word	0x080065cb
 80064e8:	0800668f 	.word	0x0800668f
 80064ec:	0800668f 	.word	0x0800668f
 80064f0:	0800668f 	.word	0x0800668f
 80064f4:	0800660d 	.word	0x0800660d
 80064f8:	0800668f 	.word	0x0800668f
 80064fc:	0800668f 	.word	0x0800668f
 8006500:	0800668f 	.word	0x0800668f
 8006504:	0800664d 	.word	0x0800664d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68b9      	ldr	r1, [r7, #8]
 800650e:	4618      	mov	r0, r3
 8006510:	f000 f962 	bl	80067d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699a      	ldr	r2, [r3, #24]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0208 	orr.w	r2, r2, #8
 8006522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	699a      	ldr	r2, [r3, #24]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f022 0204 	bic.w	r2, r2, #4
 8006532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6999      	ldr	r1, [r3, #24]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	691a      	ldr	r2, [r3, #16]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	619a      	str	r2, [r3, #24]
      break;
 8006546:	e0a3      	b.n	8006690 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68b9      	ldr	r1, [r7, #8]
 800654e:	4618      	mov	r0, r3
 8006550:	f000 f9d2 	bl	80068f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699a      	ldr	r2, [r3, #24]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699a      	ldr	r2, [r3, #24]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6999      	ldr	r1, [r3, #24]
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	021a      	lsls	r2, r3, #8
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	430a      	orrs	r2, r1
 8006586:	619a      	str	r2, [r3, #24]
      break;
 8006588:	e082      	b.n	8006690 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68b9      	ldr	r1, [r7, #8]
 8006590:	4618      	mov	r0, r3
 8006592:	f000 fa3b 	bl	8006a0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	69da      	ldr	r2, [r3, #28]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f042 0208 	orr.w	r2, r2, #8
 80065a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	69da      	ldr	r2, [r3, #28]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0204 	bic.w	r2, r2, #4
 80065b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69d9      	ldr	r1, [r3, #28]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	691a      	ldr	r2, [r3, #16]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	61da      	str	r2, [r3, #28]
      break;
 80065c8:	e062      	b.n	8006690 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68b9      	ldr	r1, [r7, #8]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 faa1 	bl	8006b18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	69da      	ldr	r2, [r3, #28]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69da      	ldr	r2, [r3, #28]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69d9      	ldr	r1, [r3, #28]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	021a      	lsls	r2, r3, #8
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	61da      	str	r2, [r3, #28]
      break;
 800660a:	e041      	b.n	8006690 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68b9      	ldr	r1, [r7, #8]
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fae8 	bl	8006be8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0208 	orr.w	r2, r2, #8
 8006626:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0204 	bic.w	r2, r2, #4
 8006636:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	691a      	ldr	r2, [r3, #16]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800664a:	e021      	b.n	8006690 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	4618      	mov	r0, r3
 8006654:	f000 fb2a 	bl	8006cac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006666:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006676:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	021a      	lsls	r2, r3, #8
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	430a      	orrs	r2, r1
 800668a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800668c:	e000      	b.n	8006690 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800668e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop

080066a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a40      	ldr	r2, [pc, #256]	; (80067b8 <TIM_Base_SetConfig+0x114>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d013      	beq.n	80066e4 <TIM_Base_SetConfig+0x40>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066c2:	d00f      	beq.n	80066e4 <TIM_Base_SetConfig+0x40>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a3d      	ldr	r2, [pc, #244]	; (80067bc <TIM_Base_SetConfig+0x118>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d00b      	beq.n	80066e4 <TIM_Base_SetConfig+0x40>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a3c      	ldr	r2, [pc, #240]	; (80067c0 <TIM_Base_SetConfig+0x11c>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d007      	beq.n	80066e4 <TIM_Base_SetConfig+0x40>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a3b      	ldr	r2, [pc, #236]	; (80067c4 <TIM_Base_SetConfig+0x120>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d003      	beq.n	80066e4 <TIM_Base_SetConfig+0x40>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a3a      	ldr	r2, [pc, #232]	; (80067c8 <TIM_Base_SetConfig+0x124>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d108      	bne.n	80066f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a2f      	ldr	r2, [pc, #188]	; (80067b8 <TIM_Base_SetConfig+0x114>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d01f      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006704:	d01b      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a2c      	ldr	r2, [pc, #176]	; (80067bc <TIM_Base_SetConfig+0x118>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d017      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a2b      	ldr	r2, [pc, #172]	; (80067c0 <TIM_Base_SetConfig+0x11c>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d013      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a2a      	ldr	r2, [pc, #168]	; (80067c4 <TIM_Base_SetConfig+0x120>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d00f      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a29      	ldr	r2, [pc, #164]	; (80067c8 <TIM_Base_SetConfig+0x124>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d00b      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a28      	ldr	r2, [pc, #160]	; (80067cc <TIM_Base_SetConfig+0x128>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d007      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	4a27      	ldr	r2, [pc, #156]	; (80067d0 <TIM_Base_SetConfig+0x12c>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d003      	beq.n	800673e <TIM_Base_SetConfig+0x9a>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4a26      	ldr	r2, [pc, #152]	; (80067d4 <TIM_Base_SetConfig+0x130>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d108      	bne.n	8006750 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	4313      	orrs	r3, r2
 800674e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	4313      	orrs	r3, r2
 800675c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a10      	ldr	r2, [pc, #64]	; (80067b8 <TIM_Base_SetConfig+0x114>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d00f      	beq.n	800679c <TIM_Base_SetConfig+0xf8>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a12      	ldr	r2, [pc, #72]	; (80067c8 <TIM_Base_SetConfig+0x124>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00b      	beq.n	800679c <TIM_Base_SetConfig+0xf8>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a11      	ldr	r2, [pc, #68]	; (80067cc <TIM_Base_SetConfig+0x128>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d007      	beq.n	800679c <TIM_Base_SetConfig+0xf8>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a10      	ldr	r2, [pc, #64]	; (80067d0 <TIM_Base_SetConfig+0x12c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d003      	beq.n	800679c <TIM_Base_SetConfig+0xf8>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a0f      	ldr	r2, [pc, #60]	; (80067d4 <TIM_Base_SetConfig+0x130>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d103      	bne.n	80067a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	691a      	ldr	r2, [r3, #16]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	615a      	str	r2, [r3, #20]
}
 80067aa:	bf00      	nop
 80067ac:	3714      	adds	r7, #20
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	40010000 	.word	0x40010000
 80067bc:	40000400 	.word	0x40000400
 80067c0:	40000800 	.word	0x40000800
 80067c4:	40000c00 	.word	0x40000c00
 80067c8:	40010400 	.word	0x40010400
 80067cc:	40014000 	.word	0x40014000
 80067d0:	40014400 	.word	0x40014400
 80067d4:	40014800 	.word	0x40014800

080067d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f023 0201 	bic.w	r2, r3, #1
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4b37      	ldr	r3, [pc, #220]	; (80068e0 <TIM_OC1_SetConfig+0x108>)
 8006804:	4013      	ands	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0303 	bic.w	r3, r3, #3
 800680e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4313      	orrs	r3, r2
 8006818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f023 0302 	bic.w	r3, r3, #2
 8006820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4313      	orrs	r3, r2
 800682a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a2d      	ldr	r2, [pc, #180]	; (80068e4 <TIM_OC1_SetConfig+0x10c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d00f      	beq.n	8006854 <TIM_OC1_SetConfig+0x7c>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a2c      	ldr	r2, [pc, #176]	; (80068e8 <TIM_OC1_SetConfig+0x110>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d00b      	beq.n	8006854 <TIM_OC1_SetConfig+0x7c>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a2b      	ldr	r2, [pc, #172]	; (80068ec <TIM_OC1_SetConfig+0x114>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d007      	beq.n	8006854 <TIM_OC1_SetConfig+0x7c>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a2a      	ldr	r2, [pc, #168]	; (80068f0 <TIM_OC1_SetConfig+0x118>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d003      	beq.n	8006854 <TIM_OC1_SetConfig+0x7c>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a29      	ldr	r2, [pc, #164]	; (80068f4 <TIM_OC1_SetConfig+0x11c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d10c      	bne.n	800686e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	f023 0308 	bic.w	r3, r3, #8
 800685a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	4313      	orrs	r3, r2
 8006864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f023 0304 	bic.w	r3, r3, #4
 800686c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a1c      	ldr	r2, [pc, #112]	; (80068e4 <TIM_OC1_SetConfig+0x10c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00f      	beq.n	8006896 <TIM_OC1_SetConfig+0xbe>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a1b      	ldr	r2, [pc, #108]	; (80068e8 <TIM_OC1_SetConfig+0x110>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00b      	beq.n	8006896 <TIM_OC1_SetConfig+0xbe>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a1a      	ldr	r2, [pc, #104]	; (80068ec <TIM_OC1_SetConfig+0x114>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d007      	beq.n	8006896 <TIM_OC1_SetConfig+0xbe>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a19      	ldr	r2, [pc, #100]	; (80068f0 <TIM_OC1_SetConfig+0x118>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d003      	beq.n	8006896 <TIM_OC1_SetConfig+0xbe>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a18      	ldr	r2, [pc, #96]	; (80068f4 <TIM_OC1_SetConfig+0x11c>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d111      	bne.n	80068ba <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800689c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	695b      	ldr	r3, [r3, #20]
 80068aa:	693a      	ldr	r2, [r7, #16]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	697a      	ldr	r2, [r7, #20]
 80068d2:	621a      	str	r2, [r3, #32]
}
 80068d4:	bf00      	nop
 80068d6:	371c      	adds	r7, #28
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr
 80068e0:	fffeff8f 	.word	0xfffeff8f
 80068e4:	40010000 	.word	0x40010000
 80068e8:	40010400 	.word	0x40010400
 80068ec:	40014000 	.word	0x40014000
 80068f0:	40014400 	.word	0x40014400
 80068f4:	40014800 	.word	0x40014800

080068f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	f023 0210 	bic.w	r2, r3, #16
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	4b34      	ldr	r3, [pc, #208]	; (80069f4 <TIM_OC2_SetConfig+0xfc>)
 8006924:	4013      	ands	r3, r2
 8006926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800692e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	021b      	lsls	r3, r3, #8
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	4313      	orrs	r3, r2
 800693a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f023 0320 	bic.w	r3, r3, #32
 8006942:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a29      	ldr	r2, [pc, #164]	; (80069f8 <TIM_OC2_SetConfig+0x100>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d003      	beq.n	8006960 <TIM_OC2_SetConfig+0x68>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a28      	ldr	r2, [pc, #160]	; (80069fc <TIM_OC2_SetConfig+0x104>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d10d      	bne.n	800697c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	011b      	lsls	r3, r3, #4
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	4313      	orrs	r3, r2
 8006972:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800697a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a1e      	ldr	r2, [pc, #120]	; (80069f8 <TIM_OC2_SetConfig+0x100>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d00f      	beq.n	80069a4 <TIM_OC2_SetConfig+0xac>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a1d      	ldr	r2, [pc, #116]	; (80069fc <TIM_OC2_SetConfig+0x104>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d00b      	beq.n	80069a4 <TIM_OC2_SetConfig+0xac>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a1c      	ldr	r2, [pc, #112]	; (8006a00 <TIM_OC2_SetConfig+0x108>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d007      	beq.n	80069a4 <TIM_OC2_SetConfig+0xac>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a1b      	ldr	r2, [pc, #108]	; (8006a04 <TIM_OC2_SetConfig+0x10c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d003      	beq.n	80069a4 <TIM_OC2_SetConfig+0xac>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a1a      	ldr	r2, [pc, #104]	; (8006a08 <TIM_OC2_SetConfig+0x110>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d113      	bne.n	80069cc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	4313      	orrs	r3, r2
 80069be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	621a      	str	r2, [r3, #32]
}
 80069e6:	bf00      	nop
 80069e8:	371c      	adds	r7, #28
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	feff8fff 	.word	0xfeff8fff
 80069f8:	40010000 	.word	0x40010000
 80069fc:	40010400 	.word	0x40010400
 8006a00:	40014000 	.word	0x40014000
 8006a04:	40014400 	.word	0x40014400
 8006a08:	40014800 	.word	0x40014800

08006a0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b087      	sub	sp, #28
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a1b      	ldr	r3, [r3, #32]
 8006a26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	69db      	ldr	r3, [r3, #28]
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f023 0303 	bic.w	r3, r3, #3
 8006a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	021b      	lsls	r3, r3, #8
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a27      	ldr	r2, [pc, #156]	; (8006b04 <TIM_OC3_SetConfig+0xf8>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d003      	beq.n	8006a72 <TIM_OC3_SetConfig+0x66>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a26      	ldr	r2, [pc, #152]	; (8006b08 <TIM_OC3_SetConfig+0xfc>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d10d      	bne.n	8006a8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	021b      	lsls	r3, r3, #8
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a1c      	ldr	r2, [pc, #112]	; (8006b04 <TIM_OC3_SetConfig+0xf8>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d00f      	beq.n	8006ab6 <TIM_OC3_SetConfig+0xaa>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a1b      	ldr	r2, [pc, #108]	; (8006b08 <TIM_OC3_SetConfig+0xfc>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00b      	beq.n	8006ab6 <TIM_OC3_SetConfig+0xaa>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a1a      	ldr	r2, [pc, #104]	; (8006b0c <TIM_OC3_SetConfig+0x100>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d007      	beq.n	8006ab6 <TIM_OC3_SetConfig+0xaa>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a19      	ldr	r2, [pc, #100]	; (8006b10 <TIM_OC3_SetConfig+0x104>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d003      	beq.n	8006ab6 <TIM_OC3_SetConfig+0xaa>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a18      	ldr	r2, [pc, #96]	; (8006b14 <TIM_OC3_SetConfig+0x108>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d113      	bne.n	8006ade <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	011b      	lsls	r3, r3, #4
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	621a      	str	r2, [r3, #32]
}
 8006af8:	bf00      	nop
 8006afa:	371c      	adds	r7, #28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr
 8006b04:	40010000 	.word	0x40010000
 8006b08:	40010400 	.word	0x40010400
 8006b0c:	40014000 	.word	0x40014000
 8006b10:	40014400 	.word	0x40014400
 8006b14:	40014800 	.word	0x40014800

08006b18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b087      	sub	sp, #28
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	69db      	ldr	r3, [r3, #28]
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	021b      	lsls	r3, r3, #8
 8006b56:	68fa      	ldr	r2, [r7, #12]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	031b      	lsls	r3, r3, #12
 8006b6a:	693a      	ldr	r2, [r7, #16]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a18      	ldr	r2, [pc, #96]	; (8006bd4 <TIM_OC4_SetConfig+0xbc>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d00f      	beq.n	8006b98 <TIM_OC4_SetConfig+0x80>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a17      	ldr	r2, [pc, #92]	; (8006bd8 <TIM_OC4_SetConfig+0xc0>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d00b      	beq.n	8006b98 <TIM_OC4_SetConfig+0x80>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a16      	ldr	r2, [pc, #88]	; (8006bdc <TIM_OC4_SetConfig+0xc4>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d007      	beq.n	8006b98 <TIM_OC4_SetConfig+0x80>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a15      	ldr	r2, [pc, #84]	; (8006be0 <TIM_OC4_SetConfig+0xc8>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d003      	beq.n	8006b98 <TIM_OC4_SetConfig+0x80>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a14      	ldr	r2, [pc, #80]	; (8006be4 <TIM_OC4_SetConfig+0xcc>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d109      	bne.n	8006bac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	019b      	lsls	r3, r3, #6
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	621a      	str	r2, [r3, #32]
}
 8006bc6:	bf00      	nop
 8006bc8:	371c      	adds	r7, #28
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	40010000 	.word	0x40010000
 8006bd8:	40010400 	.word	0x40010400
 8006bdc:	40014000 	.word	0x40014000
 8006be0:	40014400 	.word	0x40014400
 8006be4:	40014800 	.word	0x40014800

08006be8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b087      	sub	sp, #28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006c28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	041b      	lsls	r3, r3, #16
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a17      	ldr	r2, [pc, #92]	; (8006c98 <TIM_OC5_SetConfig+0xb0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d00f      	beq.n	8006c5e <TIM_OC5_SetConfig+0x76>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a16      	ldr	r2, [pc, #88]	; (8006c9c <TIM_OC5_SetConfig+0xb4>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d00b      	beq.n	8006c5e <TIM_OC5_SetConfig+0x76>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a15      	ldr	r2, [pc, #84]	; (8006ca0 <TIM_OC5_SetConfig+0xb8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d007      	beq.n	8006c5e <TIM_OC5_SetConfig+0x76>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a14      	ldr	r2, [pc, #80]	; (8006ca4 <TIM_OC5_SetConfig+0xbc>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d003      	beq.n	8006c5e <TIM_OC5_SetConfig+0x76>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a13      	ldr	r2, [pc, #76]	; (8006ca8 <TIM_OC5_SetConfig+0xc0>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d109      	bne.n	8006c72 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c64:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	021b      	lsls	r3, r3, #8
 8006c6c:	697a      	ldr	r2, [r7, #20]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	697a      	ldr	r2, [r7, #20]
 8006c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	621a      	str	r2, [r3, #32]
}
 8006c8c:	bf00      	nop
 8006c8e:	371c      	adds	r7, #28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr
 8006c98:	40010000 	.word	0x40010000
 8006c9c:	40010400 	.word	0x40010400
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40014400 	.word	0x40014400
 8006ca8:	40014800 	.word	0x40014800

08006cac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a1b      	ldr	r3, [r3, #32]
 8006cba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	021b      	lsls	r3, r3, #8
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006cee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	051b      	lsls	r3, r3, #20
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a18      	ldr	r2, [pc, #96]	; (8006d60 <TIM_OC6_SetConfig+0xb4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d00f      	beq.n	8006d24 <TIM_OC6_SetConfig+0x78>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a17      	ldr	r2, [pc, #92]	; (8006d64 <TIM_OC6_SetConfig+0xb8>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d00b      	beq.n	8006d24 <TIM_OC6_SetConfig+0x78>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a16      	ldr	r2, [pc, #88]	; (8006d68 <TIM_OC6_SetConfig+0xbc>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d007      	beq.n	8006d24 <TIM_OC6_SetConfig+0x78>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a15      	ldr	r2, [pc, #84]	; (8006d6c <TIM_OC6_SetConfig+0xc0>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d003      	beq.n	8006d24 <TIM_OC6_SetConfig+0x78>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a14      	ldr	r2, [pc, #80]	; (8006d70 <TIM_OC6_SetConfig+0xc4>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d109      	bne.n	8006d38 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d2a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	695b      	ldr	r3, [r3, #20]
 8006d30:	029b      	lsls	r3, r3, #10
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	685a      	ldr	r2, [r3, #4]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	693a      	ldr	r2, [r7, #16]
 8006d50:	621a      	str	r2, [r3, #32]
}
 8006d52:	bf00      	nop
 8006d54:	371c      	adds	r7, #28
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	40010000 	.word	0x40010000
 8006d64:	40010400 	.word	0x40010400
 8006d68:	40014000 	.word	0x40014000
 8006d6c:	40014400 	.word	0x40014400
 8006d70:	40014800 	.word	0x40014800

08006d74 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d109      	bne.n	8006d98 <HAL_TIMEx_PWMN_Start+0x24>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	bf14      	ite	ne
 8006d90:	2301      	movne	r3, #1
 8006d92:	2300      	moveq	r3, #0
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	e022      	b.n	8006dde <HAL_TIMEx_PWMN_Start+0x6a>
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	2b04      	cmp	r3, #4
 8006d9c:	d109      	bne.n	8006db2 <HAL_TIMEx_PWMN_Start+0x3e>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	bf14      	ite	ne
 8006daa:	2301      	movne	r3, #1
 8006dac:	2300      	moveq	r3, #0
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	e015      	b.n	8006dde <HAL_TIMEx_PWMN_Start+0x6a>
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	2b08      	cmp	r3, #8
 8006db6:	d109      	bne.n	8006dcc <HAL_TIMEx_PWMN_Start+0x58>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	bf14      	ite	ne
 8006dc4:	2301      	movne	r3, #1
 8006dc6:	2300      	moveq	r3, #0
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	e008      	b.n	8006dde <HAL_TIMEx_PWMN_Start+0x6a>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	bf14      	ite	ne
 8006dd8:	2301      	movne	r3, #1
 8006dda:	2300      	moveq	r3, #0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e06e      	b.n	8006ec4 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d104      	bne.n	8006df6 <HAL_TIMEx_PWMN_Start+0x82>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006df4:	e013      	b.n	8006e1e <HAL_TIMEx_PWMN_Start+0xaa>
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	2b04      	cmp	r3, #4
 8006dfa:	d104      	bne.n	8006e06 <HAL_TIMEx_PWMN_Start+0x92>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e04:	e00b      	b.n	8006e1e <HAL_TIMEx_PWMN_Start+0xaa>
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	2b08      	cmp	r3, #8
 8006e0a:	d104      	bne.n	8006e16 <HAL_TIMEx_PWMN_Start+0xa2>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e14:	e003      	b.n	8006e1e <HAL_TIMEx_PWMN_Start+0xaa>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2202      	movs	r2, #2
 8006e1a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2204      	movs	r2, #4
 8006e24:	6839      	ldr	r1, [r7, #0]
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 f964 	bl	80070f4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e3a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a22      	ldr	r2, [pc, #136]	; (8006ecc <HAL_TIMEx_PWMN_Start+0x158>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d01d      	beq.n	8006e82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e4e:	d018      	beq.n	8006e82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a1e      	ldr	r2, [pc, #120]	; (8006ed0 <HAL_TIMEx_PWMN_Start+0x15c>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d013      	beq.n	8006e82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a1d      	ldr	r2, [pc, #116]	; (8006ed4 <HAL_TIMEx_PWMN_Start+0x160>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d00e      	beq.n	8006e82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a1b      	ldr	r2, [pc, #108]	; (8006ed8 <HAL_TIMEx_PWMN_Start+0x164>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d009      	beq.n	8006e82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a1a      	ldr	r2, [pc, #104]	; (8006edc <HAL_TIMEx_PWMN_Start+0x168>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d004      	beq.n	8006e82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a18      	ldr	r2, [pc, #96]	; (8006ee0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d115      	bne.n	8006eae <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	689a      	ldr	r2, [r3, #8]
 8006e88:	4b16      	ldr	r3, [pc, #88]	; (8006ee4 <HAL_TIMEx_PWMN_Start+0x170>)
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2b06      	cmp	r3, #6
 8006e92:	d015      	beq.n	8006ec0 <HAL_TIMEx_PWMN_Start+0x14c>
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e9a:	d011      	beq.n	8006ec0 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f042 0201 	orr.w	r2, r2, #1
 8006eaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eac:	e008      	b.n	8006ec0 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f042 0201 	orr.w	r2, r2, #1
 8006ebc:	601a      	str	r2, [r3, #0]
 8006ebe:	e000      	b.n	8006ec2 <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ec0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40010000 	.word	0x40010000
 8006ed0:	40000400 	.word	0x40000400
 8006ed4:	40000800 	.word	0x40000800
 8006ed8:	40000c00 	.word	0x40000c00
 8006edc:	40010400 	.word	0x40010400
 8006ee0:	40001800 	.word	0x40001800
 8006ee4:	00010007 	.word	0x00010007

08006ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d101      	bne.n	8006f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006efc:	2302      	movs	r3, #2
 8006efe:	e068      	b.n	8006fd2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a2e      	ldr	r2, [pc, #184]	; (8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d004      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a2d      	ldr	r2, [pc, #180]	; (8006fe4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d108      	bne.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006f3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a1e      	ldr	r2, [pc, #120]	; (8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d01d      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f72:	d018      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a1b      	ldr	r2, [pc, #108]	; (8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d013      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a1a      	ldr	r2, [pc, #104]	; (8006fec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d00e      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a18      	ldr	r2, [pc, #96]	; (8006ff0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d009      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a13      	ldr	r2, [pc, #76]	; (8006fe4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d004      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a14      	ldr	r2, [pc, #80]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d10c      	bne.n	8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3714      	adds	r7, #20
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	40010000 	.word	0x40010000
 8006fe4:	40010400 	.word	0x40010400
 8006fe8:	40000400 	.word	0x40000400
 8006fec:	40000800 	.word	0x40000800
 8006ff0:	40000c00 	.word	0x40000c00
 8006ff4:	40001800 	.word	0x40001800

08006ff8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007002:	2300      	movs	r3, #0
 8007004:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800700c:	2b01      	cmp	r3, #1
 800700e:	d101      	bne.n	8007014 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007010:	2302      	movs	r3, #2
 8007012:	e065      	b.n	80070e0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	4313      	orrs	r3, r2
 8007028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	4313      	orrs	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	4313      	orrs	r3, r2
 8007044:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4313      	orrs	r3, r2
 8007052:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	4313      	orrs	r3, r2
 8007060:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	4313      	orrs	r3, r2
 800706e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	041b      	lsls	r3, r3, #16
 800708a:	4313      	orrs	r3, r2
 800708c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a16      	ldr	r2, [pc, #88]	; (80070ec <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d004      	beq.n	80070a2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a14      	ldr	r2, [pc, #80]	; (80070f0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d115      	bne.n	80070ce <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ac:	051b      	lsls	r3, r3, #20
 80070ae:	4313      	orrs	r3, r2
 80070b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	69db      	ldr	r3, [r3, #28]
 80070bc:	4313      	orrs	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	40010000 	.word	0x40010000
 80070f0:	40010400 	.word	0x40010400

080070f4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 031f 	and.w	r3, r3, #31
 8007106:	2204      	movs	r2, #4
 8007108:	fa02 f303 	lsl.w	r3, r2, r3
 800710c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6a1a      	ldr	r2, [r3, #32]
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	43db      	mvns	r3, r3
 8007116:	401a      	ands	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6a1a      	ldr	r2, [r3, #32]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f003 031f 	and.w	r3, r3, #31
 8007126:	6879      	ldr	r1, [r7, #4]
 8007128:	fa01 f303 	lsl.w	r3, r1, r3
 800712c:	431a      	orrs	r2, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	621a      	str	r2, [r3, #32]
}
 8007132:	bf00      	nop
 8007134:	371c      	adds	r7, #28
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr
	...

08007140 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08a      	sub	sp, #40	; 0x28
 8007144:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007146:	f107 0314 	add.w	r3, r7, #20
 800714a:	2200      	movs	r2, #0
 800714c:	601a      	str	r2, [r3, #0]
 800714e:	605a      	str	r2, [r3, #4]
 8007150:	609a      	str	r2, [r3, #8]
 8007152:	60da      	str	r2, [r3, #12]
 8007154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007156:	4b3a      	ldr	r3, [pc, #232]	; (8007240 <MX_GPIO_Init+0x100>)
 8007158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800715c:	4a38      	ldr	r2, [pc, #224]	; (8007240 <MX_GPIO_Init+0x100>)
 800715e:	f043 0310 	orr.w	r3, r3, #16
 8007162:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007166:	4b36      	ldr	r3, [pc, #216]	; (8007240 <MX_GPIO_Init+0x100>)
 8007168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800716c:	f003 0310 	and.w	r3, r3, #16
 8007170:	613b      	str	r3, [r7, #16]
 8007172:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007174:	4b32      	ldr	r3, [pc, #200]	; (8007240 <MX_GPIO_Init+0x100>)
 8007176:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800717a:	4a31      	ldr	r2, [pc, #196]	; (8007240 <MX_GPIO_Init+0x100>)
 800717c:	f043 0304 	orr.w	r3, r3, #4
 8007180:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007184:	4b2e      	ldr	r3, [pc, #184]	; (8007240 <MX_GPIO_Init+0x100>)
 8007186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800718a:	f003 0304 	and.w	r3, r3, #4
 800718e:	60fb      	str	r3, [r7, #12]
 8007190:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007192:	4b2b      	ldr	r3, [pc, #172]	; (8007240 <MX_GPIO_Init+0x100>)
 8007194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007198:	4a29      	ldr	r2, [pc, #164]	; (8007240 <MX_GPIO_Init+0x100>)
 800719a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800719e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80071a2:	4b27      	ldr	r3, [pc, #156]	; (8007240 <MX_GPIO_Init+0x100>)
 80071a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80071a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ac:	60bb      	str	r3, [r7, #8]
 80071ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80071b0:	4b23      	ldr	r3, [pc, #140]	; (8007240 <MX_GPIO_Init+0x100>)
 80071b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80071b6:	4a22      	ldr	r2, [pc, #136]	; (8007240 <MX_GPIO_Init+0x100>)
 80071b8:	f043 0301 	orr.w	r3, r3, #1
 80071bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80071c0:	4b1f      	ldr	r3, [pc, #124]	; (8007240 <MX_GPIO_Init+0x100>)
 80071c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80071c6:	f003 0301 	and.w	r3, r3, #1
 80071ca:	607b      	str	r3, [r7, #4]
 80071cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
 80071ce:	2200      	movs	r2, #0
 80071d0:	2108      	movs	r1, #8
 80071d2:	481c      	ldr	r0, [pc, #112]	; (8007244 <MX_GPIO_Init+0x104>)
 80071d4:	f7fb fcb8 	bl	8002b48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
 80071d8:	2201      	movs	r2, #1
 80071da:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 80071de:	4819      	ldr	r0, [pc, #100]	; (8007244 <MX_GPIO_Init+0x104>)
 80071e0:	f7fb fcb2 	bl	8002b48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
 80071e4:	2308      	movs	r3, #8
 80071e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pin = E3_Pin;
 80071e8:	2301      	movs	r3, #1
 80071ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071ec:	2300      	movs	r3, #0
 80071ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071f0:	2300      	movs	r3, #0
 80071f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071f4:	f107 0314 	add.w	r3, r7, #20
 80071f8:	4619      	mov	r1, r3
 80071fa:	4812      	ldr	r0, [pc, #72]	; (8007244 <MX_GPIO_Init+0x104>)
 80071fc:	f7fb fadc 	bl	80027b8 <HAL_GPIO_Init>
  HAL_GPIO_Init(E3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
 8007200:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pin = KEY_Pin;
 8007206:	2300      	movs	r3, #0
 8007208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800720a:	2302      	movs	r3, #2
 800720c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800720e:	f107 0314 	add.w	r3, r7, #20
 8007212:	4619      	mov	r1, r3
 8007214:	480c      	ldr	r0, [pc, #48]	; (8007248 <MX_GPIO_Init+0x108>)
 8007216:	f7fb facf 	bl	80027b8 <HAL_GPIO_Init>
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PEPin PEPin */
 800721a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800721e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 8007220:	2301      	movs	r3, #1
 8007222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007224:	2300      	movs	r3, #0
 8007226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007228:	2303      	movs	r3, #3
 800722a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800722c:	f107 0314 	add.w	r3, r7, #20
 8007230:	4619      	mov	r1, r3
 8007232:	4804      	ldr	r0, [pc, #16]	; (8007244 <MX_GPIO_Init+0x104>)
 8007234:	f7fb fac0 	bl	80027b8 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

 8007238:	bf00      	nop
 800723a:	3728      	adds	r7, #40	; 0x28
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	58024400 	.word	0x58024400
 8007244:	58021000 	.word	0x58021000
 8007248:	58020800 	.word	0x58020800

0800724c <MPU_Config>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void)
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
{
 8007252:	463b      	mov	r3, r7
 8007254:	2200      	movs	r2, #0
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	605a      	str	r2, [r3, #4]
 800725a:	609a      	str	r2, [r3, #8]
 800725c:	60da      	str	r2, [r3, #12]
  MPU_Region_InitTypeDef MPU_InitStruct = {0};

  /* Disables the MPU */
 800725e:	f7fb fa2f 	bl	80026c0 <HAL_MPU_Disable>
  HAL_MPU_Disable();
	
	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
 8007262:	2301      	movs	r3, #1
 8007264:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8007266:	2300      	movs	r3, #0
 8007268:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 800726a:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 800726e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 8007270:	231b      	movs	r3, #27
 8007272:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 8007274:	2300      	movs	r3, #0
 8007276:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8007278:	2300      	movs	r3, #0
 800727a:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 800727c:	2300      	movs	r3, #0
 800727e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8007280:	2300      	movs	r3, #0
 8007282:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8007284:	2301      	movs	r3, #1
 8007286:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8007288:	2301      	movs	r3, #1
 800728a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 800728c:	2300      	movs	r3, #0
 800728e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8007290:	463b      	mov	r3, r7
 8007292:	4618      	mov	r0, r3
 8007294:	f7fb fa4c 	bl	8002730 <HAL_MPU_ConfigRegion>
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
	
  /* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
 8007298:	2301      	movs	r3, #1
 800729a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800729c:	2301      	movs	r3, #1
 800729e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 80072a0:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 80072a4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 80072a6:	2316      	movs	r3, #22
 80072a8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 80072aa:	2305      	movs	r3, #5
 80072ac:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 80072ae:	2301      	movs	r3, #1
 80072b0:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 80072b2:	2301      	movs	r3, #1
 80072b4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 80072b6:	2300      	movs	r3, #0
 80072b8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 80072ba:	2300      	movs	r3, #0
 80072bc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 80072be:	2301      	movs	r3, #1
 80072c0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 80072c2:	2300      	movs	r3, #0
 80072c4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80072c6:	463b      	mov	r3, r7
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fb fa31 	bl	8002730 <HAL_MPU_ConfigRegion>
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
	
  /* Enables the MPU */
 80072ce:	2004      	movs	r0, #4
 80072d0:	f7fb fa0e 	bl	80026f0 <HAL_MPU_Enable>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80072d4:	bf00      	nop
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <CPU_CACHE_Enable>:
}

static void CPU_CACHE_Enable(void)
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80072e2:	4b34      	ldr	r3, [pc, #208]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d11b      	bne.n	8007326 <CPU_CACHE_Enable+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 80072ee:	f3bf 8f4f 	dsb	sy
}
 80072f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80072f4:	f3bf 8f6f 	isb	sy
}
 80072f8:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80072fa:	4b2e      	ldr	r3, [pc, #184]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8007302:	f3bf 8f4f 	dsb	sy
}
 8007306:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007308:	f3bf 8f6f 	isb	sy
}
 800730c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800730e:	4b29      	ldr	r3, [pc, #164]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	4a28      	ldr	r2, [pc, #160]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 8007314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007318:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800731a:	f3bf 8f4f 	dsb	sy
}
 800731e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007320:	f3bf 8f6f 	isb	sy
}
 8007324:	e000      	b.n	8007328 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8007326:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8007328:	4b22      	ldr	r3, [pc, #136]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 800732a:	695b      	ldr	r3, [r3, #20]
 800732c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d138      	bne.n	80073a6 <CPU_CACHE_Enable+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8007334:	4b1f      	ldr	r3, [pc, #124]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 8007336:	2200      	movs	r2, #0
 8007338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800733c:	f3bf 8f4f 	dsb	sy
}
 8007340:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8007342:	4b1c      	ldr	r3, [pc, #112]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 8007344:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007348:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	0b5b      	lsrs	r3, r3, #13
 800734e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007352:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	08db      	lsrs	r3, r3, #3
 8007358:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800735c:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8007366:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800736c:	4911      	ldr	r1, [pc, #68]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 800736e:	4313      	orrs	r3, r2
 8007370:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	1e5a      	subs	r2, r3, #1
 8007378:	607a      	str	r2, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1ef      	bne.n	800735e <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	1e5a      	subs	r2, r3, #1
 8007382:	60ba      	str	r2, [r7, #8]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d1e5      	bne.n	8007354 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8007388:	f3bf 8f4f 	dsb	sy
}
 800738c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800738e:	4b09      	ldr	r3, [pc, #36]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	4a08      	ldr	r2, [pc, #32]	; (80073b4 <CPU_CACHE_Enable+0xd8>)
 8007394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007398:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800739a:	f3bf 8f4f 	dsb	sy
}
 800739e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80073a0:	f3bf 8f6f 	isb	sy
}
 80073a4:	e000      	b.n	80073a8 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80073a6:	bf00      	nop
{
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
 80073a8:	bf00      	nop
 80073aa:	3714      	adds	r7, #20
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	e000ed00 	.word	0xe000ed00

080073b8 <LED_Blink>:
}

static void LED_Blink(uint32_t Hdelay,uint32_t Ldelay)
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
{
 80073c2:	2201      	movs	r2, #1
 80073c4:	2108      	movs	r1, #8
 80073c6:	480b      	ldr	r0, [pc, #44]	; (80073f4 <LED_Blink+0x3c>)
 80073c8:	f7fb fbbe 	bl	8002b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	3b01      	subs	r3, #1
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7fb f853 	bl	800247c <HAL_Delay>
	HAL_Delay(Hdelay - 1);
 80073d6:	2200      	movs	r2, #0
 80073d8:	2108      	movs	r1, #8
 80073da:	4806      	ldr	r0, [pc, #24]	; (80073f4 <LED_Blink+0x3c>)
 80073dc:	f7fb fbb4 	bl	8002b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	3b01      	subs	r3, #1
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7fb f849 	bl	800247c <HAL_Delay>
	HAL_Delay(Ldelay-1);
 80073ea:	bf00      	nop
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	58021000 	.word	0x58021000

080073f8 <RTC_CalendarShow>:
/**
  * @brief  Get the current time and date.
  * @param  
  * @retval None
  */
static void RTC_CalendarShow(RTC_DateTypeDef *sdatestructureget,RTC_TimeTypeDef *stimestructureget)
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b082      	sub	sp, #8
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
{
  /* ����ͬʱ��ȡʱ������??? ��Ȼ�ᵼ���´�RTC���ܶ�ȡ */
  /* Both time and date must be obtained or RTC cannot be read next time */
  /* Get the RTC current Time */
 8007402:	2200      	movs	r2, #0
 8007404:	6839      	ldr	r1, [r7, #0]
 8007406:	4806      	ldr	r0, [pc, #24]	; (8007420 <RTC_CalendarShow+0x28>)
 8007408:	f7fd fcfc 	bl	8004e04 <HAL_RTC_GetTime>
  HAL_RTC_GetTime(&hrtc, stimestructureget, RTC_FORMAT_BIN);
  /* Get the RTC current Date */
 800740c:	2200      	movs	r2, #0
 800740e:	6879      	ldr	r1, [r7, #4]
 8007410:	4803      	ldr	r0, [pc, #12]	; (8007420 <RTC_CalendarShow+0x28>)
 8007412:	f7fd fddb 	bl	8004fcc <HAL_RTC_GetDate>
  HAL_RTC_GetDate(&hrtc, sdatestructureget, RTC_FORMAT_BIN);
 8007416:	bf00      	nop
 8007418:	3708      	adds	r7, #8
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	24000680 	.word	0x24000680

08007424 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
 8007424:	b580      	push	{r7, lr}
 8007426:	b08e      	sub	sp, #56	; 0x38
 8007428:	af02      	add	r7, sp, #8
{
  /* USER CODE BEGIN 1 */
	
  #ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
 800742a:	f7ff ff0f 	bl	800724c <MPU_Config>
  MPU_Config();
 800742e:	f7ff ff55 	bl	80072dc <CPU_CACHE_Enable>
	
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 8007432:	f7fa ff91 	bl	8002358 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
 8007436:	f000 f859 	bl	80074ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
 800743a:	f7ff fe81 	bl	8007140 <MX_GPIO_Init>
  MX_GPIO_Init();
 800743e:	f000 f8e7 	bl	8007610 <MX_RTC_Init>
  MX_RTC_Init();
 8007442:	f000 f9c7 	bl	80077d4 <MX_SPI4_Init>
  MX_SPI4_Init();
 8007446:	f000 fb63 	bl	8007b10 <MX_TIM1_Init>
  MX_TIM1_Init();
  MX_UART4_Init();
  MX_USART1_UART_Init();
  MX_USART3_UART_Init();
 800744a:	f7f8 ff99 	bl	8000380 <LCD_Test>
  /* USER CODE BEGIN WHILE */
	uint8_t text[20];
	RTC_DateTypeDef sdatestructureget;
	RTC_TimeTypeDef stimestructureget;
  while (1)
  {
 800744e:	1d3a      	adds	r2, r7, #4
 8007450:	f107 0318 	add.w	r3, r7, #24
 8007454:	4611      	mov	r1, r2
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff ffce 	bl	80073f8 <RTC_CalendarShow>
    /* USER CODE END WHILE */

 800745c:	79bb      	ldrb	r3, [r7, #6]
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	b2db      	uxtb	r3, r3
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00c      	beq.n	8007482 <main+0x5e>
    /* USER CODE BEGIN 3 */
 8007468:	793b      	ldrb	r3, [r7, #4]
 800746a:	461a      	mov	r2, r3
 800746c:	797b      	ldrb	r3, [r7, #5]
 800746e:	4619      	mov	r1, r3
 8007470:	79bb      	ldrb	r3, [r7, #6]
 8007472:	f107 001c 	add.w	r0, r7, #28
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	460b      	mov	r3, r1
 800747a:	491a      	ldr	r1, [pc, #104]	; (80074e4 <main+0xc0>)
 800747c:	f000 fc92 	bl	8007da4 <siprintf>
 8007480:	e00b      	b.n	800749a <main+0x76>
		RTC_CalendarShow(&sdatestructureget,&stimestructureget);
		
 8007482:	793b      	ldrb	r3, [r7, #4]
 8007484:	461a      	mov	r2, r3
 8007486:	797b      	ldrb	r3, [r7, #5]
 8007488:	4619      	mov	r1, r3
 800748a:	79bb      	ldrb	r3, [r7, #6]
 800748c:	f107 001c 	add.w	r0, r7, #28
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	460b      	mov	r3, r1
 8007494:	4913      	ldr	r1, [pc, #76]	; (80074e4 <main+0xc0>)
 8007496:	f000 fc85 	bl	8007da4 <siprintf>
//		if (stimestructureget.Seconds % 2 == 1)
 800749a:	f107 031c 	add.w	r3, r7, #28
 800749e:	9301      	str	r3, [sp, #4]
 80074a0:	2310      	movs	r3, #16
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	2310      	movs	r3, #16
 80074a6:	22a0      	movs	r2, #160	; 0xa0
 80074a8:	213a      	movs	r1, #58	; 0x3a
 80074aa:	2004      	movs	r0, #4
 80074ac:	f7f9 face 	bl	8000a4c <LCD_ShowString>
//			sprintf((char *)&text,"Time %02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes,stimestructureget.Seconds);
//		else
 80074b0:	f7fa ffd8 	bl	8002464 <HAL_GetTick>
 80074b4:	4602      	mov	r2, r0
 80074b6:	f107 031c 	add.w	r3, r7, #28
 80074ba:	490b      	ldr	r1, [pc, #44]	; (80074e8 <main+0xc4>)
 80074bc:	4618      	mov	r0, r3
 80074be:	f000 fc71 	bl	8007da4 <siprintf>
			sprintf((char *)&text,"Time %02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes,stimestructureget.Seconds);
 80074c2:	f107 031c 	add.w	r3, r7, #28
 80074c6:	9301      	str	r3, [sp, #4]
 80074c8:	2310      	movs	r3, #16
 80074ca:	9300      	str	r3, [sp, #0]
 80074cc:	2310      	movs	r3, #16
 80074ce:	22a0      	movs	r2, #160	; 0xa0
 80074d0:	214a      	movs	r1, #74	; 0x4a
 80074d2:	2004      	movs	r0, #4
 80074d4:	f7f9 faba 	bl	8000a4c <LCD_ShowString>
		LCD_ShowString(4, 58, 160, 16, 16, text);

 80074d8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80074dc:	2003      	movs	r0, #3
 80074de:	f7ff ff6b 	bl	80073b8 <LED_Blink>
  {
 80074e2:	e7b4      	b.n	800744e <main+0x2a>
 80074e4:	0800864c 	.word	0x0800864c
 80074e8:	08008660 	.word	0x08008660

080074ec <SystemClock_Config>:
		
		LED_Blink(3,500);
		
  }
  /* USER CODE END 3 */
}
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b09c      	sub	sp, #112	; 0x70
 80074f0:	af00      	add	r7, sp, #0

 80074f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074f6:	224c      	movs	r2, #76	; 0x4c
 80074f8:	2100      	movs	r1, #0
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 fc4a 	bl	8007d94 <memset>
/**
 8007500:	1d3b      	adds	r3, r7, #4
 8007502:	2220      	movs	r2, #32
 8007504:	2100      	movs	r1, #0
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fc44 	bl	8007d94 <memset>
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
 800750c:	2002      	movs	r0, #2
 800750e:	f7fb fb45 	bl	8002b9c <HAL_PWREx_ConfigSupply>
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007512:	2300      	movs	r3, #0
 8007514:	603b      	str	r3, [r7, #0]
 8007516:	4b36      	ldr	r3, [pc, #216]	; (80075f0 <SystemClock_Config+0x104>)
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	4a35      	ldr	r2, [pc, #212]	; (80075f0 <SystemClock_Config+0x104>)
 800751c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007520:	6193      	str	r3, [r2, #24]
 8007522:	4b33      	ldr	r3, [pc, #204]	; (80075f0 <SystemClock_Config+0x104>)
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800752a:	603b      	str	r3, [r7, #0]
 800752c:	4b31      	ldr	r3, [pc, #196]	; (80075f4 <SystemClock_Config+0x108>)
 800752e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007530:	4a30      	ldr	r2, [pc, #192]	; (80075f4 <SystemClock_Config+0x108>)
 8007532:	f043 0301 	orr.w	r3, r3, #1
 8007536:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007538:	4b2e      	ldr	r3, [pc, #184]	; (80075f4 <SystemClock_Config+0x108>)
 800753a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800753c:	f003 0301 	and.w	r3, r3, #1
 8007540:	603b      	str	r3, [r7, #0]
 8007542:	683b      	ldr	r3, [r7, #0]

  /** Supply configuration update enable
 8007544:	bf00      	nop
 8007546:	4b2a      	ldr	r3, [pc, #168]	; (80075f0 <SystemClock_Config+0x104>)
 8007548:	699b      	ldr	r3, [r3, #24]
 800754a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800754e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007552:	d1f8      	bne.n	8007546 <SystemClock_Config+0x5a>
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
  /** Configure the main internal regulator output voltage
 8007554:	f7fb fb12 	bl	8002b7c <HAL_PWR_EnableBkUpAccess>
  */
 8007558:	f7fa ffb4 	bl	80024c4 <HAL_GetREVID>
 800755c:	4b26      	ldr	r3, [pc, #152]	; (80075f8 <SystemClock_Config+0x10c>)
 800755e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007560:	4a25      	ldr	r2, [pc, #148]	; (80075f8 <SystemClock_Config+0x10c>)
 8007562:	f023 0318 	bic.w	r3, r3, #24
 8007566:	6713      	str	r3, [r2, #112]	; 0x70
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
  /** Configure LSE Drive Capability
 8007568:	2305      	movs	r3, #5
 800756a:	627b      	str	r3, [r7, #36]	; 0x24
  */
 800756c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007570:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_PWR_EnableBkUpAccess();
 8007572:	2301      	movs	r3, #1
 8007574:	62fb      	str	r3, [r7, #44]	; 0x2c
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8007576:	2302      	movs	r3, #2
 8007578:	64bb      	str	r3, [r7, #72]	; 0x48
  /** Initializes the RCC Oscillators according to the specified parameters
 800757a:	2302      	movs	r3, #2
 800757c:	64fb      	str	r3, [r7, #76]	; 0x4c
  * in the RCC_OscInitTypeDef structure.
 800757e:	2305      	movs	r3, #5
 8007580:	653b      	str	r3, [r7, #80]	; 0x50
  */
 8007582:	2360      	movs	r3, #96	; 0x60
 8007584:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8007586:	2302      	movs	r3, #2
 8007588:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800758a:	2302      	movs	r3, #2
 800758c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800758e:	2302      	movs	r3, #2
 8007590:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007592:	2308      	movs	r3, #8
 8007594:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007596:	2300      	movs	r3, #0
 8007598:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLM = 5;
 800759a:	2300      	movs	r3, #0
 800759c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800759e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fb fb34 	bl	8002c10 <HAL_RCC_OscConfig>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d001      	beq.n	80075b2 <SystemClock_Config+0xc6>
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80075ae:	f000 f825 	bl	80075fc <Error_Handler>
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80075b2:	233f      	movs	r3, #63	; 0x3f
 80075b4:	607b      	str	r3, [r7, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
 80075b6:	2303      	movs	r3, #3
 80075b8:	60bb      	str	r3, [r7, #8]
  }
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]
  /** Initializes the CPU, AHB and APB buses clocks
 80075be:	2308      	movs	r3, #8
 80075c0:	613b      	str	r3, [r7, #16]
  */
 80075c2:	2300      	movs	r3, #0
 80075c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80075c6:	2300      	movs	r3, #0
 80075c8:	61bb      	str	r3, [r7, #24]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 80075ca:	2300      	movs	r3, #0
 80075cc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 80075ce:	2300      	movs	r3, #0
 80075d0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80075d2:	1d3b      	adds	r3, r7, #4
 80075d4:	2101      	movs	r1, #1
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7fb ff2a 	bl	8003430 <HAL_RCC_ClockConfig>
 80075dc:	4603      	mov	r3, r0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d001      	beq.n	80075e6 <SystemClock_Config+0xfa>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80075e2:	f000 f80b 	bl	80075fc <Error_Handler>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80075e6:	bf00      	nop
 80075e8:	3770      	adds	r7, #112	; 0x70
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	58024800 	.word	0x58024800
 80075f4:	58000400 	.word	0x58000400
 80075f8:	58024400 	.word	0x58024400

080075fc <Error_Handler>:
  }
}

/* USER CODE BEGIN 4 */

/* USER CODE END 4 */
 80075fc:	b580      	push	{r7, lr}
 80075fe:	af00      	add	r7, sp, #0

/**
  * @brief  This function is executed in case of error occurrence.
 8007600:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8007604:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007608:	f7ff fed6 	bl	80073b8 <LED_Blink>
  * @retval None
  */
 800760c:	bf00      	nop
 800760e:	bd80      	pop	{r7, pc}

08007610 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8007616:	1d3b      	adds	r3, r7, #4
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]
 800761c:	605a      	str	r2, [r3, #4]
 800761e:	609a      	str	r2, [r3, #8]
 8007620:	60da      	str	r2, [r3, #12]
 8007622:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8007624:	2300      	movs	r3, #0
 8007626:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8007628:	4b4e      	ldr	r3, [pc, #312]	; (8007764 <MX_RTC_Init+0x154>)
 800762a:	4a4f      	ldr	r2, [pc, #316]	; (8007768 <MX_RTC_Init+0x158>)
 800762c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800762e:	4b4d      	ldr	r3, [pc, #308]	; (8007764 <MX_RTC_Init+0x154>)
 8007630:	2240      	movs	r2, #64	; 0x40
 8007632:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8007634:	4b4b      	ldr	r3, [pc, #300]	; (8007764 <MX_RTC_Init+0x154>)
 8007636:	227f      	movs	r2, #127	; 0x7f
 8007638:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800763a:	4b4a      	ldr	r3, [pc, #296]	; (8007764 <MX_RTC_Init+0x154>)
 800763c:	22ff      	movs	r2, #255	; 0xff
 800763e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007640:	4b48      	ldr	r3, [pc, #288]	; (8007764 <MX_RTC_Init+0x154>)
 8007642:	2200      	movs	r2, #0
 8007644:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007646:	4b47      	ldr	r3, [pc, #284]	; (8007764 <MX_RTC_Init+0x154>)
 8007648:	2200      	movs	r2, #0
 800764a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800764c:	4b45      	ldr	r3, [pc, #276]	; (8007764 <MX_RTC_Init+0x154>)
 800764e:	2200      	movs	r2, #0
 8007650:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8007652:	4b44      	ldr	r3, [pc, #272]	; (8007764 <MX_RTC_Init+0x154>)
 8007654:	2200      	movs	r2, #0
 8007656:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007658:	4842      	ldr	r0, [pc, #264]	; (8007764 <MX_RTC_Init+0x154>)
 800765a:	f7fd fabd 	bl	8004bd8 <HAL_RTC_Init>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d001      	beq.n	8007668 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8007664:	f7ff ffca 	bl	80075fc <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 8007668:	2101      	movs	r1, #1
 800766a:	483e      	ldr	r0, [pc, #248]	; (8007764 <MX_RTC_Init+0x154>)
 800766c:	f7fd fde2 	bl	8005234 <HAL_RTCEx_BKUPRead>
 8007670:	4603      	mov	r3, r0
 8007672:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8007676:	4293      	cmp	r3, r2
 8007678:	d01b      	beq.n	80076b2 <MX_RTC_Init+0xa2>
  {
    /* Configure RTC Calendar */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 800767a:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800767e:	2101      	movs	r1, #1
 8007680:	4838      	ldr	r0, [pc, #224]	; (8007764 <MX_RTC_Init+0x154>)
 8007682:	f7fd fdbf 	bl	8005204 <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8007686:	2312      	movs	r3, #18
 8007688:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800768a:	2300      	movs	r3, #0
 800768c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800768e:	2300      	movs	r3, #0
 8007690:	71bb      	strb	r3, [r7, #6]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8007692:	2300      	movs	r3, #0
 8007694:	71fb      	strb	r3, [r7, #7]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007696:	2300      	movs	r3, #0
 8007698:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800769a:	2300      	movs	r3, #0
 800769c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800769e:	1d3b      	adds	r3, r7, #4
 80076a0:	2201      	movs	r2, #1
 80076a2:	4619      	mov	r1, r3
 80076a4:	482f      	ldr	r0, [pc, #188]	; (8007764 <MX_RTC_Init+0x154>)
 80076a6:	f7fd fb0f 	bl	8004cc8 <HAL_RTC_SetTime>
 80076aa:	4603      	mov	r3, r0
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d043      	beq.n	8007738 <MX_RTC_Init+0x128>
 80076b0:	e040      	b.n	8007734 <MX_RTC_Init+0x124>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) != RESET)
 80076b2:	4b2e      	ldr	r3, [pc, #184]	; (800776c <MX_RTC_Init+0x15c>)
 80076b4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80076b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00c      	beq.n	80076da <MX_RTC_Init+0xca>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 80076c0:	2201      	movs	r2, #1
 80076c2:	2108      	movs	r1, #8
 80076c4:	482a      	ldr	r0, [pc, #168]	; (8007770 <MX_RTC_Init+0x160>)
 80076c6:	f7fb fa3f 	bl	8002b48 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 80076ca:	2009      	movs	r0, #9
 80076cc:	f7fa fed6 	bl	800247c <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 80076d0:	2200      	movs	r2, #0
 80076d2:	2108      	movs	r1, #8
 80076d4:	4826      	ldr	r0, [pc, #152]	; (8007770 <MX_RTC_Init+0x160>)
 80076d6:	f7fb fa37 	bl	8002b48 <HAL_GPIO_WritePin>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET)
 80076da:	4b24      	ldr	r3, [pc, #144]	; (800776c <MX_RTC_Init+0x15c>)
 80076dc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80076e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01c      	beq.n	8007722 <MX_RTC_Init+0x112>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 80076e8:	2201      	movs	r2, #1
 80076ea:	2108      	movs	r1, #8
 80076ec:	4820      	ldr	r0, [pc, #128]	; (8007770 <MX_RTC_Init+0x160>)
 80076ee:	f7fb fa2b 	bl	8002b48 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 80076f2:	2009      	movs	r0, #9
 80076f4:	f7fa fec2 	bl	800247c <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 80076f8:	2200      	movs	r2, #0
 80076fa:	2108      	movs	r1, #8
 80076fc:	481c      	ldr	r0, [pc, #112]	; (8007770 <MX_RTC_Init+0x160>)
 80076fe:	f7fb fa23 	bl	8002b48 <HAL_GPIO_WritePin>
		 HAL_Delay(100-1);
 8007702:	2063      	movs	r0, #99	; 0x63
 8007704:	f7fa feba 	bl	800247c <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 8007708:	2201      	movs	r2, #1
 800770a:	2108      	movs	r1, #8
 800770c:	4818      	ldr	r0, [pc, #96]	; (8007770 <MX_RTC_Init+0x160>)
 800770e:	f7fb fa1b 	bl	8002b48 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 8007712:	2009      	movs	r0, #9
 8007714:	f7fa feb2 	bl	800247c <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 8007718:	2200      	movs	r2, #0
 800771a:	2108      	movs	r1, #8
 800771c:	4814      	ldr	r0, [pc, #80]	; (8007770 <MX_RTC_Init+0x160>)
 800771e:	f7fb fa13 	bl	8002b48 <HAL_GPIO_WritePin>
    __HAL_RCC_CLEAR_RESET_FLAGS();
 8007722:	4b12      	ldr	r3, [pc, #72]	; (800776c <MX_RTC_Init+0x15c>)
 8007724:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8007728:	4a10      	ldr	r2, [pc, #64]	; (800776c <MX_RTC_Init+0x15c>)
 800772a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800772e:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
 8007732:	e014      	b.n	800775e <MX_RTC_Init+0x14e>
  {
    Error_Handler();
 8007734:	f7ff ff62 	bl	80075fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8007738:	2305      	movs	r3, #5
 800773a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 800773c:	2311      	movs	r3, #17
 800773e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8007740:	2312      	movs	r3, #18
 8007742:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8007744:	2321      	movs	r3, #33	; 0x21
 8007746:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007748:	463b      	mov	r3, r7
 800774a:	2201      	movs	r2, #1
 800774c:	4619      	mov	r1, r3
 800774e:	4805      	ldr	r0, [pc, #20]	; (8007764 <MX_RTC_Init+0x154>)
 8007750:	f7fd fbb4 	bl	8004ebc <HAL_RTC_SetDate>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <MX_RTC_Init+0x14e>
  {
    Error_Handler();
 800775a:	f7ff ff4f 	bl	80075fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800775e:	3718      	adds	r7, #24
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	24000680 	.word	0x24000680
 8007768:	58004000 	.word	0x58004000
 800776c:	58024400 	.word	0x58024400
 8007770:	58021000 	.word	0x58021000

08007774 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b0b2      	sub	sp, #200	; 0xc8
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800777c:	f107 030c 	add.w	r3, r7, #12
 8007780:	22bc      	movs	r2, #188	; 0xbc
 8007782:	2100      	movs	r1, #0
 8007784:	4618      	mov	r0, r3
 8007786:	f000 fb05 	bl	8007d94 <memset>
  if(rtcHandle->Instance==RTC)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a0f      	ldr	r2, [pc, #60]	; (80077cc <HAL_RTC_MspInit+0x58>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d116      	bne.n	80077c2 <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007794:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007798:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800779a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800779e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80077a2:	f107 030c 	add.w	r3, r7, #12
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fc f972 	bl	8003a90 <HAL_RCCEx_PeriphCLKConfig>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80077b2:	f7ff ff23 	bl	80075fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80077b6:	4b06      	ldr	r3, [pc, #24]	; (80077d0 <HAL_RTC_MspInit+0x5c>)
 80077b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ba:	4a05      	ldr	r2, [pc, #20]	; (80077d0 <HAL_RTC_MspInit+0x5c>)
 80077bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077c0:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80077c2:	bf00      	nop
 80077c4:	37c8      	adds	r7, #200	; 0xc8
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	58004000 	.word	0x58004000
 80077d0:	58024400 	.word	0x58024400

080077d4 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80077d8:	4b28      	ldr	r3, [pc, #160]	; (800787c <MX_SPI4_Init+0xa8>)
 80077da:	4a29      	ldr	r2, [pc, #164]	; (8007880 <MX_SPI4_Init+0xac>)
 80077dc:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80077de:	4b27      	ldr	r3, [pc, #156]	; (800787c <MX_SPI4_Init+0xa8>)
 80077e0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80077e4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 80077e6:	4b25      	ldr	r3, [pc, #148]	; (800787c <MX_SPI4_Init+0xa8>)
 80077e8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80077ec:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80077ee:	4b23      	ldr	r3, [pc, #140]	; (800787c <MX_SPI4_Init+0xa8>)
 80077f0:	2207      	movs	r2, #7
 80077f2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80077f4:	4b21      	ldr	r3, [pc, #132]	; (800787c <MX_SPI4_Init+0xa8>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80077fa:	4b20      	ldr	r3, [pc, #128]	; (800787c <MX_SPI4_Init+0xa8>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8007800:	4b1e      	ldr	r3, [pc, #120]	; (800787c <MX_SPI4_Init+0xa8>)
 8007802:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8007806:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007808:	4b1c      	ldr	r3, [pc, #112]	; (800787c <MX_SPI4_Init+0xa8>)
 800780a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800780e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007810:	4b1a      	ldr	r3, [pc, #104]	; (800787c <MX_SPI4_Init+0xa8>)
 8007812:	2200      	movs	r2, #0
 8007814:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8007816:	4b19      	ldr	r3, [pc, #100]	; (800787c <MX_SPI4_Init+0xa8>)
 8007818:	2200      	movs	r2, #0
 800781a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800781c:	4b17      	ldr	r3, [pc, #92]	; (800787c <MX_SPI4_Init+0xa8>)
 800781e:	2200      	movs	r2, #0
 8007820:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8007822:	4b16      	ldr	r3, [pc, #88]	; (800787c <MX_SPI4_Init+0xa8>)
 8007824:	2200      	movs	r2, #0
 8007826:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007828:	4b14      	ldr	r3, [pc, #80]	; (800787c <MX_SPI4_Init+0xa8>)
 800782a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800782e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8007830:	4b12      	ldr	r3, [pc, #72]	; (800787c <MX_SPI4_Init+0xa8>)
 8007832:	2200      	movs	r2, #0
 8007834:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8007836:	4b11      	ldr	r3, [pc, #68]	; (800787c <MX_SPI4_Init+0xa8>)
 8007838:	2200      	movs	r2, #0
 800783a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800783c:	4b0f      	ldr	r3, [pc, #60]	; (800787c <MX_SPI4_Init+0xa8>)
 800783e:	2200      	movs	r2, #0
 8007840:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8007842:	4b0e      	ldr	r3, [pc, #56]	; (800787c <MX_SPI4_Init+0xa8>)
 8007844:	2200      	movs	r2, #0
 8007846:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8007848:	4b0c      	ldr	r3, [pc, #48]	; (800787c <MX_SPI4_Init+0xa8>)
 800784a:	2200      	movs	r2, #0
 800784c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800784e:	4b0b      	ldr	r3, [pc, #44]	; (800787c <MX_SPI4_Init+0xa8>)
 8007850:	2200      	movs	r2, #0
 8007852:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8007854:	4b09      	ldr	r3, [pc, #36]	; (800787c <MX_SPI4_Init+0xa8>)
 8007856:	2200      	movs	r2, #0
 8007858:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800785a:	4b08      	ldr	r3, [pc, #32]	; (800787c <MX_SPI4_Init+0xa8>)
 800785c:	2200      	movs	r2, #0
 800785e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8007860:	4b06      	ldr	r3, [pc, #24]	; (800787c <MX_SPI4_Init+0xa8>)
 8007862:	2200      	movs	r2, #0
 8007864:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8007866:	4805      	ldr	r0, [pc, #20]	; (800787c <MX_SPI4_Init+0xa8>)
 8007868:	f7fd fcfa 	bl	8005260 <HAL_SPI_Init>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8007872:	f7ff fec3 	bl	80075fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8007876:	bf00      	nop
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	240006a4 	.word	0x240006a4
 8007880:	40013400 	.word	0x40013400

08007884 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b0b8      	sub	sp, #224	; 0xe0
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800788c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8007890:	2200      	movs	r2, #0
 8007892:	601a      	str	r2, [r3, #0]
 8007894:	605a      	str	r2, [r3, #4]
 8007896:	609a      	str	r2, [r3, #8]
 8007898:	60da      	str	r2, [r3, #12]
 800789a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800789c:	f107 0310 	add.w	r3, r7, #16
 80078a0:	22bc      	movs	r2, #188	; 0xbc
 80078a2:	2100      	movs	r1, #0
 80078a4:	4618      	mov	r0, r3
 80078a6:	f000 fa75 	bl	8007d94 <memset>
  if(spiHandle->Instance==SPI4)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a25      	ldr	r2, [pc, #148]	; (8007944 <HAL_SPI_MspInit+0xc0>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d142      	bne.n	800793a <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80078b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80078b8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80078ba:	2300      	movs	r3, #0
 80078bc:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80078be:	f107 0310 	add.w	r3, r7, #16
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7fc f8e4 	bl	8003a90 <HAL_RCCEx_PeriphCLKConfig>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d001      	beq.n	80078d2 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80078ce:	f7ff fe95 	bl	80075fc <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80078d2:	4b1d      	ldr	r3, [pc, #116]	; (8007948 <HAL_SPI_MspInit+0xc4>)
 80078d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80078d8:	4a1b      	ldr	r2, [pc, #108]	; (8007948 <HAL_SPI_MspInit+0xc4>)
 80078da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80078de:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80078e2:	4b19      	ldr	r3, [pc, #100]	; (8007948 <HAL_SPI_MspInit+0xc4>)
 80078e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80078e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078ec:	60fb      	str	r3, [r7, #12]
 80078ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80078f0:	4b15      	ldr	r3, [pc, #84]	; (8007948 <HAL_SPI_MspInit+0xc4>)
 80078f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80078f6:	4a14      	ldr	r2, [pc, #80]	; (8007948 <HAL_SPI_MspInit+0xc4>)
 80078f8:	f043 0310 	orr.w	r3, r3, #16
 80078fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007900:	4b11      	ldr	r3, [pc, #68]	; (8007948 <HAL_SPI_MspInit+0xc4>)
 8007902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007906:	f003 0310 	and.w	r3, r3, #16
 800790a:	60bb      	str	r3, [r7, #8]
 800790c:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800790e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8007912:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007916:	2302      	movs	r3, #2
 8007918:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800791c:	2300      	movs	r3, #0
 800791e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007922:	2302      	movs	r3, #2
 8007924:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007928:	2305      	movs	r3, #5
 800792a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800792e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8007932:	4619      	mov	r1, r3
 8007934:	4805      	ldr	r0, [pc, #20]	; (800794c <HAL_SPI_MspInit+0xc8>)
 8007936:	f7fa ff3f 	bl	80027b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800793a:	bf00      	nop
 800793c:	37e0      	adds	r7, #224	; 0xe0
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	40013400 	.word	0x40013400
 8007948:	58024400 	.word	0x58024400
 800794c:	58021000 	.word	0x58021000

08007950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007956:	4b0a      	ldr	r3, [pc, #40]	; (8007980 <HAL_MspInit+0x30>)
 8007958:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800795c:	4a08      	ldr	r2, [pc, #32]	; (8007980 <HAL_MspInit+0x30>)
 800795e:	f043 0302 	orr.w	r3, r3, #2
 8007962:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007966:	4b06      	ldr	r3, [pc, #24]	; (8007980 <HAL_MspInit+0x30>)
 8007968:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800796c:	f003 0302 	and.w	r3, r3, #2
 8007970:	607b      	str	r3, [r7, #4]
 8007972:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	58024400 	.word	0x58024400

08007984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007984:	b480      	push	{r7}
 8007986:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007988:	bf00      	nop
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007992:	b480      	push	{r7}
 8007994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007996:	e7fe      	b.n	8007996 <HardFault_Handler+0x4>

08007998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007998:	b480      	push	{r7}
 800799a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800799c:	e7fe      	b.n	800799c <MemManage_Handler+0x4>

0800799e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800799e:	b480      	push	{r7}
 80079a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80079a2:	e7fe      	b.n	80079a2 <BusFault_Handler+0x4>

080079a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80079a4:	b480      	push	{r7}
 80079a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80079a8:	e7fe      	b.n	80079a8 <UsageFault_Handler+0x4>

080079aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80079aa:	b480      	push	{r7}
 80079ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80079ae:	bf00      	nop
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80079b8:	b480      	push	{r7}
 80079ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80079bc:	bf00      	nop
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80079c6:	b480      	push	{r7}
 80079c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80079ca:	bf00      	nop
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80079d8:	f7fa fd30 	bl	800243c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80079dc:	bf00      	nop
 80079de:	bd80      	pop	{r7, pc}

080079e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80079e8:	4a14      	ldr	r2, [pc, #80]	; (8007a3c <_sbrk+0x5c>)
 80079ea:	4b15      	ldr	r3, [pc, #84]	; (8007a40 <_sbrk+0x60>)
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80079f4:	4b13      	ldr	r3, [pc, #76]	; (8007a44 <_sbrk+0x64>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d102      	bne.n	8007a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80079fc:	4b11      	ldr	r3, [pc, #68]	; (8007a44 <_sbrk+0x64>)
 80079fe:	4a12      	ldr	r2, [pc, #72]	; (8007a48 <_sbrk+0x68>)
 8007a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a02:	4b10      	ldr	r3, [pc, #64]	; (8007a44 <_sbrk+0x64>)
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4413      	add	r3, r2
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d207      	bcs.n	8007a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a10:	f000 f996 	bl	8007d40 <__errno>
 8007a14:	4603      	mov	r3, r0
 8007a16:	220c      	movs	r2, #12
 8007a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a1e:	e009      	b.n	8007a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a20:	4b08      	ldr	r3, [pc, #32]	; (8007a44 <_sbrk+0x64>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a26:	4b07      	ldr	r3, [pc, #28]	; (8007a44 <_sbrk+0x64>)
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	4a05      	ldr	r2, [pc, #20]	; (8007a44 <_sbrk+0x64>)
 8007a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007a32:	68fb      	ldr	r3, [r7, #12]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3718      	adds	r7, #24
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	24080000 	.word	0x24080000
 8007a40:	00000400 	.word	0x00000400
 8007a44:	24000624 	.word	0x24000624
 8007a48:	24000788 	.word	0x24000788

08007a4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007a50:	4b29      	ldr	r3, [pc, #164]	; (8007af8 <SystemInit+0xac>)
 8007a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a56:	4a28      	ldr	r2, [pc, #160]	; (8007af8 <SystemInit+0xac>)
 8007a58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007a60:	4b26      	ldr	r3, [pc, #152]	; (8007afc <SystemInit+0xb0>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a25      	ldr	r2, [pc, #148]	; (8007afc <SystemInit+0xb0>)
 8007a66:	f043 0301 	orr.w	r3, r3, #1
 8007a6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007a6c:	4b23      	ldr	r3, [pc, #140]	; (8007afc <SystemInit+0xb0>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007a72:	4b22      	ldr	r3, [pc, #136]	; (8007afc <SystemInit+0xb0>)
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	4921      	ldr	r1, [pc, #132]	; (8007afc <SystemInit+0xb0>)
 8007a78:	4b21      	ldr	r3, [pc, #132]	; (8007b00 <SystemInit+0xb4>)
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007a7e:	4b1f      	ldr	r3, [pc, #124]	; (8007afc <SystemInit+0xb0>)
 8007a80:	2200      	movs	r2, #0
 8007a82:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007a84:	4b1d      	ldr	r3, [pc, #116]	; (8007afc <SystemInit+0xb0>)
 8007a86:	2200      	movs	r2, #0
 8007a88:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8007a8a:	4b1c      	ldr	r3, [pc, #112]	; (8007afc <SystemInit+0xb0>)
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8007a90:	4b1a      	ldr	r3, [pc, #104]	; (8007afc <SystemInit+0xb0>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8007a96:	4b19      	ldr	r3, [pc, #100]	; (8007afc <SystemInit+0xb0>)
 8007a98:	2200      	movs	r2, #0
 8007a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8007a9c:	4b17      	ldr	r3, [pc, #92]	; (8007afc <SystemInit+0xb0>)
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007aa2:	4b16      	ldr	r3, [pc, #88]	; (8007afc <SystemInit+0xb0>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8007aa8:	4b14      	ldr	r3, [pc, #80]	; (8007afc <SystemInit+0xb0>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007aae:	4b13      	ldr	r3, [pc, #76]	; (8007afc <SystemInit+0xb0>)
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8007ab4:	4b11      	ldr	r3, [pc, #68]	; (8007afc <SystemInit+0xb0>)
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007aba:	4b10      	ldr	r3, [pc, #64]	; (8007afc <SystemInit+0xb0>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007ac0:	4b0e      	ldr	r3, [pc, #56]	; (8007afc <SystemInit+0xb0>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a0d      	ldr	r2, [pc, #52]	; (8007afc <SystemInit+0xb0>)
 8007ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007aca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007acc:	4b0b      	ldr	r3, [pc, #44]	; (8007afc <SystemInit+0xb0>)
 8007ace:	2200      	movs	r2, #0
 8007ad0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007ad2:	4b0c      	ldr	r3, [pc, #48]	; (8007b04 <SystemInit+0xb8>)
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	4b0c      	ldr	r3, [pc, #48]	; (8007b08 <SystemInit+0xbc>)
 8007ad8:	4013      	ands	r3, r2
 8007ada:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ade:	d202      	bcs.n	8007ae6 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007ae0:	4b0a      	ldr	r3, [pc, #40]	; (8007b0c <SystemInit+0xc0>)
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007ae6:	4b04      	ldr	r3, [pc, #16]	; (8007af8 <SystemInit+0xac>)
 8007ae8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007aec:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8007aee:	bf00      	nop
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr
 8007af8:	e000ed00 	.word	0xe000ed00
 8007afc:	58024400 	.word	0x58024400
 8007b00:	eaf6ed7f 	.word	0xeaf6ed7f
 8007b04:	5c001000 	.word	0x5c001000
 8007b08:	ffff0000 	.word	0xffff0000
 8007b0c:	51008108 	.word	0x51008108

08007b10 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b096      	sub	sp, #88	; 0x58
 8007b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b16:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	601a      	str	r2, [r3, #0]
 8007b1e:	605a      	str	r2, [r3, #4]
 8007b20:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007b22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007b26:	2200      	movs	r2, #0
 8007b28:	601a      	str	r2, [r3, #0]
 8007b2a:	605a      	str	r2, [r3, #4]
 8007b2c:	609a      	str	r2, [r3, #8]
 8007b2e:	60da      	str	r2, [r3, #12]
 8007b30:	611a      	str	r2, [r3, #16]
 8007b32:	615a      	str	r2, [r3, #20]
 8007b34:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007b36:	1d3b      	adds	r3, r7, #4
 8007b38:	222c      	movs	r2, #44	; 0x2c
 8007b3a:	2100      	movs	r1, #0
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f000 f929 	bl	8007d94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007b42:	4b39      	ldr	r3, [pc, #228]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b44:	4a39      	ldr	r2, [pc, #228]	; (8007c2c <MX_TIM1_Init+0x11c>)
 8007b46:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 12-1;
 8007b48:	4b37      	ldr	r3, [pc, #220]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b4a:	220b      	movs	r2, #11
 8007b4c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b4e:	4b36      	ldr	r3, [pc, #216]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8007b54:	4b34      	ldr	r3, [pc, #208]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007b5a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b5c:	4b32      	ldr	r3, [pc, #200]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b5e:	2200      	movs	r2, #0
 8007b60:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007b62:	4b31      	ldr	r3, [pc, #196]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b68:	4b2f      	ldr	r3, [pc, #188]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007b6e:	482e      	ldr	r0, [pc, #184]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b70:	f7fe fc31 	bl	80063d6 <HAL_TIM_PWM_Init>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8007b7a:	f7ff fd3f 	bl	80075fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007b82:	2300      	movs	r3, #0
 8007b84:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b86:	2300      	movs	r3, #0
 8007b88:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007b8a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007b8e:	4619      	mov	r1, r3
 8007b90:	4825      	ldr	r0, [pc, #148]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007b92:	f7ff f9a9 	bl	8006ee8 <HAL_TIMEx_MasterConfigSynchronization>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d001      	beq.n	8007ba0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8007b9c:	f7ff fd2e 	bl	80075fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007ba0:	2360      	movs	r3, #96	; 0x60
 8007ba2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8007bac:	2308      	movs	r3, #8
 8007bae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007bbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007bc0:	2204      	movs	r2, #4
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	4818      	ldr	r0, [pc, #96]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007bc6:	f7fe fc5d 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d001      	beq.n	8007bd4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007bd0:	f7ff fd14 	bl	80075fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007be0:	2300      	movs	r3, #0
 8007be2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007be4:	2300      	movs	r3, #0
 8007be6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007be8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007bec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007bf6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bfa:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007c00:	2300      	movs	r3, #0
 8007c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007c04:	1d3b      	adds	r3, r7, #4
 8007c06:	4619      	mov	r1, r3
 8007c08:	4807      	ldr	r0, [pc, #28]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007c0a:	f7ff f9f5 	bl	8006ff8 <HAL_TIMEx_ConfigBreakDeadTime>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d001      	beq.n	8007c18 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8007c14:	f7ff fcf2 	bl	80075fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007c18:	4803      	ldr	r0, [pc, #12]	; (8007c28 <MX_TIM1_Init+0x118>)
 8007c1a:	f000 f82b 	bl	8007c74 <HAL_TIM_MspPostInit>

}
 8007c1e:	bf00      	nop
 8007c20:	3758      	adds	r7, #88	; 0x58
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	2400072c 	.word	0x2400072c
 8007c2c:	40010000 	.word	0x40010000

08007c30 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a0b      	ldr	r2, [pc, #44]	; (8007c6c <HAL_TIM_PWM_MspInit+0x3c>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d10e      	bne.n	8007c60 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007c42:	4b0b      	ldr	r3, [pc, #44]	; (8007c70 <HAL_TIM_PWM_MspInit+0x40>)
 8007c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007c48:	4a09      	ldr	r2, [pc, #36]	; (8007c70 <HAL_TIM_PWM_MspInit+0x40>)
 8007c4a:	f043 0301 	orr.w	r3, r3, #1
 8007c4e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8007c52:	4b07      	ldr	r3, [pc, #28]	; (8007c70 <HAL_TIM_PWM_MspInit+0x40>)
 8007c54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007c58:	f003 0301 	and.w	r3, r3, #1
 8007c5c:	60fb      	str	r3, [r7, #12]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007c60:	bf00      	nop
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr
 8007c6c:	40010000 	.word	0x40010000
 8007c70:	58024400 	.word	0x58024400

08007c74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b088      	sub	sp, #32
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c7c:	f107 030c 	add.w	r3, r7, #12
 8007c80:	2200      	movs	r2, #0
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	605a      	str	r2, [r3, #4]
 8007c86:	609a      	str	r2, [r3, #8]
 8007c88:	60da      	str	r2, [r3, #12]
 8007c8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a13      	ldr	r2, [pc, #76]	; (8007ce0 <HAL_TIM_MspPostInit+0x6c>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d11f      	bne.n	8007cd6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007c96:	4b13      	ldr	r3, [pc, #76]	; (8007ce4 <HAL_TIM_MspPostInit+0x70>)
 8007c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007c9c:	4a11      	ldr	r2, [pc, #68]	; (8007ce4 <HAL_TIM_MspPostInit+0x70>)
 8007c9e:	f043 0310 	orr.w	r3, r3, #16
 8007ca2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007ca6:	4b0f      	ldr	r3, [pc, #60]	; (8007ce4 <HAL_TIM_MspPostInit+0x70>)
 8007ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007cac:	f003 0310 	and.w	r3, r3, #16
 8007cb0:	60bb      	str	r3, [r7, #8]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007cb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cba:	2302      	movs	r3, #2
 8007cbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007cca:	f107 030c 	add.w	r3, r7, #12
 8007cce:	4619      	mov	r1, r3
 8007cd0:	4805      	ldr	r0, [pc, #20]	; (8007ce8 <HAL_TIM_MspPostInit+0x74>)
 8007cd2:	f7fa fd71 	bl	80027b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007cd6:	bf00      	nop
 8007cd8:	3720      	adds	r7, #32
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	40010000 	.word	0x40010000
 8007ce4:	58024400 	.word	0x58024400
 8007ce8:	58021000 	.word	0x58021000

08007cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007d24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007cf0:	f7ff feac 	bl	8007a4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007cf4:	480c      	ldr	r0, [pc, #48]	; (8007d28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007cf6:	490d      	ldr	r1, [pc, #52]	; (8007d2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007cf8:	4a0d      	ldr	r2, [pc, #52]	; (8007d30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007cfc:	e002      	b.n	8007d04 <LoopCopyDataInit>

08007cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007d02:	3304      	adds	r3, #4

08007d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007d08:	d3f9      	bcc.n	8007cfe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007d0a:	4a0a      	ldr	r2, [pc, #40]	; (8007d34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007d0c:	4c0a      	ldr	r4, [pc, #40]	; (8007d38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8007d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d10:	e001      	b.n	8007d16 <LoopFillZerobss>

08007d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d14:	3204      	adds	r2, #4

08007d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d18:	d3fb      	bcc.n	8007d12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007d1a:	f000 f817 	bl	8007d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007d1e:	f7ff fb81 	bl	8007424 <main>
  bx  lr
 8007d22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007d24:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8007d28:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8007d2c:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 8007d30:	0800911c 	.word	0x0800911c
  ldr r2, =_sbss
 8007d34:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 8007d38:	24000788 	.word	0x24000788

08007d3c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007d3c:	e7fe      	b.n	8007d3c <ADC3_IRQHandler>
	...

08007d40 <__errno>:
 8007d40:	4b01      	ldr	r3, [pc, #4]	; (8007d48 <__errno+0x8>)
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	240000a0 	.word	0x240000a0

08007d4c <__libc_init_array>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	4d0d      	ldr	r5, [pc, #52]	; (8007d84 <__libc_init_array+0x38>)
 8007d50:	4c0d      	ldr	r4, [pc, #52]	; (8007d88 <__libc_init_array+0x3c>)
 8007d52:	1b64      	subs	r4, r4, r5
 8007d54:	10a4      	asrs	r4, r4, #2
 8007d56:	2600      	movs	r6, #0
 8007d58:	42a6      	cmp	r6, r4
 8007d5a:	d109      	bne.n	8007d70 <__libc_init_array+0x24>
 8007d5c:	4d0b      	ldr	r5, [pc, #44]	; (8007d8c <__libc_init_array+0x40>)
 8007d5e:	4c0c      	ldr	r4, [pc, #48]	; (8007d90 <__libc_init_array+0x44>)
 8007d60:	f000 fc4e 	bl	8008600 <_init>
 8007d64:	1b64      	subs	r4, r4, r5
 8007d66:	10a4      	asrs	r4, r4, #2
 8007d68:	2600      	movs	r6, #0
 8007d6a:	42a6      	cmp	r6, r4
 8007d6c:	d105      	bne.n	8007d7a <__libc_init_array+0x2e>
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}
 8007d70:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d74:	4798      	blx	r3
 8007d76:	3601      	adds	r6, #1
 8007d78:	e7ee      	b.n	8007d58 <__libc_init_array+0xc>
 8007d7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d7e:	4798      	blx	r3
 8007d80:	3601      	adds	r6, #1
 8007d82:	e7f2      	b.n	8007d6a <__libc_init_array+0x1e>
 8007d84:	08009114 	.word	0x08009114
 8007d88:	08009114 	.word	0x08009114
 8007d8c:	08009114 	.word	0x08009114
 8007d90:	08009118 	.word	0x08009118

08007d94 <memset>:
 8007d94:	4402      	add	r2, r0
 8007d96:	4603      	mov	r3, r0
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d100      	bne.n	8007d9e <memset+0xa>
 8007d9c:	4770      	bx	lr
 8007d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007da2:	e7f9      	b.n	8007d98 <memset+0x4>

08007da4 <siprintf>:
 8007da4:	b40e      	push	{r1, r2, r3}
 8007da6:	b500      	push	{lr}
 8007da8:	b09c      	sub	sp, #112	; 0x70
 8007daa:	ab1d      	add	r3, sp, #116	; 0x74
 8007dac:	9002      	str	r0, [sp, #8]
 8007dae:	9006      	str	r0, [sp, #24]
 8007db0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007db4:	4809      	ldr	r0, [pc, #36]	; (8007ddc <siprintf+0x38>)
 8007db6:	9107      	str	r1, [sp, #28]
 8007db8:	9104      	str	r1, [sp, #16]
 8007dba:	4909      	ldr	r1, [pc, #36]	; (8007de0 <siprintf+0x3c>)
 8007dbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dc0:	9105      	str	r1, [sp, #20]
 8007dc2:	6800      	ldr	r0, [r0, #0]
 8007dc4:	9301      	str	r3, [sp, #4]
 8007dc6:	a902      	add	r1, sp, #8
 8007dc8:	f000 f868 	bl	8007e9c <_svfiprintf_r>
 8007dcc:	9b02      	ldr	r3, [sp, #8]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	701a      	strb	r2, [r3, #0]
 8007dd2:	b01c      	add	sp, #112	; 0x70
 8007dd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007dd8:	b003      	add	sp, #12
 8007dda:	4770      	bx	lr
 8007ddc:	240000a0 	.word	0x240000a0
 8007de0:	ffff0208 	.word	0xffff0208

08007de4 <__ssputs_r>:
 8007de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de8:	688e      	ldr	r6, [r1, #8]
 8007dea:	429e      	cmp	r6, r3
 8007dec:	4682      	mov	sl, r0
 8007dee:	460c      	mov	r4, r1
 8007df0:	4690      	mov	r8, r2
 8007df2:	461f      	mov	r7, r3
 8007df4:	d838      	bhi.n	8007e68 <__ssputs_r+0x84>
 8007df6:	898a      	ldrh	r2, [r1, #12]
 8007df8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007dfc:	d032      	beq.n	8007e64 <__ssputs_r+0x80>
 8007dfe:	6825      	ldr	r5, [r4, #0]
 8007e00:	6909      	ldr	r1, [r1, #16]
 8007e02:	eba5 0901 	sub.w	r9, r5, r1
 8007e06:	6965      	ldr	r5, [r4, #20]
 8007e08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e10:	3301      	adds	r3, #1
 8007e12:	444b      	add	r3, r9
 8007e14:	106d      	asrs	r5, r5, #1
 8007e16:	429d      	cmp	r5, r3
 8007e18:	bf38      	it	cc
 8007e1a:	461d      	movcc	r5, r3
 8007e1c:	0553      	lsls	r3, r2, #21
 8007e1e:	d531      	bpl.n	8007e84 <__ssputs_r+0xa0>
 8007e20:	4629      	mov	r1, r5
 8007e22:	f000 fb47 	bl	80084b4 <_malloc_r>
 8007e26:	4606      	mov	r6, r0
 8007e28:	b950      	cbnz	r0, 8007e40 <__ssputs_r+0x5c>
 8007e2a:	230c      	movs	r3, #12
 8007e2c:	f8ca 3000 	str.w	r3, [sl]
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	f04f 30ff 	mov.w	r0, #4294967295
 8007e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e40:	6921      	ldr	r1, [r4, #16]
 8007e42:	464a      	mov	r2, r9
 8007e44:	f000 fabe 	bl	80083c4 <memcpy>
 8007e48:	89a3      	ldrh	r3, [r4, #12]
 8007e4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e52:	81a3      	strh	r3, [r4, #12]
 8007e54:	6126      	str	r6, [r4, #16]
 8007e56:	6165      	str	r5, [r4, #20]
 8007e58:	444e      	add	r6, r9
 8007e5a:	eba5 0509 	sub.w	r5, r5, r9
 8007e5e:	6026      	str	r6, [r4, #0]
 8007e60:	60a5      	str	r5, [r4, #8]
 8007e62:	463e      	mov	r6, r7
 8007e64:	42be      	cmp	r6, r7
 8007e66:	d900      	bls.n	8007e6a <__ssputs_r+0x86>
 8007e68:	463e      	mov	r6, r7
 8007e6a:	4632      	mov	r2, r6
 8007e6c:	6820      	ldr	r0, [r4, #0]
 8007e6e:	4641      	mov	r1, r8
 8007e70:	f000 fab6 	bl	80083e0 <memmove>
 8007e74:	68a3      	ldr	r3, [r4, #8]
 8007e76:	6822      	ldr	r2, [r4, #0]
 8007e78:	1b9b      	subs	r3, r3, r6
 8007e7a:	4432      	add	r2, r6
 8007e7c:	60a3      	str	r3, [r4, #8]
 8007e7e:	6022      	str	r2, [r4, #0]
 8007e80:	2000      	movs	r0, #0
 8007e82:	e7db      	b.n	8007e3c <__ssputs_r+0x58>
 8007e84:	462a      	mov	r2, r5
 8007e86:	f000 fb6f 	bl	8008568 <_realloc_r>
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	d1e1      	bne.n	8007e54 <__ssputs_r+0x70>
 8007e90:	6921      	ldr	r1, [r4, #16]
 8007e92:	4650      	mov	r0, sl
 8007e94:	f000 fabe 	bl	8008414 <_free_r>
 8007e98:	e7c7      	b.n	8007e2a <__ssputs_r+0x46>
	...

08007e9c <_svfiprintf_r>:
 8007e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea0:	4698      	mov	r8, r3
 8007ea2:	898b      	ldrh	r3, [r1, #12]
 8007ea4:	061b      	lsls	r3, r3, #24
 8007ea6:	b09d      	sub	sp, #116	; 0x74
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	460d      	mov	r5, r1
 8007eac:	4614      	mov	r4, r2
 8007eae:	d50e      	bpl.n	8007ece <_svfiprintf_r+0x32>
 8007eb0:	690b      	ldr	r3, [r1, #16]
 8007eb2:	b963      	cbnz	r3, 8007ece <_svfiprintf_r+0x32>
 8007eb4:	2140      	movs	r1, #64	; 0x40
 8007eb6:	f000 fafd 	bl	80084b4 <_malloc_r>
 8007eba:	6028      	str	r0, [r5, #0]
 8007ebc:	6128      	str	r0, [r5, #16]
 8007ebe:	b920      	cbnz	r0, 8007eca <_svfiprintf_r+0x2e>
 8007ec0:	230c      	movs	r3, #12
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec8:	e0d1      	b.n	800806e <_svfiprintf_r+0x1d2>
 8007eca:	2340      	movs	r3, #64	; 0x40
 8007ecc:	616b      	str	r3, [r5, #20]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ed2:	2320      	movs	r3, #32
 8007ed4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ed8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007edc:	2330      	movs	r3, #48	; 0x30
 8007ede:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008088 <_svfiprintf_r+0x1ec>
 8007ee2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ee6:	f04f 0901 	mov.w	r9, #1
 8007eea:	4623      	mov	r3, r4
 8007eec:	469a      	mov	sl, r3
 8007eee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ef2:	b10a      	cbz	r2, 8007ef8 <_svfiprintf_r+0x5c>
 8007ef4:	2a25      	cmp	r2, #37	; 0x25
 8007ef6:	d1f9      	bne.n	8007eec <_svfiprintf_r+0x50>
 8007ef8:	ebba 0b04 	subs.w	fp, sl, r4
 8007efc:	d00b      	beq.n	8007f16 <_svfiprintf_r+0x7a>
 8007efe:	465b      	mov	r3, fp
 8007f00:	4622      	mov	r2, r4
 8007f02:	4629      	mov	r1, r5
 8007f04:	4638      	mov	r0, r7
 8007f06:	f7ff ff6d 	bl	8007de4 <__ssputs_r>
 8007f0a:	3001      	adds	r0, #1
 8007f0c:	f000 80aa 	beq.w	8008064 <_svfiprintf_r+0x1c8>
 8007f10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f12:	445a      	add	r2, fp
 8007f14:	9209      	str	r2, [sp, #36]	; 0x24
 8007f16:	f89a 3000 	ldrb.w	r3, [sl]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f000 80a2 	beq.w	8008064 <_svfiprintf_r+0x1c8>
 8007f20:	2300      	movs	r3, #0
 8007f22:	f04f 32ff 	mov.w	r2, #4294967295
 8007f26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f2a:	f10a 0a01 	add.w	sl, sl, #1
 8007f2e:	9304      	str	r3, [sp, #16]
 8007f30:	9307      	str	r3, [sp, #28]
 8007f32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f36:	931a      	str	r3, [sp, #104]	; 0x68
 8007f38:	4654      	mov	r4, sl
 8007f3a:	2205      	movs	r2, #5
 8007f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f40:	4851      	ldr	r0, [pc, #324]	; (8008088 <_svfiprintf_r+0x1ec>)
 8007f42:	f7f8 f9cd 	bl	80002e0 <memchr>
 8007f46:	9a04      	ldr	r2, [sp, #16]
 8007f48:	b9d8      	cbnz	r0, 8007f82 <_svfiprintf_r+0xe6>
 8007f4a:	06d0      	lsls	r0, r2, #27
 8007f4c:	bf44      	itt	mi
 8007f4e:	2320      	movmi	r3, #32
 8007f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f54:	0711      	lsls	r1, r2, #28
 8007f56:	bf44      	itt	mi
 8007f58:	232b      	movmi	r3, #43	; 0x2b
 8007f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f62:	2b2a      	cmp	r3, #42	; 0x2a
 8007f64:	d015      	beq.n	8007f92 <_svfiprintf_r+0xf6>
 8007f66:	9a07      	ldr	r2, [sp, #28]
 8007f68:	4654      	mov	r4, sl
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	f04f 0c0a 	mov.w	ip, #10
 8007f70:	4621      	mov	r1, r4
 8007f72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f76:	3b30      	subs	r3, #48	; 0x30
 8007f78:	2b09      	cmp	r3, #9
 8007f7a:	d94e      	bls.n	800801a <_svfiprintf_r+0x17e>
 8007f7c:	b1b0      	cbz	r0, 8007fac <_svfiprintf_r+0x110>
 8007f7e:	9207      	str	r2, [sp, #28]
 8007f80:	e014      	b.n	8007fac <_svfiprintf_r+0x110>
 8007f82:	eba0 0308 	sub.w	r3, r0, r8
 8007f86:	fa09 f303 	lsl.w	r3, r9, r3
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	9304      	str	r3, [sp, #16]
 8007f8e:	46a2      	mov	sl, r4
 8007f90:	e7d2      	b.n	8007f38 <_svfiprintf_r+0x9c>
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	1d19      	adds	r1, r3, #4
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	9103      	str	r1, [sp, #12]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	bfbb      	ittet	lt
 8007f9e:	425b      	neglt	r3, r3
 8007fa0:	f042 0202 	orrlt.w	r2, r2, #2
 8007fa4:	9307      	strge	r3, [sp, #28]
 8007fa6:	9307      	strlt	r3, [sp, #28]
 8007fa8:	bfb8      	it	lt
 8007faa:	9204      	strlt	r2, [sp, #16]
 8007fac:	7823      	ldrb	r3, [r4, #0]
 8007fae:	2b2e      	cmp	r3, #46	; 0x2e
 8007fb0:	d10c      	bne.n	8007fcc <_svfiprintf_r+0x130>
 8007fb2:	7863      	ldrb	r3, [r4, #1]
 8007fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8007fb6:	d135      	bne.n	8008024 <_svfiprintf_r+0x188>
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	1d1a      	adds	r2, r3, #4
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	9203      	str	r2, [sp, #12]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bfb8      	it	lt
 8007fc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fc8:	3402      	adds	r4, #2
 8007fca:	9305      	str	r3, [sp, #20]
 8007fcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008098 <_svfiprintf_r+0x1fc>
 8007fd0:	7821      	ldrb	r1, [r4, #0]
 8007fd2:	2203      	movs	r2, #3
 8007fd4:	4650      	mov	r0, sl
 8007fd6:	f7f8 f983 	bl	80002e0 <memchr>
 8007fda:	b140      	cbz	r0, 8007fee <_svfiprintf_r+0x152>
 8007fdc:	2340      	movs	r3, #64	; 0x40
 8007fde:	eba0 000a 	sub.w	r0, r0, sl
 8007fe2:	fa03 f000 	lsl.w	r0, r3, r0
 8007fe6:	9b04      	ldr	r3, [sp, #16]
 8007fe8:	4303      	orrs	r3, r0
 8007fea:	3401      	adds	r4, #1
 8007fec:	9304      	str	r3, [sp, #16]
 8007fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff2:	4826      	ldr	r0, [pc, #152]	; (800808c <_svfiprintf_r+0x1f0>)
 8007ff4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ff8:	2206      	movs	r2, #6
 8007ffa:	f7f8 f971 	bl	80002e0 <memchr>
 8007ffe:	2800      	cmp	r0, #0
 8008000:	d038      	beq.n	8008074 <_svfiprintf_r+0x1d8>
 8008002:	4b23      	ldr	r3, [pc, #140]	; (8008090 <_svfiprintf_r+0x1f4>)
 8008004:	bb1b      	cbnz	r3, 800804e <_svfiprintf_r+0x1b2>
 8008006:	9b03      	ldr	r3, [sp, #12]
 8008008:	3307      	adds	r3, #7
 800800a:	f023 0307 	bic.w	r3, r3, #7
 800800e:	3308      	adds	r3, #8
 8008010:	9303      	str	r3, [sp, #12]
 8008012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008014:	4433      	add	r3, r6
 8008016:	9309      	str	r3, [sp, #36]	; 0x24
 8008018:	e767      	b.n	8007eea <_svfiprintf_r+0x4e>
 800801a:	fb0c 3202 	mla	r2, ip, r2, r3
 800801e:	460c      	mov	r4, r1
 8008020:	2001      	movs	r0, #1
 8008022:	e7a5      	b.n	8007f70 <_svfiprintf_r+0xd4>
 8008024:	2300      	movs	r3, #0
 8008026:	3401      	adds	r4, #1
 8008028:	9305      	str	r3, [sp, #20]
 800802a:	4619      	mov	r1, r3
 800802c:	f04f 0c0a 	mov.w	ip, #10
 8008030:	4620      	mov	r0, r4
 8008032:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008036:	3a30      	subs	r2, #48	; 0x30
 8008038:	2a09      	cmp	r2, #9
 800803a:	d903      	bls.n	8008044 <_svfiprintf_r+0x1a8>
 800803c:	2b00      	cmp	r3, #0
 800803e:	d0c5      	beq.n	8007fcc <_svfiprintf_r+0x130>
 8008040:	9105      	str	r1, [sp, #20]
 8008042:	e7c3      	b.n	8007fcc <_svfiprintf_r+0x130>
 8008044:	fb0c 2101 	mla	r1, ip, r1, r2
 8008048:	4604      	mov	r4, r0
 800804a:	2301      	movs	r3, #1
 800804c:	e7f0      	b.n	8008030 <_svfiprintf_r+0x194>
 800804e:	ab03      	add	r3, sp, #12
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	462a      	mov	r2, r5
 8008054:	4b0f      	ldr	r3, [pc, #60]	; (8008094 <_svfiprintf_r+0x1f8>)
 8008056:	a904      	add	r1, sp, #16
 8008058:	4638      	mov	r0, r7
 800805a:	f3af 8000 	nop.w
 800805e:	1c42      	adds	r2, r0, #1
 8008060:	4606      	mov	r6, r0
 8008062:	d1d6      	bne.n	8008012 <_svfiprintf_r+0x176>
 8008064:	89ab      	ldrh	r3, [r5, #12]
 8008066:	065b      	lsls	r3, r3, #25
 8008068:	f53f af2c 	bmi.w	8007ec4 <_svfiprintf_r+0x28>
 800806c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800806e:	b01d      	add	sp, #116	; 0x74
 8008070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008074:	ab03      	add	r3, sp, #12
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	462a      	mov	r2, r5
 800807a:	4b06      	ldr	r3, [pc, #24]	; (8008094 <_svfiprintf_r+0x1f8>)
 800807c:	a904      	add	r1, sp, #16
 800807e:	4638      	mov	r0, r7
 8008080:	f000 f87a 	bl	8008178 <_printf_i>
 8008084:	e7eb      	b.n	800805e <_svfiprintf_r+0x1c2>
 8008086:	bf00      	nop
 8008088:	080090e0 	.word	0x080090e0
 800808c:	080090ea 	.word	0x080090ea
 8008090:	00000000 	.word	0x00000000
 8008094:	08007de5 	.word	0x08007de5
 8008098:	080090e6 	.word	0x080090e6

0800809c <_printf_common>:
 800809c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080a0:	4616      	mov	r6, r2
 80080a2:	4699      	mov	r9, r3
 80080a4:	688a      	ldr	r2, [r1, #8]
 80080a6:	690b      	ldr	r3, [r1, #16]
 80080a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80080ac:	4293      	cmp	r3, r2
 80080ae:	bfb8      	it	lt
 80080b0:	4613      	movlt	r3, r2
 80080b2:	6033      	str	r3, [r6, #0]
 80080b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80080b8:	4607      	mov	r7, r0
 80080ba:	460c      	mov	r4, r1
 80080bc:	b10a      	cbz	r2, 80080c2 <_printf_common+0x26>
 80080be:	3301      	adds	r3, #1
 80080c0:	6033      	str	r3, [r6, #0]
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	0699      	lsls	r1, r3, #26
 80080c6:	bf42      	ittt	mi
 80080c8:	6833      	ldrmi	r3, [r6, #0]
 80080ca:	3302      	addmi	r3, #2
 80080cc:	6033      	strmi	r3, [r6, #0]
 80080ce:	6825      	ldr	r5, [r4, #0]
 80080d0:	f015 0506 	ands.w	r5, r5, #6
 80080d4:	d106      	bne.n	80080e4 <_printf_common+0x48>
 80080d6:	f104 0a19 	add.w	sl, r4, #25
 80080da:	68e3      	ldr	r3, [r4, #12]
 80080dc:	6832      	ldr	r2, [r6, #0]
 80080de:	1a9b      	subs	r3, r3, r2
 80080e0:	42ab      	cmp	r3, r5
 80080e2:	dc26      	bgt.n	8008132 <_printf_common+0x96>
 80080e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80080e8:	1e13      	subs	r3, r2, #0
 80080ea:	6822      	ldr	r2, [r4, #0]
 80080ec:	bf18      	it	ne
 80080ee:	2301      	movne	r3, #1
 80080f0:	0692      	lsls	r2, r2, #26
 80080f2:	d42b      	bmi.n	800814c <_printf_common+0xb0>
 80080f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080f8:	4649      	mov	r1, r9
 80080fa:	4638      	mov	r0, r7
 80080fc:	47c0      	blx	r8
 80080fe:	3001      	adds	r0, #1
 8008100:	d01e      	beq.n	8008140 <_printf_common+0xa4>
 8008102:	6823      	ldr	r3, [r4, #0]
 8008104:	68e5      	ldr	r5, [r4, #12]
 8008106:	6832      	ldr	r2, [r6, #0]
 8008108:	f003 0306 	and.w	r3, r3, #6
 800810c:	2b04      	cmp	r3, #4
 800810e:	bf08      	it	eq
 8008110:	1aad      	subeq	r5, r5, r2
 8008112:	68a3      	ldr	r3, [r4, #8]
 8008114:	6922      	ldr	r2, [r4, #16]
 8008116:	bf0c      	ite	eq
 8008118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800811c:	2500      	movne	r5, #0
 800811e:	4293      	cmp	r3, r2
 8008120:	bfc4      	itt	gt
 8008122:	1a9b      	subgt	r3, r3, r2
 8008124:	18ed      	addgt	r5, r5, r3
 8008126:	2600      	movs	r6, #0
 8008128:	341a      	adds	r4, #26
 800812a:	42b5      	cmp	r5, r6
 800812c:	d11a      	bne.n	8008164 <_printf_common+0xc8>
 800812e:	2000      	movs	r0, #0
 8008130:	e008      	b.n	8008144 <_printf_common+0xa8>
 8008132:	2301      	movs	r3, #1
 8008134:	4652      	mov	r2, sl
 8008136:	4649      	mov	r1, r9
 8008138:	4638      	mov	r0, r7
 800813a:	47c0      	blx	r8
 800813c:	3001      	adds	r0, #1
 800813e:	d103      	bne.n	8008148 <_printf_common+0xac>
 8008140:	f04f 30ff 	mov.w	r0, #4294967295
 8008144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008148:	3501      	adds	r5, #1
 800814a:	e7c6      	b.n	80080da <_printf_common+0x3e>
 800814c:	18e1      	adds	r1, r4, r3
 800814e:	1c5a      	adds	r2, r3, #1
 8008150:	2030      	movs	r0, #48	; 0x30
 8008152:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008156:	4422      	add	r2, r4
 8008158:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800815c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008160:	3302      	adds	r3, #2
 8008162:	e7c7      	b.n	80080f4 <_printf_common+0x58>
 8008164:	2301      	movs	r3, #1
 8008166:	4622      	mov	r2, r4
 8008168:	4649      	mov	r1, r9
 800816a:	4638      	mov	r0, r7
 800816c:	47c0      	blx	r8
 800816e:	3001      	adds	r0, #1
 8008170:	d0e6      	beq.n	8008140 <_printf_common+0xa4>
 8008172:	3601      	adds	r6, #1
 8008174:	e7d9      	b.n	800812a <_printf_common+0x8e>
	...

08008178 <_printf_i>:
 8008178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800817c:	460c      	mov	r4, r1
 800817e:	4691      	mov	r9, r2
 8008180:	7e27      	ldrb	r7, [r4, #24]
 8008182:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008184:	2f78      	cmp	r7, #120	; 0x78
 8008186:	4680      	mov	r8, r0
 8008188:	469a      	mov	sl, r3
 800818a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800818e:	d807      	bhi.n	80081a0 <_printf_i+0x28>
 8008190:	2f62      	cmp	r7, #98	; 0x62
 8008192:	d80a      	bhi.n	80081aa <_printf_i+0x32>
 8008194:	2f00      	cmp	r7, #0
 8008196:	f000 80d8 	beq.w	800834a <_printf_i+0x1d2>
 800819a:	2f58      	cmp	r7, #88	; 0x58
 800819c:	f000 80a3 	beq.w	80082e6 <_printf_i+0x16e>
 80081a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80081a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80081a8:	e03a      	b.n	8008220 <_printf_i+0xa8>
 80081aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80081ae:	2b15      	cmp	r3, #21
 80081b0:	d8f6      	bhi.n	80081a0 <_printf_i+0x28>
 80081b2:	a001      	add	r0, pc, #4	; (adr r0, 80081b8 <_printf_i+0x40>)
 80081b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80081b8:	08008211 	.word	0x08008211
 80081bc:	08008225 	.word	0x08008225
 80081c0:	080081a1 	.word	0x080081a1
 80081c4:	080081a1 	.word	0x080081a1
 80081c8:	080081a1 	.word	0x080081a1
 80081cc:	080081a1 	.word	0x080081a1
 80081d0:	08008225 	.word	0x08008225
 80081d4:	080081a1 	.word	0x080081a1
 80081d8:	080081a1 	.word	0x080081a1
 80081dc:	080081a1 	.word	0x080081a1
 80081e0:	080081a1 	.word	0x080081a1
 80081e4:	08008331 	.word	0x08008331
 80081e8:	08008255 	.word	0x08008255
 80081ec:	08008313 	.word	0x08008313
 80081f0:	080081a1 	.word	0x080081a1
 80081f4:	080081a1 	.word	0x080081a1
 80081f8:	08008353 	.word	0x08008353
 80081fc:	080081a1 	.word	0x080081a1
 8008200:	08008255 	.word	0x08008255
 8008204:	080081a1 	.word	0x080081a1
 8008208:	080081a1 	.word	0x080081a1
 800820c:	0800831b 	.word	0x0800831b
 8008210:	680b      	ldr	r3, [r1, #0]
 8008212:	1d1a      	adds	r2, r3, #4
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	600a      	str	r2, [r1, #0]
 8008218:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800821c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008220:	2301      	movs	r3, #1
 8008222:	e0a3      	b.n	800836c <_printf_i+0x1f4>
 8008224:	6825      	ldr	r5, [r4, #0]
 8008226:	6808      	ldr	r0, [r1, #0]
 8008228:	062e      	lsls	r6, r5, #24
 800822a:	f100 0304 	add.w	r3, r0, #4
 800822e:	d50a      	bpl.n	8008246 <_printf_i+0xce>
 8008230:	6805      	ldr	r5, [r0, #0]
 8008232:	600b      	str	r3, [r1, #0]
 8008234:	2d00      	cmp	r5, #0
 8008236:	da03      	bge.n	8008240 <_printf_i+0xc8>
 8008238:	232d      	movs	r3, #45	; 0x2d
 800823a:	426d      	negs	r5, r5
 800823c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008240:	485e      	ldr	r0, [pc, #376]	; (80083bc <_printf_i+0x244>)
 8008242:	230a      	movs	r3, #10
 8008244:	e019      	b.n	800827a <_printf_i+0x102>
 8008246:	f015 0f40 	tst.w	r5, #64	; 0x40
 800824a:	6805      	ldr	r5, [r0, #0]
 800824c:	600b      	str	r3, [r1, #0]
 800824e:	bf18      	it	ne
 8008250:	b22d      	sxthne	r5, r5
 8008252:	e7ef      	b.n	8008234 <_printf_i+0xbc>
 8008254:	680b      	ldr	r3, [r1, #0]
 8008256:	6825      	ldr	r5, [r4, #0]
 8008258:	1d18      	adds	r0, r3, #4
 800825a:	6008      	str	r0, [r1, #0]
 800825c:	0628      	lsls	r0, r5, #24
 800825e:	d501      	bpl.n	8008264 <_printf_i+0xec>
 8008260:	681d      	ldr	r5, [r3, #0]
 8008262:	e002      	b.n	800826a <_printf_i+0xf2>
 8008264:	0669      	lsls	r1, r5, #25
 8008266:	d5fb      	bpl.n	8008260 <_printf_i+0xe8>
 8008268:	881d      	ldrh	r5, [r3, #0]
 800826a:	4854      	ldr	r0, [pc, #336]	; (80083bc <_printf_i+0x244>)
 800826c:	2f6f      	cmp	r7, #111	; 0x6f
 800826e:	bf0c      	ite	eq
 8008270:	2308      	moveq	r3, #8
 8008272:	230a      	movne	r3, #10
 8008274:	2100      	movs	r1, #0
 8008276:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800827a:	6866      	ldr	r6, [r4, #4]
 800827c:	60a6      	str	r6, [r4, #8]
 800827e:	2e00      	cmp	r6, #0
 8008280:	bfa2      	ittt	ge
 8008282:	6821      	ldrge	r1, [r4, #0]
 8008284:	f021 0104 	bicge.w	r1, r1, #4
 8008288:	6021      	strge	r1, [r4, #0]
 800828a:	b90d      	cbnz	r5, 8008290 <_printf_i+0x118>
 800828c:	2e00      	cmp	r6, #0
 800828e:	d04d      	beq.n	800832c <_printf_i+0x1b4>
 8008290:	4616      	mov	r6, r2
 8008292:	fbb5 f1f3 	udiv	r1, r5, r3
 8008296:	fb03 5711 	mls	r7, r3, r1, r5
 800829a:	5dc7      	ldrb	r7, [r0, r7]
 800829c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082a0:	462f      	mov	r7, r5
 80082a2:	42bb      	cmp	r3, r7
 80082a4:	460d      	mov	r5, r1
 80082a6:	d9f4      	bls.n	8008292 <_printf_i+0x11a>
 80082a8:	2b08      	cmp	r3, #8
 80082aa:	d10b      	bne.n	80082c4 <_printf_i+0x14c>
 80082ac:	6823      	ldr	r3, [r4, #0]
 80082ae:	07df      	lsls	r7, r3, #31
 80082b0:	d508      	bpl.n	80082c4 <_printf_i+0x14c>
 80082b2:	6923      	ldr	r3, [r4, #16]
 80082b4:	6861      	ldr	r1, [r4, #4]
 80082b6:	4299      	cmp	r1, r3
 80082b8:	bfde      	ittt	le
 80082ba:	2330      	movle	r3, #48	; 0x30
 80082bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082c4:	1b92      	subs	r2, r2, r6
 80082c6:	6122      	str	r2, [r4, #16]
 80082c8:	f8cd a000 	str.w	sl, [sp]
 80082cc:	464b      	mov	r3, r9
 80082ce:	aa03      	add	r2, sp, #12
 80082d0:	4621      	mov	r1, r4
 80082d2:	4640      	mov	r0, r8
 80082d4:	f7ff fee2 	bl	800809c <_printf_common>
 80082d8:	3001      	adds	r0, #1
 80082da:	d14c      	bne.n	8008376 <_printf_i+0x1fe>
 80082dc:	f04f 30ff 	mov.w	r0, #4294967295
 80082e0:	b004      	add	sp, #16
 80082e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e6:	4835      	ldr	r0, [pc, #212]	; (80083bc <_printf_i+0x244>)
 80082e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80082ec:	6823      	ldr	r3, [r4, #0]
 80082ee:	680e      	ldr	r6, [r1, #0]
 80082f0:	061f      	lsls	r7, r3, #24
 80082f2:	f856 5b04 	ldr.w	r5, [r6], #4
 80082f6:	600e      	str	r6, [r1, #0]
 80082f8:	d514      	bpl.n	8008324 <_printf_i+0x1ac>
 80082fa:	07d9      	lsls	r1, r3, #31
 80082fc:	bf44      	itt	mi
 80082fe:	f043 0320 	orrmi.w	r3, r3, #32
 8008302:	6023      	strmi	r3, [r4, #0]
 8008304:	b91d      	cbnz	r5, 800830e <_printf_i+0x196>
 8008306:	6823      	ldr	r3, [r4, #0]
 8008308:	f023 0320 	bic.w	r3, r3, #32
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	2310      	movs	r3, #16
 8008310:	e7b0      	b.n	8008274 <_printf_i+0xfc>
 8008312:	6823      	ldr	r3, [r4, #0]
 8008314:	f043 0320 	orr.w	r3, r3, #32
 8008318:	6023      	str	r3, [r4, #0]
 800831a:	2378      	movs	r3, #120	; 0x78
 800831c:	4828      	ldr	r0, [pc, #160]	; (80083c0 <_printf_i+0x248>)
 800831e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008322:	e7e3      	b.n	80082ec <_printf_i+0x174>
 8008324:	065e      	lsls	r6, r3, #25
 8008326:	bf48      	it	mi
 8008328:	b2ad      	uxthmi	r5, r5
 800832a:	e7e6      	b.n	80082fa <_printf_i+0x182>
 800832c:	4616      	mov	r6, r2
 800832e:	e7bb      	b.n	80082a8 <_printf_i+0x130>
 8008330:	680b      	ldr	r3, [r1, #0]
 8008332:	6826      	ldr	r6, [r4, #0]
 8008334:	6960      	ldr	r0, [r4, #20]
 8008336:	1d1d      	adds	r5, r3, #4
 8008338:	600d      	str	r5, [r1, #0]
 800833a:	0635      	lsls	r5, r6, #24
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	d501      	bpl.n	8008344 <_printf_i+0x1cc>
 8008340:	6018      	str	r0, [r3, #0]
 8008342:	e002      	b.n	800834a <_printf_i+0x1d2>
 8008344:	0671      	lsls	r1, r6, #25
 8008346:	d5fb      	bpl.n	8008340 <_printf_i+0x1c8>
 8008348:	8018      	strh	r0, [r3, #0]
 800834a:	2300      	movs	r3, #0
 800834c:	6123      	str	r3, [r4, #16]
 800834e:	4616      	mov	r6, r2
 8008350:	e7ba      	b.n	80082c8 <_printf_i+0x150>
 8008352:	680b      	ldr	r3, [r1, #0]
 8008354:	1d1a      	adds	r2, r3, #4
 8008356:	600a      	str	r2, [r1, #0]
 8008358:	681e      	ldr	r6, [r3, #0]
 800835a:	6862      	ldr	r2, [r4, #4]
 800835c:	2100      	movs	r1, #0
 800835e:	4630      	mov	r0, r6
 8008360:	f7f7 ffbe 	bl	80002e0 <memchr>
 8008364:	b108      	cbz	r0, 800836a <_printf_i+0x1f2>
 8008366:	1b80      	subs	r0, r0, r6
 8008368:	6060      	str	r0, [r4, #4]
 800836a:	6863      	ldr	r3, [r4, #4]
 800836c:	6123      	str	r3, [r4, #16]
 800836e:	2300      	movs	r3, #0
 8008370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008374:	e7a8      	b.n	80082c8 <_printf_i+0x150>
 8008376:	6923      	ldr	r3, [r4, #16]
 8008378:	4632      	mov	r2, r6
 800837a:	4649      	mov	r1, r9
 800837c:	4640      	mov	r0, r8
 800837e:	47d0      	blx	sl
 8008380:	3001      	adds	r0, #1
 8008382:	d0ab      	beq.n	80082dc <_printf_i+0x164>
 8008384:	6823      	ldr	r3, [r4, #0]
 8008386:	079b      	lsls	r3, r3, #30
 8008388:	d413      	bmi.n	80083b2 <_printf_i+0x23a>
 800838a:	68e0      	ldr	r0, [r4, #12]
 800838c:	9b03      	ldr	r3, [sp, #12]
 800838e:	4298      	cmp	r0, r3
 8008390:	bfb8      	it	lt
 8008392:	4618      	movlt	r0, r3
 8008394:	e7a4      	b.n	80082e0 <_printf_i+0x168>
 8008396:	2301      	movs	r3, #1
 8008398:	4632      	mov	r2, r6
 800839a:	4649      	mov	r1, r9
 800839c:	4640      	mov	r0, r8
 800839e:	47d0      	blx	sl
 80083a0:	3001      	adds	r0, #1
 80083a2:	d09b      	beq.n	80082dc <_printf_i+0x164>
 80083a4:	3501      	adds	r5, #1
 80083a6:	68e3      	ldr	r3, [r4, #12]
 80083a8:	9903      	ldr	r1, [sp, #12]
 80083aa:	1a5b      	subs	r3, r3, r1
 80083ac:	42ab      	cmp	r3, r5
 80083ae:	dcf2      	bgt.n	8008396 <_printf_i+0x21e>
 80083b0:	e7eb      	b.n	800838a <_printf_i+0x212>
 80083b2:	2500      	movs	r5, #0
 80083b4:	f104 0619 	add.w	r6, r4, #25
 80083b8:	e7f5      	b.n	80083a6 <_printf_i+0x22e>
 80083ba:	bf00      	nop
 80083bc:	080090f1 	.word	0x080090f1
 80083c0:	08009102 	.word	0x08009102

080083c4 <memcpy>:
 80083c4:	440a      	add	r2, r1
 80083c6:	4291      	cmp	r1, r2
 80083c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80083cc:	d100      	bne.n	80083d0 <memcpy+0xc>
 80083ce:	4770      	bx	lr
 80083d0:	b510      	push	{r4, lr}
 80083d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083da:	4291      	cmp	r1, r2
 80083dc:	d1f9      	bne.n	80083d2 <memcpy+0xe>
 80083de:	bd10      	pop	{r4, pc}

080083e0 <memmove>:
 80083e0:	4288      	cmp	r0, r1
 80083e2:	b510      	push	{r4, lr}
 80083e4:	eb01 0402 	add.w	r4, r1, r2
 80083e8:	d902      	bls.n	80083f0 <memmove+0x10>
 80083ea:	4284      	cmp	r4, r0
 80083ec:	4623      	mov	r3, r4
 80083ee:	d807      	bhi.n	8008400 <memmove+0x20>
 80083f0:	1e43      	subs	r3, r0, #1
 80083f2:	42a1      	cmp	r1, r4
 80083f4:	d008      	beq.n	8008408 <memmove+0x28>
 80083f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083fe:	e7f8      	b.n	80083f2 <memmove+0x12>
 8008400:	4402      	add	r2, r0
 8008402:	4601      	mov	r1, r0
 8008404:	428a      	cmp	r2, r1
 8008406:	d100      	bne.n	800840a <memmove+0x2a>
 8008408:	bd10      	pop	{r4, pc}
 800840a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800840e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008412:	e7f7      	b.n	8008404 <memmove+0x24>

08008414 <_free_r>:
 8008414:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008416:	2900      	cmp	r1, #0
 8008418:	d048      	beq.n	80084ac <_free_r+0x98>
 800841a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800841e:	9001      	str	r0, [sp, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	f1a1 0404 	sub.w	r4, r1, #4
 8008426:	bfb8      	it	lt
 8008428:	18e4      	addlt	r4, r4, r3
 800842a:	f000 f8d3 	bl	80085d4 <__malloc_lock>
 800842e:	4a20      	ldr	r2, [pc, #128]	; (80084b0 <_free_r+0x9c>)
 8008430:	9801      	ldr	r0, [sp, #4]
 8008432:	6813      	ldr	r3, [r2, #0]
 8008434:	4615      	mov	r5, r2
 8008436:	b933      	cbnz	r3, 8008446 <_free_r+0x32>
 8008438:	6063      	str	r3, [r4, #4]
 800843a:	6014      	str	r4, [r2, #0]
 800843c:	b003      	add	sp, #12
 800843e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008442:	f000 b8cd 	b.w	80085e0 <__malloc_unlock>
 8008446:	42a3      	cmp	r3, r4
 8008448:	d90b      	bls.n	8008462 <_free_r+0x4e>
 800844a:	6821      	ldr	r1, [r4, #0]
 800844c:	1862      	adds	r2, r4, r1
 800844e:	4293      	cmp	r3, r2
 8008450:	bf04      	itt	eq
 8008452:	681a      	ldreq	r2, [r3, #0]
 8008454:	685b      	ldreq	r3, [r3, #4]
 8008456:	6063      	str	r3, [r4, #4]
 8008458:	bf04      	itt	eq
 800845a:	1852      	addeq	r2, r2, r1
 800845c:	6022      	streq	r2, [r4, #0]
 800845e:	602c      	str	r4, [r5, #0]
 8008460:	e7ec      	b.n	800843c <_free_r+0x28>
 8008462:	461a      	mov	r2, r3
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	b10b      	cbz	r3, 800846c <_free_r+0x58>
 8008468:	42a3      	cmp	r3, r4
 800846a:	d9fa      	bls.n	8008462 <_free_r+0x4e>
 800846c:	6811      	ldr	r1, [r2, #0]
 800846e:	1855      	adds	r5, r2, r1
 8008470:	42a5      	cmp	r5, r4
 8008472:	d10b      	bne.n	800848c <_free_r+0x78>
 8008474:	6824      	ldr	r4, [r4, #0]
 8008476:	4421      	add	r1, r4
 8008478:	1854      	adds	r4, r2, r1
 800847a:	42a3      	cmp	r3, r4
 800847c:	6011      	str	r1, [r2, #0]
 800847e:	d1dd      	bne.n	800843c <_free_r+0x28>
 8008480:	681c      	ldr	r4, [r3, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	6053      	str	r3, [r2, #4]
 8008486:	4421      	add	r1, r4
 8008488:	6011      	str	r1, [r2, #0]
 800848a:	e7d7      	b.n	800843c <_free_r+0x28>
 800848c:	d902      	bls.n	8008494 <_free_r+0x80>
 800848e:	230c      	movs	r3, #12
 8008490:	6003      	str	r3, [r0, #0]
 8008492:	e7d3      	b.n	800843c <_free_r+0x28>
 8008494:	6825      	ldr	r5, [r4, #0]
 8008496:	1961      	adds	r1, r4, r5
 8008498:	428b      	cmp	r3, r1
 800849a:	bf04      	itt	eq
 800849c:	6819      	ldreq	r1, [r3, #0]
 800849e:	685b      	ldreq	r3, [r3, #4]
 80084a0:	6063      	str	r3, [r4, #4]
 80084a2:	bf04      	itt	eq
 80084a4:	1949      	addeq	r1, r1, r5
 80084a6:	6021      	streq	r1, [r4, #0]
 80084a8:	6054      	str	r4, [r2, #4]
 80084aa:	e7c7      	b.n	800843c <_free_r+0x28>
 80084ac:	b003      	add	sp, #12
 80084ae:	bd30      	pop	{r4, r5, pc}
 80084b0:	24000628 	.word	0x24000628

080084b4 <_malloc_r>:
 80084b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b6:	1ccd      	adds	r5, r1, #3
 80084b8:	f025 0503 	bic.w	r5, r5, #3
 80084bc:	3508      	adds	r5, #8
 80084be:	2d0c      	cmp	r5, #12
 80084c0:	bf38      	it	cc
 80084c2:	250c      	movcc	r5, #12
 80084c4:	2d00      	cmp	r5, #0
 80084c6:	4606      	mov	r6, r0
 80084c8:	db01      	blt.n	80084ce <_malloc_r+0x1a>
 80084ca:	42a9      	cmp	r1, r5
 80084cc:	d903      	bls.n	80084d6 <_malloc_r+0x22>
 80084ce:	230c      	movs	r3, #12
 80084d0:	6033      	str	r3, [r6, #0]
 80084d2:	2000      	movs	r0, #0
 80084d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084d6:	f000 f87d 	bl	80085d4 <__malloc_lock>
 80084da:	4921      	ldr	r1, [pc, #132]	; (8008560 <_malloc_r+0xac>)
 80084dc:	680a      	ldr	r2, [r1, #0]
 80084de:	4614      	mov	r4, r2
 80084e0:	b99c      	cbnz	r4, 800850a <_malloc_r+0x56>
 80084e2:	4f20      	ldr	r7, [pc, #128]	; (8008564 <_malloc_r+0xb0>)
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	b923      	cbnz	r3, 80084f2 <_malloc_r+0x3e>
 80084e8:	4621      	mov	r1, r4
 80084ea:	4630      	mov	r0, r6
 80084ec:	f000 f862 	bl	80085b4 <_sbrk_r>
 80084f0:	6038      	str	r0, [r7, #0]
 80084f2:	4629      	mov	r1, r5
 80084f4:	4630      	mov	r0, r6
 80084f6:	f000 f85d 	bl	80085b4 <_sbrk_r>
 80084fa:	1c43      	adds	r3, r0, #1
 80084fc:	d123      	bne.n	8008546 <_malloc_r+0x92>
 80084fe:	230c      	movs	r3, #12
 8008500:	6033      	str	r3, [r6, #0]
 8008502:	4630      	mov	r0, r6
 8008504:	f000 f86c 	bl	80085e0 <__malloc_unlock>
 8008508:	e7e3      	b.n	80084d2 <_malloc_r+0x1e>
 800850a:	6823      	ldr	r3, [r4, #0]
 800850c:	1b5b      	subs	r3, r3, r5
 800850e:	d417      	bmi.n	8008540 <_malloc_r+0x8c>
 8008510:	2b0b      	cmp	r3, #11
 8008512:	d903      	bls.n	800851c <_malloc_r+0x68>
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	441c      	add	r4, r3
 8008518:	6025      	str	r5, [r4, #0]
 800851a:	e004      	b.n	8008526 <_malloc_r+0x72>
 800851c:	6863      	ldr	r3, [r4, #4]
 800851e:	42a2      	cmp	r2, r4
 8008520:	bf0c      	ite	eq
 8008522:	600b      	streq	r3, [r1, #0]
 8008524:	6053      	strne	r3, [r2, #4]
 8008526:	4630      	mov	r0, r6
 8008528:	f000 f85a 	bl	80085e0 <__malloc_unlock>
 800852c:	f104 000b 	add.w	r0, r4, #11
 8008530:	1d23      	adds	r3, r4, #4
 8008532:	f020 0007 	bic.w	r0, r0, #7
 8008536:	1ac2      	subs	r2, r0, r3
 8008538:	d0cc      	beq.n	80084d4 <_malloc_r+0x20>
 800853a:	1a1b      	subs	r3, r3, r0
 800853c:	50a3      	str	r3, [r4, r2]
 800853e:	e7c9      	b.n	80084d4 <_malloc_r+0x20>
 8008540:	4622      	mov	r2, r4
 8008542:	6864      	ldr	r4, [r4, #4]
 8008544:	e7cc      	b.n	80084e0 <_malloc_r+0x2c>
 8008546:	1cc4      	adds	r4, r0, #3
 8008548:	f024 0403 	bic.w	r4, r4, #3
 800854c:	42a0      	cmp	r0, r4
 800854e:	d0e3      	beq.n	8008518 <_malloc_r+0x64>
 8008550:	1a21      	subs	r1, r4, r0
 8008552:	4630      	mov	r0, r6
 8008554:	f000 f82e 	bl	80085b4 <_sbrk_r>
 8008558:	3001      	adds	r0, #1
 800855a:	d1dd      	bne.n	8008518 <_malloc_r+0x64>
 800855c:	e7cf      	b.n	80084fe <_malloc_r+0x4a>
 800855e:	bf00      	nop
 8008560:	24000628 	.word	0x24000628
 8008564:	2400062c 	.word	0x2400062c

08008568 <_realloc_r>:
 8008568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856a:	4607      	mov	r7, r0
 800856c:	4614      	mov	r4, r2
 800856e:	460e      	mov	r6, r1
 8008570:	b921      	cbnz	r1, 800857c <_realloc_r+0x14>
 8008572:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008576:	4611      	mov	r1, r2
 8008578:	f7ff bf9c 	b.w	80084b4 <_malloc_r>
 800857c:	b922      	cbnz	r2, 8008588 <_realloc_r+0x20>
 800857e:	f7ff ff49 	bl	8008414 <_free_r>
 8008582:	4625      	mov	r5, r4
 8008584:	4628      	mov	r0, r5
 8008586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008588:	f000 f830 	bl	80085ec <_malloc_usable_size_r>
 800858c:	42a0      	cmp	r0, r4
 800858e:	d20f      	bcs.n	80085b0 <_realloc_r+0x48>
 8008590:	4621      	mov	r1, r4
 8008592:	4638      	mov	r0, r7
 8008594:	f7ff ff8e 	bl	80084b4 <_malloc_r>
 8008598:	4605      	mov	r5, r0
 800859a:	2800      	cmp	r0, #0
 800859c:	d0f2      	beq.n	8008584 <_realloc_r+0x1c>
 800859e:	4631      	mov	r1, r6
 80085a0:	4622      	mov	r2, r4
 80085a2:	f7ff ff0f 	bl	80083c4 <memcpy>
 80085a6:	4631      	mov	r1, r6
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff ff33 	bl	8008414 <_free_r>
 80085ae:	e7e9      	b.n	8008584 <_realloc_r+0x1c>
 80085b0:	4635      	mov	r5, r6
 80085b2:	e7e7      	b.n	8008584 <_realloc_r+0x1c>

080085b4 <_sbrk_r>:
 80085b4:	b538      	push	{r3, r4, r5, lr}
 80085b6:	4d06      	ldr	r5, [pc, #24]	; (80085d0 <_sbrk_r+0x1c>)
 80085b8:	2300      	movs	r3, #0
 80085ba:	4604      	mov	r4, r0
 80085bc:	4608      	mov	r0, r1
 80085be:	602b      	str	r3, [r5, #0]
 80085c0:	f7ff fa0e 	bl	80079e0 <_sbrk>
 80085c4:	1c43      	adds	r3, r0, #1
 80085c6:	d102      	bne.n	80085ce <_sbrk_r+0x1a>
 80085c8:	682b      	ldr	r3, [r5, #0]
 80085ca:	b103      	cbz	r3, 80085ce <_sbrk_r+0x1a>
 80085cc:	6023      	str	r3, [r4, #0]
 80085ce:	bd38      	pop	{r3, r4, r5, pc}
 80085d0:	24000778 	.word	0x24000778

080085d4 <__malloc_lock>:
 80085d4:	4801      	ldr	r0, [pc, #4]	; (80085dc <__malloc_lock+0x8>)
 80085d6:	f000 b811 	b.w	80085fc <__retarget_lock_acquire_recursive>
 80085da:	bf00      	nop
 80085dc:	24000780 	.word	0x24000780

080085e0 <__malloc_unlock>:
 80085e0:	4801      	ldr	r0, [pc, #4]	; (80085e8 <__malloc_unlock+0x8>)
 80085e2:	f000 b80c 	b.w	80085fe <__retarget_lock_release_recursive>
 80085e6:	bf00      	nop
 80085e8:	24000780 	.word	0x24000780

080085ec <_malloc_usable_size_r>:
 80085ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085f0:	1f18      	subs	r0, r3, #4
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	bfbc      	itt	lt
 80085f6:	580b      	ldrlt	r3, [r1, r0]
 80085f8:	18c0      	addlt	r0, r0, r3
 80085fa:	4770      	bx	lr

080085fc <__retarget_lock_acquire_recursive>:
 80085fc:	4770      	bx	lr

080085fe <__retarget_lock_release_recursive>:
 80085fe:	4770      	bx	lr

08008600 <_init>:
 8008600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008602:	bf00      	nop
 8008604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008606:	bc08      	pop	{r3}
 8008608:	469e      	mov	lr, r3
 800860a:	4770      	bx	lr

0800860c <_fini>:
 800860c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800860e:	bf00      	nop
 8008610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008612:	bc08      	pop	{r3}
 8008614:	469e      	mov	lr, r3
 8008616:	4770      	bx	lr
