# Reading pref.tcl
# do ieee754mult_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv 
# -- Compiling module peripheral_pulse
# 
# Top level modules:
# 	peripheral_pulse
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv 
# -- Compiling module peripheral_deco7seg
# 
# Top level modules:
# 	peripheral_deco7seg
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	tb_topunit
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/controlunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/datapathunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripherals.sv 
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv 
# -- Compiling module peripheral_getoperands
# 
# Top level modules:
# 	peripheral_getoperands
# End time: 11:43:21 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/multiplierunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:21 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 11:43:22 on Sep 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.tb_multiplierunit
# vsim work.tb_multiplierunit 
# Start time: 11:43:29 on Sep 22,2023
# Loading sv_std.std
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
vsim work.tb_multiplierunit
# End time: 11:43:32 on Sep 22,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.tb_multiplierunit 
# Start time: 11:43:32 on Sep 22,2023
# Loading sv_std.std
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
add wave -position end  sim:/tb_multiplierunit/dataA
add wave -position end  sim:/tb_multiplierunit/dataB
add wave -position end  sim:/tb_multiplierunit/dataR
add wave -position end  sim:/tb_multiplierunit/multi/aux
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(152)
#    Time: 300 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 152
restart
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(152)
#    Time: 300 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 152
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:34 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:25:34 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(154)
#    Time: 320 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 154
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:29:54 on Sep 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:29:54 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(158)
#    Time: 340 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 158
# End time: 05:23:11 on Sep 23,2023, Elapsed time: 17:39:39
# Errors: 0, Warnings: 0
