module Phy_inst_tx_enh_fifo_pfull_bfm_ip (
		input  wire [0:0] sig_tx_enh_fifo_pfull  // conduit.tx_enh_fifo_pfull
	);
endmodule

