int __isa_exception_epc(struct pt_regs *regs)\r\n{\r\nunsigned short inst;\r\nlong epc = regs->cp0_epc;\r\nif (__get_user(inst, (u16 __user *) msk_isa16_mode(epc))) {\r\nforce_sig(SIGSEGV, current);\r\nreturn epc;\r\n}\r\nif (cpu_has_mips16) {\r\nif (((union mips16e_instruction)inst).ri.opcode\r\n== MIPS16e_jal_op)\r\nepc += 4;\r\nelse\r\nepc += 2;\r\n} else if (mm_insn_16bit(inst))\r\nepc += 2;\r\nelse\r\nepc += 4;\r\nreturn epc;\r\n}\r\nint __microMIPS_compute_return_epc(struct pt_regs *regs)\r\n{\r\nu16 __user *pc16;\r\nu16 halfword;\r\nunsigned int word;\r\nunsigned long contpc;\r\nstruct mm_decoded_insn mminsn = { 0 };\r\nmminsn.micro_mips_mode = 1;\r\npc16 = (unsigned short __user *)msk_isa16_mode(regs->cp0_epc);\r\n__get_user(halfword, pc16);\r\npc16++;\r\ncontpc = regs->cp0_epc + 2;\r\nword = ((unsigned int)halfword << 16);\r\nmminsn.pc_inc = 2;\r\nif (!mm_insn_16bit(halfword)) {\r\n__get_user(halfword, pc16);\r\npc16++;\r\ncontpc = regs->cp0_epc + 4;\r\nmminsn.pc_inc = 4;\r\nword |= halfword;\r\n}\r\nmminsn.insn = word;\r\nif (get_user(halfword, pc16))\r\ngoto sigsegv;\r\nmminsn.next_pc_inc = 2;\r\nword = ((unsigned int)halfword << 16);\r\nif (!mm_insn_16bit(halfword)) {\r\npc16++;\r\nif (get_user(halfword, pc16))\r\ngoto sigsegv;\r\nmminsn.next_pc_inc = 4;\r\nword |= halfword;\r\n}\r\nmminsn.next_insn = word;\r\nmm_isBranchInstr(regs, mminsn, &contpc);\r\nregs->cp0_epc = contpc;\r\nreturn 0;\r\nsigsegv:\r\nforce_sig(SIGSEGV, current);\r\nreturn -EFAULT;\r\n}\r\nint __MIPS16e_compute_return_epc(struct pt_regs *regs)\r\n{\r\nu16 __user *addr;\r\nunion mips16e_instruction inst;\r\nu16 inst2;\r\nu32 fullinst;\r\nlong epc;\r\nepc = regs->cp0_epc;\r\naddr = (u16 __user *)msk_isa16_mode(epc);\r\nif (__get_user(inst.full, addr)) {\r\nforce_sig(SIGSEGV, current);\r\nreturn -EFAULT;\r\n}\r\nswitch (inst.ri.opcode) {\r\ncase MIPS16e_extend_op:\r\nregs->cp0_epc += 4;\r\nreturn 0;\r\ncase MIPS16e_jal_op:\r\naddr += 1;\r\nif (__get_user(inst2, addr)) {\r\nforce_sig(SIGSEGV, current);\r\nreturn -EFAULT;\r\n}\r\nfullinst = ((unsigned)inst.full << 16) | inst2;\r\nregs->regs[31] = epc + 6;\r\nepc += 4;\r\nepc >>= 28;\r\nepc <<= 28;\r\nepc |=\r\n((fullinst & 0xffff) << 2) | ((fullinst & 0x3e00000) >> 3) |\r\n((fullinst & 0x1f0000) << 7);\r\nif (!inst.jal.x)\r\nset_isa16_mode(epc);\r\nregs->cp0_epc = epc;\r\nreturn 0;\r\ncase MIPS16e_rr_op:\r\nif (inst.rr.func == MIPS16e_jr_func) {\r\nif (inst.rr.ra)\r\nregs->cp0_epc = regs->regs[31];\r\nelse\r\nregs->cp0_epc =\r\nregs->regs[reg16to32[inst.rr.rx]];\r\nif (inst.rr.l) {\r\nif (inst.rr.nd)\r\nregs->regs[31] = epc + 2;\r\nelse\r\nregs->regs[31] = epc + 4;\r\n}\r\nreturn 0;\r\n}\r\nbreak;\r\n}\r\nregs->cp0_epc += 2;\r\nreturn 0;\r\n}\r\nint __compute_return_epc_for_insn(struct pt_regs *regs,\r\nunion mips_instruction insn)\r\n{\r\nunsigned int bit, fcr31, dspcontrol;\r\nlong epc = regs->cp0_epc;\r\nint ret = 0;\r\nswitch (insn.i_format.opcode) {\r\ncase spec_op:\r\nswitch (insn.r_format.func) {\r\ncase jalr_op:\r\nregs->regs[insn.r_format.rd] = epc + 8;\r\ncase jr_op:\r\nregs->cp0_epc = regs->regs[insn.r_format.rs];\r\nbreak;\r\n}\r\nbreak;\r\ncase bcond_op:\r\nswitch (insn.i_format.rt) {\r\ncase bltz_op:\r\ncase bltzl_op:\r\nif ((long)regs->regs[insn.i_format.rs] < 0) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bltzl_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase bgez_op:\r\ncase bgezl_op:\r\nif ((long)regs->regs[insn.i_format.rs] >= 0) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bgezl_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase bltzal_op:\r\ncase bltzall_op:\r\nregs->regs[31] = epc + 8;\r\nif ((long)regs->regs[insn.i_format.rs] < 0) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bltzall_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase bgezal_op:\r\ncase bgezall_op:\r\nregs->regs[31] = epc + 8;\r\nif ((long)regs->regs[insn.i_format.rs] >= 0) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bgezall_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase bposge32_op:\r\nif (!cpu_has_dsp)\r\ngoto sigill;\r\ndspcontrol = rddsp(0x01);\r\nif (dspcontrol >= 32) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\n}\r\nbreak;\r\ncase jal_op:\r\nregs->regs[31] = regs->cp0_epc + 8;\r\ncase j_op:\r\nepc += 4;\r\nepc >>= 28;\r\nepc <<= 28;\r\nepc |= (insn.j_format.target << 2);\r\nregs->cp0_epc = epc;\r\nif (insn.i_format.opcode == jalx_op)\r\nset_isa16_mode(regs->cp0_epc);\r\nbreak;\r\ncase beq_op:\r\ncase beql_op:\r\nif (regs->regs[insn.i_format.rs] ==\r\nregs->regs[insn.i_format.rt]) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == beql_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase bne_op:\r\ncase bnel_op:\r\nif (regs->regs[insn.i_format.rs] !=\r\nregs->regs[insn.i_format.rt]) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bnel_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase blez_op:\r\ncase blezl_op:\r\nif ((long)regs->regs[insn.i_format.rs] <= 0) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bnel_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase bgtz_op:\r\ncase bgtzl_op:\r\nif ((long)regs->regs[insn.i_format.rs] > 0) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == bnel_op)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase cop1_op:\r\npreempt_disable();\r\nif (is_fpu_owner())\r\nasm volatile("cfc1\t%0,$31" : "=r" (fcr31));\r\nelse\r\nfcr31 = current->thread.fpu.fcr31;\r\npreempt_enable();\r\nbit = (insn.i_format.rt >> 2);\r\nbit += (bit != 0);\r\nbit += 23;\r\nswitch (insn.i_format.rt & 3) {\r\ncase 0:\r\ncase 2:\r\nif (~fcr31 & (1 << bit)) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == 2)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase 1:\r\ncase 3:\r\nif (fcr31 & (1 << bit)) {\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nif (insn.i_format.rt == 3)\r\nret = BRANCH_LIKELY_TAKEN;\r\n} else\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\n}\r\nbreak;\r\n#ifdef CONFIG_CPU_CAVIUM_OCTEON\r\ncase lwc2_op:\r\nif ((regs->regs[insn.i_format.rs] & (1ull<<insn.i_format.rt))\r\n== 0)\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nelse\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase ldc2_op:\r\nif ((regs->regs[insn.i_format.rs] &\r\n(1ull<<(insn.i_format.rt+32))) == 0)\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nelse\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase swc2_op:\r\nif (regs->regs[insn.i_format.rs] & (1ull<<insn.i_format.rt))\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nelse\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\ncase sdc2_op:\r\nif (regs->regs[insn.i_format.rs] &\r\n(1ull<<(insn.i_format.rt+32)))\r\nepc = epc + 4 + (insn.i_format.simmediate << 2);\r\nelse\r\nepc += 8;\r\nregs->cp0_epc = epc;\r\nbreak;\r\n#endif\r\n}\r\nreturn ret;\r\nsigill:\r\nprintk("%s: DSP branch but not DSP ASE - sending SIGBUS.\n", current->comm);\r\nforce_sig(SIGBUS, current);\r\nreturn -EFAULT;\r\n}\r\nint __compute_return_epc(struct pt_regs *regs)\r\n{\r\nunsigned int __user *addr;\r\nlong epc;\r\nunion mips_instruction insn;\r\nepc = regs->cp0_epc;\r\nif (epc & 3)\r\ngoto unaligned;\r\naddr = (unsigned int __user *) epc;\r\nif (__get_user(insn.word, addr)) {\r\nforce_sig(SIGSEGV, current);\r\nreturn -EFAULT;\r\n}\r\nreturn __compute_return_epc_for_insn(regs, insn);\r\nunaligned:\r\nprintk("%s: unaligned epc - sending SIGBUS.\n", current->comm);\r\nforce_sig(SIGBUS, current);\r\nreturn -EFAULT;\r\n}
