INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:08:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.302ns (25.462%)  route 3.811ns (74.538%))
  Logic Levels:           11  (CARRY4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1970, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y181        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y181        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[3]/Q
                         net (fo=11, routed)          0.672     1.396    lsq1/handshake_lsq_lsq1_core/stq_addr_4_q[3]
    SLICE_X17Y178        LUT6 (Prop_lut6_I1_O)        0.043     1.439 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_53/O
                         net (fo=1, routed)           0.000     1.439    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_53_n_0
    SLICE_X17Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.696 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_36/CO[3]
                         net (fo=7, routed)           0.720     2.416    lsq1/handshake_lsq_lsq1_core/p_5_in315_in
    SLICE_X19Y182        LUT5 (Prop_lut5_I1_O)        0.043     2.459 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_45/O
                         net (fo=1, routed)           0.000     2.459    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_45_n_0
    SLICE_X19Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.716 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.716    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_15_n_0
    SLICE_X19Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.765 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.765    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_7_n_0
    SLICE_X19Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.910 f  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_22/O[3]
                         net (fo=1, routed)           0.322     3.232    lsq1/handshake_lsq_lsq1_core/TEMP_96_double_out11_out[15]
    SLICE_X20Y184        LUT6 (Prop_lut6_I1_O)        0.120     3.352 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_13/O
                         net (fo=33, routed)          0.235     3.587    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_9_4
    SLICE_X23Y185        LUT6 (Prop_lut6_I0_O)        0.043     3.630 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_15/O
                         net (fo=1, routed)           0.210     3.840    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_9[4]
    SLICE_X23Y185        LUT6 (Prop_lut6_I5_O)        0.043     3.883 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_7/O
                         net (fo=1, routed)           0.503     4.387    lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_7_n_0
    SLICE_X23Y185        LUT6 (Prop_lut6_I4_O)        0.043     4.430 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_2/O
                         net (fo=2, routed)           0.382     4.812    lsq1/handshake_lsq_lsq1_core/p_65_in
    SLICE_X23Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.855 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_1/O
                         net (fo=33, routed)          0.767     5.621    lsq1/handshake_lsq_lsq1_core/p_25_in
    SLICE_X24Y213        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1970, unset)         0.483     3.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X24Y213        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[26]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X24Y213        FDRE (Setup_fdre_C_CE)      -0.194     2.953    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[26]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 -2.668    




