Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Feb 23 10:41:00 2019
| Host         : DESKTOP-2EGO8KQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file View_control_sets_placed.rpt
| Design       : View
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    30 |
| Minimum Number of register sites lost to control set restrictions |    25 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           22 |
| Yes          | No                    | No                     |              56 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             535 |          370 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------+------------------------------------------+------------------+----------------+
|              Clock Signal             |              Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                        |                                         |                                          |                2 |              2 |
|  finddata/showDivider/showClk         |                                         | finddata/AN[7]_i_1_n_2                   |                2 |              4 |
|  finddata/showDivider/showClk         |                                         | finddata/count_reg_n_2_[3]               |                4 |              4 |
|  Clk_ms                               |                                         |                                          |                3 |              5 |
|  cpu/datapath/A2/AluOp_reg[3]_i_2_n_2 |                                         |                                          |                3 |              6 |
|  Clk_ms                               | cpu/RSTBS/PC_reg[27]                    | cpu/RSTBS/Rst                            |                4 |              7 |
|  finddata/showDivider/showClk         |                                         |                                          |                5 |              8 |
|  Clk_ms                               | cpu/datapath/BranchCirc17_out           | cpu/RSTBS/Rst                            |                4 |             16 |
|  Clk_ms                               | cpu/datapath/BranchCirc[0]_i_1_n_2      | cpu/RSTBS/Rst                            |                4 |             16 |
|  Clk_ms                               | cpu/datapath/NobranchCirc[0]_i_1_n_2    | cpu/RSTBS/Rst                            |                4 |             16 |
|  Clk_ms                               | cpu/RSTBS/PC_reg[27]                    |                                          |               11 |             24 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[2][31]_i_2_n_2  | cpu/datapath/A3/Regfile[2][31]_i_1_n_2   |               25 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[3][31]_i_2_n_2  | cpu/datapath/A3/Regfile[3][31]_i_1_n_2   |               22 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[4][31]_i_2_n_2  | cpu/datapath/A3/Regfile[4][31]_i_1_n_2   |               26 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[5][31]_i_2_n_2  | cpu/datapath/A3/Regfile[5][31]_i_1_n_2   |               25 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[8][31]_i_2_n_2  | cpu/datapath/A3/Regfile[8][31]_i_1_n_2   |               25 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[9][31]_i_2_n_2  | cpu/datapath/A3/Regfile[9][31]_i_1_n_2   |               19 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[0][31]_i_2_n_2  | cpu/datapath/A3/Regfile[0][31]_i_1_n_2   |               22 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[10][31]_i_2_n_2 | cpu/datapath/A3/Regfile[10][31]_i_1_n_2  |               24 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[11][31]_i_2_n_2 | cpu/datapath/A3/Regfile[11][31]_i_1_n_2  |               27 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[12][31]_i_2_n_2 | cpu/datapath/A3/Regfile[12][31]_i_1_n_2  |               24 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[13][31]_i_2_n_2 | cpu/datapath/A3/Regfile[13][31]_i_1_n_2  |               22 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[17][31]_i_2_n_2 | cpu/datapath/A3/Regfile[17][31]_i_1_n_2  |               24 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[19][31]_i_2_n_2 | cpu/datapath/A3/Regfile[19][31]_i_1_n_2  |               23 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[1][31]_i_2_n_2  | cpu/datapath/A3/Regfile[1][31]_i_1_n_2   |               22 |             32 |
|  Clk_ms                               | cpu/datapath/A3/Regfile[21][31]_i_2_n_2 | cpu/datapath/A3/Regfile[21][31]_i_1_n_2  |               24 |             32 |
|  Clk_ms                               | cpu/datapath/A3/E[0]                    |                                          |               20 |             32 |
|  clk_IBUF_BUFG                        |                                         | cpu/divider/clear                        |                8 |             32 |
|  clk_IBUF_BUFG                        |                                         | finddata/showDivider/counter[31]_i_1_n_2 |                8 |             32 |
|  n_0_5969_BUFG                        |                                         |                                          |               21 |             43 |
+---------------------------------------+-----------------------------------------+------------------------------------------+------------------+----------------+


