============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Thu Feb 27 18:57:05 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.356113s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (23.0%)

RUN-1004 : used memory is 274 MB, reserved memory is 260 MB, peak memory is 286 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8586 instances
RUN-0007 : 6164 luts, 2209 seqs, 51 mslices, 34 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8979 nets
RUN-1001 : 4778 nets have 2 pins
RUN-1001 : 3190 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 272 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     249     
RUN-1001 :   No   |  No   |  Yes  |    1027     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     133     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :   254   |  39   |    506     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 798
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8584 instances, 6164 luts, 2209 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.12493e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8584.
PHY-3001 : Level 1 #clusters 965.
PHY-3001 : End clustering;  0.090934s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 586430, overlap = 354.25
PHY-3002 : Step(2): len = 501983, overlap = 400.125
PHY-3002 : Step(3): len = 340309, overlap = 529.438
PHY-3002 : Step(4): len = 276734, overlap = 600.469
PHY-3002 : Step(5): len = 217443, overlap = 674.438
PHY-3002 : Step(6): len = 182455, overlap = 722.031
PHY-3002 : Step(7): len = 144795, overlap = 761.469
PHY-3002 : Step(8): len = 122353, overlap = 783.469
PHY-3002 : Step(9): len = 103068, overlap = 800.75
PHY-3002 : Step(10): len = 89178.7, overlap = 828.156
PHY-3002 : Step(11): len = 76656.6, overlap = 850.812
PHY-3002 : Step(12): len = 64302.8, overlap = 876.531
PHY-3002 : Step(13): len = 58475.2, overlap = 889.656
PHY-3002 : Step(14): len = 49486.5, overlap = 897.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.74461e-07
PHY-3002 : Step(15): len = 58588, overlap = 907.219
PHY-3002 : Step(16): len = 86633.1, overlap = 852.531
PHY-3002 : Step(17): len = 90755.8, overlap = 819.844
PHY-3002 : Step(18): len = 95141.5, overlap = 798.156
PHY-3002 : Step(19): len = 90404.6, overlap = 771.156
PHY-3002 : Step(20): len = 90659.4, overlap = 764.781
PHY-3002 : Step(21): len = 87482.9, overlap = 764.562
PHY-3002 : Step(22): len = 86991.3, overlap = 755.969
PHY-3002 : Step(23): len = 84266.6, overlap = 761
PHY-3002 : Step(24): len = 83954.8, overlap = 764.5
PHY-3002 : Step(25): len = 83060.1, overlap = 757.531
PHY-3002 : Step(26): len = 82463.6, overlap = 755.25
PHY-3002 : Step(27): len = 81158.5, overlap = 759.969
PHY-3002 : Step(28): len = 80812.9, overlap = 759.688
PHY-3002 : Step(29): len = 79799.7, overlap = 760.219
PHY-3002 : Step(30): len = 79132.2, overlap = 761.688
PHY-3002 : Step(31): len = 78493.3, overlap = 759.844
PHY-3002 : Step(32): len = 77623.6, overlap = 761.75
PHY-3002 : Step(33): len = 76526.5, overlap = 764.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.48923e-07
PHY-3002 : Step(34): len = 90763.4, overlap = 749.969
PHY-3002 : Step(35): len = 100896, overlap = 719.438
PHY-3002 : Step(36): len = 104414, overlap = 679.812
PHY-3002 : Step(37): len = 106513, overlap = 676.844
PHY-3002 : Step(38): len = 105291, overlap = 664.375
PHY-3002 : Step(39): len = 106315, overlap = 675.688
PHY-3002 : Step(40): len = 105747, overlap = 685.125
PHY-3002 : Step(41): len = 105804, overlap = 688.812
PHY-3002 : Step(42): len = 105147, overlap = 685.344
PHY-3002 : Step(43): len = 104908, overlap = 685.188
PHY-3002 : Step(44): len = 104424, overlap = 692.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.49785e-06
PHY-3002 : Step(45): len = 121128, overlap = 624.5
PHY-3002 : Step(46): len = 127660, overlap = 590.719
PHY-3002 : Step(47): len = 130627, overlap = 576.031
PHY-3002 : Step(48): len = 130869, overlap = 585.5
PHY-3002 : Step(49): len = 129947, overlap = 588.062
PHY-3002 : Step(50): len = 129600, overlap = 595.469
PHY-3002 : Step(51): len = 127688, overlap = 604.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.99569e-06
PHY-3002 : Step(52): len = 146064, overlap = 586.031
PHY-3002 : Step(53): len = 152532, overlap = 546.281
PHY-3002 : Step(54): len = 156231, overlap = 521.844
PHY-3002 : Step(55): len = 156672, overlap = 506.875
PHY-3002 : Step(56): len = 155407, overlap = 503.969
PHY-3002 : Step(57): len = 154565, overlap = 501.531
PHY-3002 : Step(58): len = 153333, overlap = 502.25
PHY-3002 : Step(59): len = 152328, overlap = 511.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.99138e-06
PHY-3002 : Step(60): len = 168552, overlap = 501.562
PHY-3002 : Step(61): len = 179970, overlap = 455.844
PHY-3002 : Step(62): len = 186228, overlap = 439.969
PHY-3002 : Step(63): len = 189113, overlap = 425.844
PHY-3002 : Step(64): len = 189756, overlap = 416.656
PHY-3002 : Step(65): len = 189755, overlap = 406.062
PHY-3002 : Step(66): len = 188971, overlap = 393.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.19828e-05
PHY-3002 : Step(67): len = 208569, overlap = 386.5
PHY-3002 : Step(68): len = 230607, overlap = 327.969
PHY-3002 : Step(69): len = 240790, overlap = 294.469
PHY-3002 : Step(70): len = 242719, overlap = 289.062
PHY-3002 : Step(71): len = 239271, overlap = 297.062
PHY-3002 : Step(72): len = 235537, overlap = 303.531
PHY-3002 : Step(73): len = 232378, overlap = 322.969
PHY-3002 : Step(74): len = 231588, overlap = 316.438
PHY-3002 : Step(75): len = 231341, overlap = 321.969
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.39655e-05
PHY-3002 : Step(76): len = 246621, overlap = 286.125
PHY-3002 : Step(77): len = 270063, overlap = 255.906
PHY-3002 : Step(78): len = 280583, overlap = 232.188
PHY-3002 : Step(79): len = 282507, overlap = 225.156
PHY-3002 : Step(80): len = 281401, overlap = 228.625
PHY-3002 : Step(81): len = 279733, overlap = 236.188
PHY-3002 : Step(82): len = 278672, overlap = 228.594
PHY-3002 : Step(83): len = 278141, overlap = 227.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.73086e-05
PHY-3002 : Step(84): len = 288118, overlap = 219.812
PHY-3002 : Step(85): len = 307447, overlap = 207.281
PHY-3002 : Step(86): len = 313541, overlap = 193.5
PHY-3002 : Step(87): len = 314058, overlap = 188.656
PHY-3002 : Step(88): len = 313107, overlap = 193.781
PHY-3002 : Step(89): len = 313664, overlap = 191.875
PHY-3002 : Step(90): len = 314149, overlap = 190
PHY-3002 : Step(91): len = 313540, overlap = 191.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.86087e-05
PHY-3002 : Step(92): len = 319876, overlap = 196.812
PHY-3002 : Step(93): len = 333349, overlap = 190.969
PHY-3002 : Step(94): len = 338173, overlap = 184.312
PHY-3002 : Step(95): len = 338490, overlap = 186.031
PHY-3002 : Step(96): len = 338786, overlap = 183.531
PHY-3002 : Step(97): len = 339789, overlap = 179.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00015245
PHY-3002 : Step(98): len = 343846, overlap = 179.344
PHY-3002 : Step(99): len = 354499, overlap = 178.219
PHY-3002 : Step(100): len = 358357, overlap = 172.938
PHY-3002 : Step(101): len = 359493, overlap = 167.125
PHY-3002 : Step(102): len = 359992, overlap = 166.562
PHY-3002 : Step(103): len = 360630, overlap = 166.625
PHY-3002 : Step(104): len = 361698, overlap = 166.5
PHY-3002 : Step(105): len = 362298, overlap = 162.25
PHY-3002 : Step(106): len = 362663, overlap = 162.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000246665
PHY-3002 : Step(107): len = 365748, overlap = 162
PHY-3002 : Step(108): len = 371353, overlap = 157.562
PHY-3002 : Step(109): len = 374187, overlap = 159.938
PHY-3002 : Step(110): len = 374619, overlap = 162.25
PHY-3001 : Before Legalized: Len = 377143
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 412940, Over = 0.25
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8979.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 546024, over cnt = 1147(3%), over = 6983, worst = 33
PHY-1001 : End global iterations;  0.462380s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (20.3%)

PHY-1001 : Congestion index: top1 = 77.89, top5 = 60.63, top10 = 51.59, top15 = 45.70.
PHY-3001 : End congestion estimation;  0.561925s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (19.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.58004e-05
PHY-3002 : Step(111): len = 435902, overlap = 0.3125
PHY-3002 : Step(112): len = 441814, overlap = 2.1875
PHY-3002 : Step(113): len = 422387, overlap = 3.1875
PHY-3002 : Step(114): len = 409338, overlap = 3
PHY-3002 : Step(115): len = 404351, overlap = 2.125
PHY-3002 : Step(116): len = 394984, overlap = 1.5
PHY-3002 : Step(117): len = 393351, overlap = 1.4375
PHY-3002 : Step(118): len = 391555, overlap = 1.75
PHY-3002 : Step(119): len = 385279, overlap = 2.375
PHY-3002 : Step(120): len = 385097, overlap = 2.5
PHY-3002 : Step(121): len = 385090, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/8979.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 508496, over cnt = 1561(4%), over = 6549, worst = 46
PHY-1001 : End global iterations;  0.547862s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (25.7%)

PHY-1001 : Congestion index: top1 = 74.42, top5 = 56.30, top10 = 48.65, top15 = 44.12.
PHY-3001 : End congestion estimation;  0.668038s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (23.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.77241e-05
PHY-3002 : Step(122): len = 386344, overlap = 22.0312
PHY-3002 : Step(123): len = 388690, overlap = 16.1875
PHY-3002 : Step(124): len = 385092, overlap = 17.0312
PHY-3002 : Step(125): len = 371924, overlap = 17
PHY-3002 : Step(126): len = 369676, overlap = 19.75
PHY-3002 : Step(127): len = 364742, overlap = 21.9688
PHY-3002 : Step(128): len = 360784, overlap = 21.8438
PHY-3002 : Step(129): len = 360212, overlap = 23.5625
PHY-3002 : Step(130): len = 358717, overlap = 23.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135448
PHY-3002 : Step(131): len = 363438, overlap = 18.4375
PHY-3002 : Step(132): len = 365707, overlap = 16.875
PHY-3002 : Step(133): len = 369893, overlap = 16.8125
PHY-3002 : Step(134): len = 371037, overlap = 14.5312
PHY-3002 : Step(135): len = 370628, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000270896
PHY-3002 : Step(136): len = 375409, overlap = 11
PHY-3002 : Step(137): len = 376864, overlap = 10.4375
PHY-3002 : Step(138): len = 384341, overlap = 8.8125
PHY-3002 : Step(139): len = 389525, overlap = 7.5625
PHY-3002 : Step(140): len = 389466, overlap = 5.5
PHY-3002 : Step(141): len = 387402, overlap = 6.09375
PHY-3002 : Step(142): len = 386495, overlap = 6.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 146.34 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 449/8979.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 524040, over cnt = 1554(4%), over = 5934, worst = 26
PHY-1001 : End global iterations;  0.526004s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (44.6%)

PHY-1001 : Congestion index: top1 = 70.95, top5 = 53.28, top10 = 46.04, top15 = 41.73.
PHY-1001 : End incremental global routing;  0.644589s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (38.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 40724, tnet num: 8977, tinst num: 8584, tnode num: 47461, tedge num: 65455.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.391489s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (43.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.170047s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (40.1%)

OPT-1001 : Current memory(MB): used = 412, reserve = 400, peak = 412.
OPT-1001 : End physical optimization;  1.233799s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (39.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6164 LUT to BLE ...
SYN-4008 : Packed 6164 LUT and 874 SEQ to BLE.
SYN-4003 : Packing 1335 remaining SEQ's ...
SYN-4005 : Packed 1302 SEQ with LUT/SLICE
SYN-4006 : 3994 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6197/6410 primitive instances ...
PHY-3001 : End packing;  0.420172s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3780 instances
RUN-1001 : 1826 mslices, 1826 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8513 nets
RUN-1001 : 4050 nets have 2 pins
RUN-1001 : 3348 nets have [3 - 5] pins
RUN-1001 : 599 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3778 instances, 3652 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : After packing: Len = 401676, Over = 58.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3960/8513.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 543936, over cnt = 1489(4%), over = 3751, worst = 24
PHY-1002 : len = 562176, over cnt = 858(2%), over = 1689, worst = 21
PHY-1002 : len = 577640, over cnt = 323(0%), over = 531, worst = 11
PHY-1002 : len = 582744, over cnt = 73(0%), over = 104, worst = 8
PHY-1002 : len = 583760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.897428s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (50.5%)

PHY-1001 : Congestion index: top1 = 56.08, top5 = 46.84, top10 = 42.08, top15 = 38.92.
PHY-3001 : End congestion estimation;  1.050395s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (46.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96708e-05
PHY-3002 : Step(143): len = 389998, overlap = 62.5
PHY-3002 : Step(144): len = 381169, overlap = 78.25
PHY-3002 : Step(145): len = 373009, overlap = 83.25
PHY-3002 : Step(146): len = 369527, overlap = 78
PHY-3002 : Step(147): len = 368744, overlap = 73
PHY-3002 : Step(148): len = 366792, overlap = 82.5
PHY-3002 : Step(149): len = 364730, overlap = 88
PHY-3002 : Step(150): len = 362820, overlap = 96
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.93415e-05
PHY-3002 : Step(151): len = 374962, overlap = 73.75
PHY-3002 : Step(152): len = 381418, overlap = 63.75
PHY-3002 : Step(153): len = 383152, overlap = 58.25
PHY-3002 : Step(154): len = 383683, overlap = 55.75
PHY-3002 : Step(155): len = 384963, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110095
PHY-3002 : Step(156): len = 392628, overlap = 43.5
PHY-3002 : Step(157): len = 399905, overlap = 39.25
PHY-3002 : Step(158): len = 408968, overlap = 37.75
PHY-3002 : Step(159): len = 407579, overlap = 35.5
PHY-3002 : Step(160): len = 407313, overlap = 28.25
PHY-3002 : Step(161): len = 409588, overlap = 30.5
PHY-3002 : Step(162): len = 412544, overlap = 29
PHY-3002 : Step(163): len = 414962, overlap = 28
PHY-3002 : Step(164): len = 417427, overlap = 29
PHY-3002 : Step(165): len = 418048, overlap = 29
PHY-3002 : Step(166): len = 418185, overlap = 25.75
PHY-3002 : Step(167): len = 417340, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000218073
PHY-3002 : Step(168): len = 423615, overlap = 22.75
PHY-3002 : Step(169): len = 429385, overlap = 20
PHY-3002 : Step(170): len = 432257, overlap = 19.5
PHY-3002 : Step(171): len = 433294, overlap = 20.5
PHY-3002 : Step(172): len = 434822, overlap = 22.25
PHY-3002 : Step(173): len = 436001, overlap = 19
PHY-3002 : Step(174): len = 435137, overlap = 19.25
PHY-3002 : Step(175): len = 435888, overlap = 17.5
PHY-3002 : Step(176): len = 437323, overlap = 16.25
PHY-3002 : Step(177): len = 436788, overlap = 16.75
PHY-3002 : Step(178): len = 435200, overlap = 19.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000395257
PHY-3002 : Step(179): len = 439480, overlap = 16.75
PHY-3002 : Step(180): len = 443054, overlap = 14
PHY-3002 : Step(181): len = 444096, overlap = 15
PHY-3002 : Step(182): len = 444716, overlap = 16.25
PHY-3002 : Step(183): len = 445392, overlap = 15
PHY-3002 : Step(184): len = 445687, overlap = 13
PHY-3002 : Step(185): len = 444909, overlap = 12.25
PHY-3002 : Step(186): len = 445163, overlap = 11.5
PHY-3002 : Step(187): len = 446532, overlap = 12.75
PHY-3002 : Step(188): len = 447351, overlap = 12.75
PHY-3002 : Step(189): len = 447588, overlap = 12.75
PHY-3002 : Step(190): len = 447350, overlap = 13.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000717475
PHY-3002 : Step(191): len = 449236, overlap = 14
PHY-3002 : Step(192): len = 451008, overlap = 13
PHY-3002 : Step(193): len = 451550, overlap = 13
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00120582
PHY-3002 : Step(194): len = 452963, overlap = 13
PHY-3002 : Step(195): len = 456125, overlap = 13.25
PHY-3001 : Before Legalized: Len = 456125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.765151s wall, 0.062500s user + 0.312500s system = 0.375000s CPU (49.0%)

PHY-3001 : After Legalized: Len = 477872, Over = 0
PHY-3001 : Trial Legalized: Len = 477872
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 121/8513.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 615392, over cnt = 1198(3%), over = 2343, worst = 11
PHY-1002 : len = 625232, over cnt = 632(1%), over = 1132, worst = 10
PHY-1002 : len = 635400, over cnt = 195(0%), over = 345, worst = 10
PHY-1002 : len = 638824, over cnt = 42(0%), over = 73, worst = 7
PHY-1002 : len = 640176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.211304s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (33.5%)

PHY-1001 : Congestion index: top1 = 51.03, top5 = 44.03, top10 = 39.96, top15 = 37.31.
PHY-3001 : End congestion estimation;  1.392354s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (30.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.43473e-05
PHY-3002 : Step(196): len = 445212, overlap = 9.5
PHY-3002 : Step(197): len = 434128, overlap = 17
PHY-3002 : Step(198): len = 430298, overlap = 22.25
PHY-3002 : Step(199): len = 426792, overlap = 25.75
PHY-3002 : Step(200): len = 424755, overlap = 29.25
PHY-3002 : Step(201): len = 423148, overlap = 26.25
PHY-3002 : Step(202): len = 422621, overlap = 23.75
PHY-3002 : Step(203): len = 421294, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000188695
PHY-3002 : Step(204): len = 428218, overlap = 20
PHY-3002 : Step(205): len = 433172, overlap = 17.75
PHY-3002 : Step(206): len = 433781, overlap = 18.25
PHY-3002 : Step(207): len = 433343, overlap = 19.5
PHY-3002 : Step(208): len = 432989, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000374515
PHY-3002 : Step(209): len = 437644, overlap = 18
PHY-3002 : Step(210): len = 442217, overlap = 15
PHY-3002 : Step(211): len = 446184, overlap = 12.5
PHY-3001 : Before Legalized: Len = 446184
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014216s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.9%)

PHY-3001 : After Legalized: Len = 459140, Over = 0
PHY-3001 : Legalized: Len = 459140, Over = 0
PHY-3001 : Spreading special nets. 139 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.0%)

PHY-3001 : 174 instances has been re-located, deltaX = 29, deltaY = 97, maxDist = 2.
PHY-3001 : Final: Len = 463012, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1232/8513.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 609088, over cnt = 1189(3%), over = 2196, worst = 10
PHY-1002 : len = 618728, over cnt = 615(1%), over = 988, worst = 10
PHY-1002 : len = 627144, over cnt = 280(0%), over = 380, worst = 6
PHY-1002 : len = 629168, over cnt = 147(0%), over = 190, worst = 6
PHY-1002 : len = 630984, over cnt = 10(0%), over = 14, worst = 3
PHY-1001 : End global iterations;  1.160949s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (33.6%)

PHY-1001 : Congestion index: top1 = 49.83, top5 = 42.84, top10 = 38.88, top15 = 36.24.
PHY-1001 : End incremental global routing;  1.328062s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (29.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 40221, tnet num: 8511, tinst num: 3778, tnode num: 46327, tedge num: 67023.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.660704s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (23.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.148704s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (27.6%)

OPT-1001 : Current memory(MB): used = 445, reserve = 435, peak = 445.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7819/8513.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 630984, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 631000, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 631056, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 631096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.242972s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.2%)

PHY-1001 : Congestion index: top1 = 49.83, top5 = 42.84, top10 = 38.88, top15 = 36.25.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011135s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.625746s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (28.6%)

RUN-1003 : finish command "place" in  13.103855s wall, 3.984375s user + 0.671875s system = 4.656250s CPU (35.5%)

RUN-1004 : used memory is 390 MB, reserved memory is 387 MB, peak memory is 451 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.284244s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (53.5%)

RUN-1004 : used memory is 390 MB, reserved memory is 379 MB, peak memory is 524 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3780 instances
RUN-1001 : 1826 mslices, 1826 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8513 nets
RUN-1001 : 4050 nets have 2 pins
RUN-1001 : 3348 nets have [3 - 5] pins
RUN-1001 : 599 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 40221, tnet num: 8511, tinst num: 3778, tnode num: 46327, tedge num: 67023.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1826 mslices, 1826 lslices, 40 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8511 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 4134 clock pins, and constraint 6104 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 601328, over cnt = 1202(3%), over = 2292, worst = 11
PHY-1002 : len = 612368, over cnt = 601(1%), over = 986, worst = 11
PHY-1002 : len = 621392, over cnt = 181(0%), over = 286, worst = 9
PHY-1002 : len = 625632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 625680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.050544s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (37.2%)

PHY-1001 : Congestion index: top1 = 49.74, top5 = 42.48, top10 = 38.70, top15 = 35.97.
PHY-1001 : End global routing;  1.209699s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (34.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 494, reserve = 486, peak = 524.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 757, reserve = 752, peak = 757.
PHY-1001 : End build detailed router design. 2.991347s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (34.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 106864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.512906s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (21.3%)

PHY-1001 : Current memory(MB): used = 791, reserve = 787, peak = 791.
PHY-1001 : End phase 1; 0.516862s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (21.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.1241e+06, over cnt = 701(0%), over = 704, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 803, reserve = 799, peak = 803.
PHY-1001 : End initial routed; 31.014322s wall, 13.500000s user + 0.062500s system = 13.562500s CPU (43.7%)

PHY-1001 : Current memory(MB): used = 803, reserve = 799, peak = 803.
PHY-1001 : End phase 2; 31.014359s wall, 13.500000s user + 0.062500s system = 13.562500s CPU (43.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.09721e+06, over cnt = 214(0%), over = 214, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.629935s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (47.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.08926e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.596216s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.08894e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.151220s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.08885e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.082109s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 204 feed throughs used by 115 nets
PHY-1001 : End commit to database; 1.218931s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (28.2%)

PHY-1001 : Current memory(MB): used = 870, reserve = 869, peak = 870.
PHY-1001 : End phase 3; 3.833990s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (36.7%)

PHY-1003 : Routed, final wirelength = 2.08885e+06
PHY-1001 : Current memory(MB): used = 873, reserve = 872, peak = 873.
PHY-1001 : End export database. 0.023411s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  38.592394s wall, 16.062500s user + 0.109375s system = 16.171875s CPU (41.9%)

RUN-1003 : finish command "route" in  40.798291s wall, 16.671875s user + 0.125000s system = 16.796875s CPU (41.2%)

RUN-1004 : used memory is 784 MB, reserved memory is 785 MB, peak memory is 873 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        40
  #input                   15
  #output                  24
  #inout                    1

Utilization Statistics
#lut                     6701   out of  19600   34.19%
#reg                     2221   out of  19600   11.33%
#le                      6734
  #lut only              4513   out of   6734   67.02%
  #reg only                33   out of   6734    0.49%
  #lut&reg               2188   out of   6734   32.49%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       40   out of    188   21.28%
  #ireg                     5
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1719
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              80
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    17


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    SWDIO         INOUT         P2        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6734   |6616    |85      |2230    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5485   |5414    |65      |1366    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |745    |745     |0       |561     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |14     |14      |0       |7       |0       |0       |
|    Decoder           |AHBlite_Decoder      |8      |8       |0       |3       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |24     |24      |0       |17      |16      |0       |
|    RAM               |Block_RAM            |4      |4       |0       |1       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |49     |49      |0       |21      |64      |0       |
|    RAM               |Block_RAM            |4      |4       |0       |2       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |138    |138     |0       |84      |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |14     |14      |0       |7       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |259    |212     |20      |157     |0       |0       |
|    u_key_filter      |key_filter           |96     |69      |11      |66      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |66     |46      |9       |49      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |17     |17      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4009  
    #2          2       2016  
    #3          3       651   
    #4          4       431   
    #5        5-10      658   
    #6        11-50     395   
    #7       51-100      55   
    #8       101-500     1    
    #9        >500       1    
  Average     3.57            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.551682s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (49.3%)

RUN-1004 : used memory is 764 MB, reserved memory is 766 MB, peak memory is 873 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3778
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 8513, pip num: 117055
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 204
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3082 valid insts, and 305470 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.968522s wall, 44.140625s user + 0.359375s system = 44.500000s CPU (496.2%)

RUN-1004 : used memory is 768 MB, reserved memory is 772 MB, peak memory is 966 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250227_185705.log"
