====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 384                                    |
| Number of User Hierarchies                              | 64                                     |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fulladder_0'
  Processing 'shiftAdder'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'shiftAdder' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'fulladder_63'
  Mapping 'fulladder_63'
  Structuring 'fulladder_62'
  Mapping 'fulladder_62'
  Structuring 'fulladder_61'
  Mapping 'fulladder_61'
  Structuring 'fulladder_60'
  Mapping 'fulladder_60'
  Structuring 'fulladder_59'
  Mapping 'fulladder_59'
  Structuring 'fulladder_58'
  Mapping 'fulladder_58'
  Structuring 'fulladder_57'
  Mapping 'fulladder_57'
  Structuring 'fulladder_56'
  Mapping 'fulladder_56'
  Structuring 'fulladder_55'
  Mapping 'fulladder_55'
  Structuring 'fulladder_54'
  Mapping 'fulladder_54'
  Structuring 'fulladder_53'
  Mapping 'fulladder_53'
  Structuring 'fulladder_52'
  Mapping 'fulladder_52'
  Structuring 'fulladder_51'
  Mapping 'fulladder_51'
  Structuring 'fulladder_50'
  Mapping 'fulladder_50'
  Structuring 'fulladder_49'
  Mapping 'fulladder_49'
  Structuring 'fulladder_48'
  Mapping 'fulladder_48'
  Structuring 'fulladder_47'
  Mapping 'fulladder_47'
  Structuring 'fulladder_46'
  Mapping 'fulladder_46'
  Structuring 'fulladder_45'
  Mapping 'fulladder_45'
  Structuring 'fulladder_44'
  Mapping 'fulladder_44'
  Structuring 'fulladder_43'
  Mapping 'fulladder_43'
  Structuring 'fulladder_42'
  Mapping 'fulladder_42'
  Structuring 'fulladder_41'
  Mapping 'fulladder_41'
  Structuring 'fulladder_40'
  Mapping 'fulladder_40'
  Structuring 'fulladder_39'
  Mapping 'fulladder_39'
  Structuring 'fulladder_38'
  Mapping 'fulladder_38'
  Structuring 'fulladder_37'
  Mapping 'fulladder_37'
  Structuring 'fulladder_36'
  Mapping 'fulladder_36'
  Structuring 'fulladder_35'
  Mapping 'fulladder_35'
  Structuring 'fulladder_34'
  Mapping 'fulladder_34'
  Structuring 'fulladder_33'
  Mapping 'fulladder_33'
  Structuring 'fulladder_32'
  Mapping 'fulladder_32'
  Structuring 'fulladder_31'
  Mapping 'fulladder_31'
  Structuring 'fulladder_30'
  Mapping 'fulladder_30'
  Structuring 'fulladder_29'
  Mapping 'fulladder_29'
  Structuring 'fulladder_28'
  Mapping 'fulladder_28'
  Structuring 'fulladder_27'
  Mapping 'fulladder_27'
  Structuring 'fulladder_26'
  Mapping 'fulladder_26'
  Structuring 'fulladder_25'
  Mapping 'fulladder_25'
  Structuring 'fulladder_24'
  Mapping 'fulladder_24'
  Structuring 'fulladder_23'
  Mapping 'fulladder_23'
  Structuring 'fulladder_22'
  Mapping 'fulladder_22'
  Structuring 'fulladder_21'
  Mapping 'fulladder_21'
  Structuring 'fulladder_20'
  Mapping 'fulladder_20'
  Structuring 'fulladder_19'
  Mapping 'fulladder_19'
  Structuring 'fulladder_18'
  Mapping 'fulladder_18'
  Structuring 'fulladder_17'
  Mapping 'fulladder_17'
  Structuring 'fulladder_16'
  Mapping 'fulladder_16'
  Structuring 'fulladder_15'
  Mapping 'fulladder_15'
  Structuring 'fulladder_14'
  Mapping 'fulladder_14'
  Structuring 'fulladder_13'
  Mapping 'fulladder_13'
  Structuring 'fulladder_12'
  Mapping 'fulladder_12'
  Structuring 'fulladder_11'
  Mapping 'fulladder_11'
  Structuring 'fulladder_10'
  Mapping 'fulladder_10'
  Structuring 'fulladder_9'
  Mapping 'fulladder_9'
  Structuring 'fulladder_8'
  Mapping 'fulladder_8'
  Structuring 'fulladder_7'
  Mapping 'fulladder_7'
  Structuring 'fulladder_6'
  Mapping 'fulladder_6'
  Structuring 'fulladder_5'
  Mapping 'fulladder_5'
  Structuring 'fulladder_4'
  Mapping 'fulladder_4'
  Structuring 'fulladder_3'
  Mapping 'fulladder_3'
  Structuring 'fulladder_2'
  Mapping 'fulladder_2'
  Structuring 'fulladder_1'
  Mapping 'fulladder_1'
  Structuring 'fulladder_0'
  Mapping 'fulladder_0'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
    0:00:01    2536.2      0.00       0.0       0.0                          
Loading db file '/home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
