vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_dq_iob.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_dqs_iob.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_dm_iob.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_calib.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_usr_wr.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_usr_rd.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_usr_addr_fifo.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_write.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_io.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_init.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_ctl_io.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_usr_top.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_phy_top.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_ctrl.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_mem_if_top.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_top.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_infrastructure.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_idelay_ctrl.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/ddr2_chipscope.vhd"
vhdl work "ipcore_dir/DDR2_CORE/user_design/rtl/DDR2_CORE.vhd"
vhdl work "ipcore_dir/DDR2_ILA.vhd"
vhdl work "ipcore_dir/ICON.vhd"
vhdl work "pll.vhd"
vhdl work "DDR2_DataGen_FSM.vhd"
vhdl work "DDR2_BurstController.vhd"
vhdl work "clock_management.vhd"
vhdl work "MOSES_DDR2_TestProject.vhd"
