<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Conditional Signal Assignment</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<a href="conc_s_a.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="sel_s_a.htm"><img border=0 src="../../images/right.gif"align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Conditional Signal Assignment</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Concurrent Statement</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Architecture</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>signal_name <= expression_1 when condition_1 else
               expression_2 when condition_2 else
               expression_3 ;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
See LRM section 9.5.1

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Each condition is aboolean expression:
<PRE>architecture COND of BRANCH is
begin
   Z <= A when X > 5 else
        B when X < 5 else
        C;
end COND;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Conditions may overlap, as for the <a href="ifs.htm">if</a>
statement. The expression corresponding to the first "true" condition is
assigned.
<PRE>architecture COND of BRANCH is
begin
   Z <= A when X = 5 else
        B when X < 10 else
        C;
end COND;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>There must be a final unconditional <b>else</b> expression:
<PRE>architecture COND of WRONG is
begin
   Z <= A when X > 5;  --illegal
end COND;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>The expressions assigned may be delayed.
<a href="conc_s_a.htm">Transport delay</a> mode may
also be specified</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>Conditional signal assigments may be used to define <b>tri-state
buffers</b>, using the <b>std_logic</b> and <b>std_logic_vector</b>
type. Note the use of the <a href="aggregat.htm">aggregate</a> form for
a vector bus.<PRE>
architecture COND of TRI_STATE is
  signal TRI_BIT: std_logic;
  signal TRI_BUS: 
             std_logic_vector(0 to 7);
begin
  TRI_BIT <= BIT_1 when EN_1 = '1'
        else 'Z';
  TRI_BUS <= BUS_1 when EN_2 = '1'
        else (others => 'Z');
end COND;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Conditional signal assignments are generally synthesisable.
<p>
A conditional signal assignment will usually result in combinational
logic being generated. Assignment to 'Z' will normally generate
tri-state drivers. Assinment to 'X' may not be supported.
<p>
If a signal is conditionally assigned to itself, latches may be
inferred.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In VHDL-93, any signal assigment statement may have an optinal label.
<p>
VHDL-93 defines an <b>unaffected</b> keyword, which indicates a
condition when a signal is not given a new assignment:
<pre>label: signal <= expression_1 when condition_1
                 else expression_2 when condition_2
                 else unaffected ;
</pre>
The keywords <a href="conc_s_a.htm">inertial and reject</a> may also be
used in a conditional signal assignment.
<p>
A conditional signal assignment can be specified to run as a
<a href="process.htm">postponed</a> process.
</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="conc_s_a.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="sel_s_a.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
