
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006580  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dac  08006690  08006690  00016690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800743c  0800743c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800743c  0800743c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800743c  0800743c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800743c  0800743c  0001743c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007440  08007440  00017440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08007444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c0  20000084  080074c8  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000644  080074c8  00020644  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000104f2  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000241d  00000000  00000000  0003059f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  000329c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  000338c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186c7  00000000  00000000  000346e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001150f  00000000  00000000  0004cda7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f8d7  00000000  00000000  0005e2b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000edb8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043c8  00000000  00000000  000edbe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	08006678 	.word	0x08006678

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	08006678 	.word	0x08006678

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <trimm>:
uint8_t tlacitko [4];
uint8_t poslednistav [4];
uint8_t debounce [4];

char* trimm(float f)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	static char trimmed [4];

	f *= 100;
 80010b8:	4929      	ldr	r1, [pc, #164]	; (8001160 <trimm+0xb0>)
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff fe12 	bl	8000ce4 <__aeabi_fmul>
 80010c0:	4603      	mov	r3, r0
 80010c2:	607b      	str	r3, [r7, #4]
	uint16_t g = f;
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ffd3 	bl	8001070 <__aeabi_f2uiz>
 80010ca:	4603      	mov	r3, r0
 80010cc:	81bb      	strh	r3, [r7, #12]
	itoa(g, trimmed, 10);
 80010ce:	89bb      	ldrh	r3, [r7, #12]
 80010d0:	220a      	movs	r2, #10
 80010d2:	4924      	ldr	r1, [pc, #144]	; (8001164 <trimm+0xb4>)
 80010d4:	4618      	mov	r0, r3
 80010d6:	f005 f88f 	bl	80061f8 <itoa>

	if(g<10)
 80010da:	89bb      	ldrh	r3, [r7, #12]
 80010dc:	2b09      	cmp	r3, #9
 80010de:	d80c      	bhi.n	80010fa <trimm+0x4a>
	{
		trimmed[3] = trimmed[0];
 80010e0:	4b20      	ldr	r3, [pc, #128]	; (8001164 <trimm+0xb4>)
 80010e2:	781a      	ldrb	r2, [r3, #0]
 80010e4:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <trimm+0xb4>)
 80010e6:	70da      	strb	r2, [r3, #3]
		trimmed[2] = '0';
 80010e8:	4b1e      	ldr	r3, [pc, #120]	; (8001164 <trimm+0xb4>)
 80010ea:	2230      	movs	r2, #48	; 0x30
 80010ec:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <trimm+0xb4>)
 80010f0:	2230      	movs	r2, #48	; 0x30
 80010f2:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 80010f4:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <trimm+0xb4>)
 80010f6:	2220      	movs	r2, #32
 80010f8:	701a      	strb	r2, [r3, #0]


	}
	if((g<100)&&(g>9))
 80010fa:	89bb      	ldrh	r3, [r7, #12]
 80010fc:	2b63      	cmp	r3, #99	; 0x63
 80010fe:	d810      	bhi.n	8001122 <trimm+0x72>
 8001100:	89bb      	ldrh	r3, [r7, #12]
 8001102:	2b09      	cmp	r3, #9
 8001104:	d90d      	bls.n	8001122 <trimm+0x72>
	{
		trimmed[3] = trimmed[1];
 8001106:	4b17      	ldr	r3, [pc, #92]	; (8001164 <trimm+0xb4>)
 8001108:	785a      	ldrb	r2, [r3, #1]
 800110a:	4b16      	ldr	r3, [pc, #88]	; (8001164 <trimm+0xb4>)
 800110c:	70da      	strb	r2, [r3, #3]
		trimmed[2] = trimmed[0];
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <trimm+0xb4>)
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	4b14      	ldr	r3, [pc, #80]	; (8001164 <trimm+0xb4>)
 8001114:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 8001116:	4b13      	ldr	r3, [pc, #76]	; (8001164 <trimm+0xb4>)
 8001118:	2230      	movs	r2, #48	; 0x30
 800111a:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <trimm+0xb4>)
 800111e:	2220      	movs	r2, #32
 8001120:	701a      	strb	r2, [r3, #0]

	}
	if((g<1000)&&(g>99))
 8001122:	89bb      	ldrh	r3, [r7, #12]
 8001124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001128:	d215      	bcs.n	8001156 <trimm+0xa6>
 800112a:	89bb      	ldrh	r3, [r7, #12]
 800112c:	2b63      	cmp	r3, #99	; 0x63
 800112e:	d912      	bls.n	8001156 <trimm+0xa6>
	{
		for(uint8_t i = 3; i>0; i--)
 8001130:	2303      	movs	r3, #3
 8001132:	73fb      	strb	r3, [r7, #15]
 8001134:	e009      	b.n	800114a <trimm+0x9a>
		{
			trimmed[i] = trimmed[i-1];
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	4909      	ldr	r1, [pc, #36]	; (8001164 <trimm+0xb4>)
 800113e:	5c89      	ldrb	r1, [r1, r2]
 8001140:	4a08      	ldr	r2, [pc, #32]	; (8001164 <trimm+0xb4>)
 8001142:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 3; i>0; i--)
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	3b01      	subs	r3, #1
 8001148:	73fb      	strb	r3, [r7, #15]
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f2      	bne.n	8001136 <trimm+0x86>
		}
		trimmed[0] = ' ';
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <trimm+0xb4>)
 8001152:	2220      	movs	r2, #32
 8001154:	701a      	strb	r2, [r3, #0]

	}

	return trimmed;
 8001156:	4b03      	ldr	r3, [pc, #12]	; (8001164 <trimm+0xb4>)
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	42c80000 	.word	0x42c80000
 8001164:	200000b4 	.word	0x200000b4

08001168 <drawlogoC>:
void drawlogoC (uint8_t x, uint8_t y){
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b085      	sub	sp, #20
 800116c:	af02      	add	r7, sp, #8
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
	  SSD1306_DrawLine((5+x), (y+5), (5+x), (y+11), 1);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	b29b      	uxth	r3, r3
 800117c:	3305      	adds	r3, #5
 800117e:	b298      	uxth	r0, r3
 8001180:	79bb      	ldrb	r3, [r7, #6]
 8001182:	b29b      	uxth	r3, r3
 8001184:	3305      	adds	r3, #5
 8001186:	b299      	uxth	r1, r3
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	b29b      	uxth	r3, r3
 800118c:	3305      	adds	r3, #5
 800118e:	b29a      	uxth	r2, r3
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	b29b      	uxth	r3, r3
 8001194:	330b      	adds	r3, #11
 8001196:	b29b      	uxth	r3, r3
 8001198:	2401      	movs	r4, #1
 800119a:	9400      	str	r4, [sp, #0]
 800119c:	f001 fa22 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((6+x), (y+3), (6+x), (y+13), 1);
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	3306      	adds	r3, #6
 80011a6:	b298      	uxth	r0, r3
 80011a8:	79bb      	ldrb	r3, [r7, #6]
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	3303      	adds	r3, #3
 80011ae:	b299      	uxth	r1, r3
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	3306      	adds	r3, #6
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	79bb      	ldrb	r3, [r7, #6]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	330d      	adds	r3, #13
 80011be:	b29b      	uxth	r3, r3
 80011c0:	2401      	movs	r4, #1
 80011c2:	9400      	str	r4, [sp, #0]
 80011c4:	f001 fa0e 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+3), (7+x), (y+5), 1);
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	3307      	adds	r3, #7
 80011ce:	b298      	uxth	r0, r3
 80011d0:	79bb      	ldrb	r3, [r7, #6]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	3303      	adds	r3, #3
 80011d6:	b299      	uxth	r1, r3
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	3307      	adds	r3, #7
 80011de:	b29a      	uxth	r2, r3
 80011e0:	79bb      	ldrb	r3, [r7, #6]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	3305      	adds	r3, #5
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	2401      	movs	r4, #1
 80011ea:	9400      	str	r4, [sp, #0]
 80011ec:	f001 f9fa 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+11), (7+x), (y+13), 1);
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	3307      	adds	r3, #7
 80011f6:	b298      	uxth	r0, r3
 80011f8:	79bb      	ldrb	r3, [r7, #6]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	330b      	adds	r3, #11
 80011fe:	b299      	uxth	r1, r3
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	b29b      	uxth	r3, r3
 8001204:	3307      	adds	r3, #7
 8001206:	b29a      	uxth	r2, r3
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	b29b      	uxth	r3, r3
 800120c:	330d      	adds	r3, #13
 800120e:	b29b      	uxth	r3, r3
 8001210:	2401      	movs	r4, #1
 8001212:	9400      	str	r4, [sp, #0]
 8001214:	f001 f9e6 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+14), (10+x), (y+14), 1);
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	b29b      	uxth	r3, r3
 800121c:	3308      	adds	r3, #8
 800121e:	b298      	uxth	r0, r3
 8001220:	79bb      	ldrb	r3, [r7, #6]
 8001222:	b29b      	uxth	r3, r3
 8001224:	330e      	adds	r3, #14
 8001226:	b299      	uxth	r1, r3
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	b29b      	uxth	r3, r3
 800122c:	330a      	adds	r3, #10
 800122e:	b29a      	uxth	r2, r3
 8001230:	79bb      	ldrb	r3, [r7, #6]
 8001232:	b29b      	uxth	r3, r3
 8001234:	330e      	adds	r3, #14
 8001236:	b29b      	uxth	r3, r3
 8001238:	2401      	movs	r4, #1
 800123a:	9400      	str	r4, [sp, #0]
 800123c:	f001 f9d2 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+13), (10+x), (y+13), 1);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	b29b      	uxth	r3, r3
 8001244:	3308      	adds	r3, #8
 8001246:	b298      	uxth	r0, r3
 8001248:	79bb      	ldrb	r3, [r7, #6]
 800124a:	b29b      	uxth	r3, r3
 800124c:	330d      	adds	r3, #13
 800124e:	b299      	uxth	r1, r3
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	b29b      	uxth	r3, r3
 8001254:	330a      	adds	r3, #10
 8001256:	b29a      	uxth	r2, r3
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	b29b      	uxth	r3, r3
 800125c:	330d      	adds	r3, #13
 800125e:	b29b      	uxth	r3, r3
 8001260:	2401      	movs	r4, #1
 8001262:	9400      	str	r4, [sp, #0]
 8001264:	f001 f9be 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+2), (10+x), (y+2), 1);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	b29b      	uxth	r3, r3
 800126c:	3308      	adds	r3, #8
 800126e:	b298      	uxth	r0, r3
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	b29b      	uxth	r3, r3
 8001274:	3302      	adds	r3, #2
 8001276:	b299      	uxth	r1, r3
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	b29b      	uxth	r3, r3
 800127c:	330a      	adds	r3, #10
 800127e:	b29a      	uxth	r2, r3
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	b29b      	uxth	r3, r3
 8001284:	3302      	adds	r3, #2
 8001286:	b29b      	uxth	r3, r3
 8001288:	2401      	movs	r4, #1
 800128a:	9400      	str	r4, [sp, #0]
 800128c:	f001 f9aa 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+3), (10+x), (y+3), 1);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	b29b      	uxth	r3, r3
 8001294:	3308      	adds	r3, #8
 8001296:	b298      	uxth	r0, r3
 8001298:	79bb      	ldrb	r3, [r7, #6]
 800129a:	b29b      	uxth	r3, r3
 800129c:	3303      	adds	r3, #3
 800129e:	b299      	uxth	r1, r3
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	330a      	adds	r3, #10
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	79bb      	ldrb	r3, [r7, #6]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	3303      	adds	r3, #3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	2401      	movs	r4, #1
 80012b2:	9400      	str	r4, [sp, #0]
 80012b4:	f001 f996 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+3), (11+x), (y+4), 1);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	330b      	adds	r3, #11
 80012be:	b298      	uxth	r0, r3
 80012c0:	79bb      	ldrb	r3, [r7, #6]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	3303      	adds	r3, #3
 80012c6:	b299      	uxth	r1, r3
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	330b      	adds	r3, #11
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	79bb      	ldrb	r3, [r7, #6]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	3304      	adds	r3, #4
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	2401      	movs	r4, #1
 80012da:	9400      	str	r4, [sp, #0]
 80012dc:	f001 f982 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+13), (11+x), (y+12), 1);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	330b      	adds	r3, #11
 80012e6:	b298      	uxth	r0, r3
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	330d      	adds	r3, #13
 80012ee:	b299      	uxth	r1, r3
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	330b      	adds	r3, #11
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	79bb      	ldrb	r3, [r7, #6]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	330c      	adds	r3, #12
 80012fe:	b29b      	uxth	r3, r3
 8001300:	2401      	movs	r4, #1
 8001302:	9400      	str	r4, [sp, #0]
 8001304:	f001 f96e 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+4), (12+x), (y+6), 1);
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	b29b      	uxth	r3, r3
 800130c:	330c      	adds	r3, #12
 800130e:	b298      	uxth	r0, r3
 8001310:	79bb      	ldrb	r3, [r7, #6]
 8001312:	b29b      	uxth	r3, r3
 8001314:	3304      	adds	r3, #4
 8001316:	b299      	uxth	r1, r3
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	b29b      	uxth	r3, r3
 800131c:	330c      	adds	r3, #12
 800131e:	b29a      	uxth	r2, r3
 8001320:	79bb      	ldrb	r3, [r7, #6]
 8001322:	b29b      	uxth	r3, r3
 8001324:	3306      	adds	r3, #6
 8001326:	b29b      	uxth	r3, r3
 8001328:	2401      	movs	r4, #1
 800132a:	9400      	str	r4, [sp, #0]
 800132c:	f001 f95a 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+12), (12+x), (y+10), 1);
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	b29b      	uxth	r3, r3
 8001334:	330c      	adds	r3, #12
 8001336:	b298      	uxth	r0, r3
 8001338:	79bb      	ldrb	r3, [r7, #6]
 800133a:	b29b      	uxth	r3, r3
 800133c:	330c      	adds	r3, #12
 800133e:	b299      	uxth	r1, r3
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	b29b      	uxth	r3, r3
 8001344:	330c      	adds	r3, #12
 8001346:	b29a      	uxth	r2, r3
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	b29b      	uxth	r3, r3
 800134c:	330a      	adds	r3, #10
 800134e:	b29b      	uxth	r3, r3
 8001350:	2401      	movs	r4, #1
 8001352:	9400      	str	r4, [sp, #0]
 8001354:	f001 f946 	bl	80025e4 <SSD1306_DrawLine>
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bd90      	pop	{r4, r7, pc}

08001360 <drawmenu1>:
void drawmenu1(uint8_t cursorm1, uint8_t cvcc, float x, float y)
{
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b08b      	sub	sp, #44	; 0x2c
 8001364:	af02      	add	r7, sp, #8
 8001366:	60ba      	str	r2, [r7, #8]
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]
 800136e:	460b      	mov	r3, r1
 8001370:	73bb      	strb	r3, [r7, #14]
	  SSD1306_Clear();
 8001372:	f001 fa32 	bl	80027da <SSD1306_Clear>
	  cursorm1 = ~cursorm1;
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	43db      	mvns	r3, r3
 800137a:	73fb      	strb	r3, [r7, #15]
	  char* mecha = trimm(y);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff fe97 	bl	80010b0 <trimm>
 8001382:	61b8      	str	r0, [r7, #24]
	  SSD1306_GotoXY (26,3);
 8001384:	2103      	movs	r1, #3
 8001386:	201a      	movs	r0, #26
 8001388:	f001 f896 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[0], &Font_11x18, ((cursorm1 & 0x08)>>3));
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	7818      	ldrb	r0, [r3, #0]
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	10db      	asrs	r3, r3, #3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	b2db      	uxtb	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	4952      	ldr	r1, [pc, #328]	; (80014e8 <drawmenu1+0x188>)
 80013a0:	f001 f8a0 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (37,3);
 80013a4:	2103      	movs	r1, #3
 80013a6:	2025      	movs	r0, #37	; 0x25
 80013a8:	f001 f886 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[1], &Font_11x18, ((cursorm1 & 0x04)>>2));
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	3301      	adds	r3, #1
 80013b0:	7818      	ldrb	r0, [r3, #0]
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	109b      	asrs	r3, r3, #2
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	461a      	mov	r2, r3
 80013c0:	4949      	ldr	r1, [pc, #292]	; (80014e8 <drawmenu1+0x188>)
 80013c2:	f001 f88f 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (48,3);
 80013c6:	2103      	movs	r1, #3
 80013c8:	2030      	movs	r0, #48	; 0x30
 80013ca:	f001 f875 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 80013ce:	2201      	movs	r2, #1
 80013d0:	4945      	ldr	r1, [pc, #276]	; (80014e8 <drawmenu1+0x188>)
 80013d2:	202c      	movs	r0, #44	; 0x2c
 80013d4:	f001 f886 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (59,3);
 80013d8:	2103      	movs	r1, #3
 80013da:	203b      	movs	r0, #59	; 0x3b
 80013dc:	f001 f86c 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[2], &Font_11x18, ((cursorm1 & 0x02)>>1));
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	3302      	adds	r3, #2
 80013e4:	7818      	ldrb	r0, [r3, #0]
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	105b      	asrs	r3, r3, #1
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	461a      	mov	r2, r3
 80013f4:	493c      	ldr	r1, [pc, #240]	; (80014e8 <drawmenu1+0x188>)
 80013f6:	f001 f875 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (70,3);
 80013fa:	2103      	movs	r1, #3
 80013fc:	2046      	movs	r0, #70	; 0x46
 80013fe:	f001 f85b 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[3], &Font_11x18, (cursorm1 & 0x01));
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	3303      	adds	r3, #3
 8001406:	7818      	ldrb	r0, [r3, #0]
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	461a      	mov	r2, r3
 8001412:	4935      	ldr	r1, [pc, #212]	; (80014e8 <drawmenu1+0x188>)
 8001414:	f001 f866 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (107,3);
 8001418:	2103      	movs	r1, #3
 800141a:	206b      	movs	r0, #107	; 0x6b
 800141c:	f001 f84c 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc('V', &Font_11x18, 1);
 8001420:	2201      	movs	r2, #1
 8001422:	4931      	ldr	r1, [pc, #196]	; (80014e8 <drawmenu1+0x188>)
 8001424:	2056      	movs	r0, #86	; 0x56
 8001426:	f001 f85d 	bl	80024e4 <SSD1306_Putc>
	  char* proud = trimm(x);
 800142a:	68b8      	ldr	r0, [r7, #8]
 800142c:	f7ff fe40 	bl	80010b0 <trimm>
 8001430:	6178      	str	r0, [r7, #20]
	  SSD1306_GotoXY (26,25);
 8001432:	2119      	movs	r1, #25
 8001434:	201a      	movs	r0, #26
 8001436:	f001 f83f 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[0], &Font_11x18, ((cursorm1 & 0x80)>>7));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	7818      	ldrb	r0, [r3, #0]
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	09db      	lsrs	r3, r3, #7
 8001442:	b2db      	uxtb	r3, r3
 8001444:	461a      	mov	r2, r3
 8001446:	4928      	ldr	r1, [pc, #160]	; (80014e8 <drawmenu1+0x188>)
 8001448:	f001 f84c 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (37,25);
 800144c:	2119      	movs	r1, #25
 800144e:	2025      	movs	r0, #37	; 0x25
 8001450:	f001 f832 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[1], &Font_11x18, ((cursorm1 & 0x40)>>6));
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	3301      	adds	r3, #1
 8001458:	7818      	ldrb	r0, [r3, #0]
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	119b      	asrs	r3, r3, #6
 800145e:	b2db      	uxtb	r3, r3
 8001460:	f003 0301 	and.w	r3, r3, #1
 8001464:	b2db      	uxtb	r3, r3
 8001466:	461a      	mov	r2, r3
 8001468:	491f      	ldr	r1, [pc, #124]	; (80014e8 <drawmenu1+0x188>)
 800146a:	f001 f83b 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (48,25);
 800146e:	2119      	movs	r1, #25
 8001470:	2030      	movs	r0, #48	; 0x30
 8001472:	f001 f821 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 8001476:	2201      	movs	r2, #1
 8001478:	491b      	ldr	r1, [pc, #108]	; (80014e8 <drawmenu1+0x188>)
 800147a:	202c      	movs	r0, #44	; 0x2c
 800147c:	f001 f832 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (59,25);
 8001480:	2119      	movs	r1, #25
 8001482:	203b      	movs	r0, #59	; 0x3b
 8001484:	f001 f818 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[2], &Font_11x18, ((cursorm1 & 0x20)>>5));
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	3302      	adds	r3, #2
 800148c:	7818      	ldrb	r0, [r3, #0]
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	115b      	asrs	r3, r3, #5
 8001492:	b2db      	uxtb	r3, r3
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	4912      	ldr	r1, [pc, #72]	; (80014e8 <drawmenu1+0x188>)
 800149e:	f001 f821 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (70,25);
 80014a2:	2119      	movs	r1, #25
 80014a4:	2046      	movs	r0, #70	; 0x46
 80014a6:	f001 f807 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[3], &Font_11x18, ((cursorm1 & 0x10)>>4));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	3303      	adds	r3, #3
 80014ae:	7818      	ldrb	r0, [r3, #0]
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	111b      	asrs	r3, r3, #4
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	461a      	mov	r2, r3
 80014be:	490a      	ldr	r1, [pc, #40]	; (80014e8 <drawmenu1+0x188>)
 80014c0:	f001 f810 	bl	80024e4 <SSD1306_Putc>
	  SSD1306_GotoXY (107,25);
 80014c4:	2119      	movs	r1, #25
 80014c6:	206b      	movs	r0, #107	; 0x6b
 80014c8:	f000 fff6 	bl	80024b8 <SSD1306_GotoXY>
	  SSD1306_Putc('A', &Font_11x18, 1);
 80014cc:	2201      	movs	r2, #1
 80014ce:	4906      	ldr	r1, [pc, #24]	; (80014e8 <drawmenu1+0x188>)
 80014d0:	2041      	movs	r0, #65	; 0x41
 80014d2:	f001 f807 	bl	80024e4 <SSD1306_Putc>
	  uint8_t xcvcc = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	77fb      	strb	r3, [r7, #31]
	  uint8_t ycvcc = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	77bb      	strb	r3, [r7, #30]
	  if (cvcc) {
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80c5 	beq.w	8001670 <drawmenu1+0x310>
 80014e6:	e001      	b.n	80014ec <drawmenu1+0x18c>
 80014e8:	20000000 	.word	0x20000000
		  xcvcc = 81;
 80014ec:	2351      	movs	r3, #81	; 0x51
 80014ee:	77fb      	strb	r3, [r7, #31]
		  ycvcc = 45;
 80014f0:	232d      	movs	r3, #45	; 0x2d
 80014f2:	77bb      	strb	r3, [r7, #30]
		  drawlogoC(92, ycvcc);
 80014f4:	7fbb      	ldrb	r3, [r7, #30]
 80014f6:	4619      	mov	r1, r3
 80014f8:	205c      	movs	r0, #92	; 0x5c
 80014fa:	f7ff fe35 	bl	8001168 <drawlogoC>
		  SSD1306_DrawLine((5+xcvcc), (ycvcc+2), (5+xcvcc), (ycvcc+6), 1);
 80014fe:	7ffb      	ldrb	r3, [r7, #31]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3305      	adds	r3, #5
 8001504:	b298      	uxth	r0, r3
 8001506:	7fbb      	ldrb	r3, [r7, #30]
 8001508:	b29b      	uxth	r3, r3
 800150a:	3302      	adds	r3, #2
 800150c:	b299      	uxth	r1, r3
 800150e:	7ffb      	ldrb	r3, [r7, #31]
 8001510:	b29b      	uxth	r3, r3
 8001512:	3305      	adds	r3, #5
 8001514:	b29a      	uxth	r2, r3
 8001516:	7fbb      	ldrb	r3, [r7, #30]
 8001518:	b29b      	uxth	r3, r3
 800151a:	3306      	adds	r3, #6
 800151c:	b29b      	uxth	r3, r3
 800151e:	2401      	movs	r4, #1
 8001520:	9400      	str	r4, [sp, #0]
 8001522:	f001 f85f 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((13+xcvcc), (ycvcc+2), (13+xcvcc), (ycvcc+6), 1);
 8001526:	7ffb      	ldrb	r3, [r7, #31]
 8001528:	b29b      	uxth	r3, r3
 800152a:	330d      	adds	r3, #13
 800152c:	b298      	uxth	r0, r3
 800152e:	7fbb      	ldrb	r3, [r7, #30]
 8001530:	b29b      	uxth	r3, r3
 8001532:	3302      	adds	r3, #2
 8001534:	b299      	uxth	r1, r3
 8001536:	7ffb      	ldrb	r3, [r7, #31]
 8001538:	b29b      	uxth	r3, r3
 800153a:	330d      	adds	r3, #13
 800153c:	b29a      	uxth	r2, r3
 800153e:	7fbb      	ldrb	r3, [r7, #30]
 8001540:	b29b      	uxth	r3, r3
 8001542:	3306      	adds	r3, #6
 8001544:	b29b      	uxth	r3, r3
 8001546:	2401      	movs	r4, #1
 8001548:	9400      	str	r4, [sp, #0]
 800154a:	f001 f84b 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((6+xcvcc), (ycvcc+2), (6+xcvcc), (ycvcc+11), 1);
 800154e:	7ffb      	ldrb	r3, [r7, #31]
 8001550:	b29b      	uxth	r3, r3
 8001552:	3306      	adds	r3, #6
 8001554:	b298      	uxth	r0, r3
 8001556:	7fbb      	ldrb	r3, [r7, #30]
 8001558:	b29b      	uxth	r3, r3
 800155a:	3302      	adds	r3, #2
 800155c:	b299      	uxth	r1, r3
 800155e:	7ffb      	ldrb	r3, [r7, #31]
 8001560:	b29b      	uxth	r3, r3
 8001562:	3306      	adds	r3, #6
 8001564:	b29a      	uxth	r2, r3
 8001566:	7fbb      	ldrb	r3, [r7, #30]
 8001568:	b29b      	uxth	r3, r3
 800156a:	330b      	adds	r3, #11
 800156c:	b29b      	uxth	r3, r3
 800156e:	2401      	movs	r4, #1
 8001570:	9400      	str	r4, [sp, #0]
 8001572:	f001 f837 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((12+xcvcc), (ycvcc+2), (12+xcvcc), (ycvcc+11), 1);
 8001576:	7ffb      	ldrb	r3, [r7, #31]
 8001578:	b29b      	uxth	r3, r3
 800157a:	330c      	adds	r3, #12
 800157c:	b298      	uxth	r0, r3
 800157e:	7fbb      	ldrb	r3, [r7, #30]
 8001580:	b29b      	uxth	r3, r3
 8001582:	3302      	adds	r3, #2
 8001584:	b299      	uxth	r1, r3
 8001586:	7ffb      	ldrb	r3, [r7, #31]
 8001588:	b29b      	uxth	r3, r3
 800158a:	330c      	adds	r3, #12
 800158c:	b29a      	uxth	r2, r3
 800158e:	7fbb      	ldrb	r3, [r7, #30]
 8001590:	b29b      	uxth	r3, r3
 8001592:	330b      	adds	r3, #11
 8001594:	b29b      	uxth	r3, r3
 8001596:	2401      	movs	r4, #1
 8001598:	9400      	str	r4, [sp, #0]
 800159a:	f001 f823 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((7+xcvcc), (ycvcc+6), (7+xcvcc), (ycvcc+13), 1);
 800159e:	7ffb      	ldrb	r3, [r7, #31]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	3307      	adds	r3, #7
 80015a4:	b298      	uxth	r0, r3
 80015a6:	7fbb      	ldrb	r3, [r7, #30]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	3306      	adds	r3, #6
 80015ac:	b299      	uxth	r1, r3
 80015ae:	7ffb      	ldrb	r3, [r7, #31]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	3307      	adds	r3, #7
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	7fbb      	ldrb	r3, [r7, #30]
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	330d      	adds	r3, #13
 80015bc:	b29b      	uxth	r3, r3
 80015be:	2401      	movs	r4, #1
 80015c0:	9400      	str	r4, [sp, #0]
 80015c2:	f001 f80f 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((11+xcvcc), (ycvcc+6), (11+xcvcc), (ycvcc+13), 1);
 80015c6:	7ffb      	ldrb	r3, [r7, #31]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	330b      	adds	r3, #11
 80015cc:	b298      	uxth	r0, r3
 80015ce:	7fbb      	ldrb	r3, [r7, #30]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3306      	adds	r3, #6
 80015d4:	b299      	uxth	r1, r3
 80015d6:	7ffb      	ldrb	r3, [r7, #31]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	330b      	adds	r3, #11
 80015dc:	b29a      	uxth	r2, r3
 80015de:	7fbb      	ldrb	r3, [r7, #30]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	330d      	adds	r3, #13
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	2401      	movs	r4, #1
 80015e8:	9400      	str	r4, [sp, #0]
 80015ea:	f000 fffb 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((8+xcvcc), (ycvcc+11), (8+xcvcc), (ycvcc+14), 1);
 80015ee:	7ffb      	ldrb	r3, [r7, #31]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	3308      	adds	r3, #8
 80015f4:	b298      	uxth	r0, r3
 80015f6:	7fbb      	ldrb	r3, [r7, #30]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	330b      	adds	r3, #11
 80015fc:	b299      	uxth	r1, r3
 80015fe:	7ffb      	ldrb	r3, [r7, #31]
 8001600:	b29b      	uxth	r3, r3
 8001602:	3308      	adds	r3, #8
 8001604:	b29a      	uxth	r2, r3
 8001606:	7fbb      	ldrb	r3, [r7, #30]
 8001608:	b29b      	uxth	r3, r3
 800160a:	330e      	adds	r3, #14
 800160c:	b29b      	uxth	r3, r3
 800160e:	2401      	movs	r4, #1
 8001610:	9400      	str	r4, [sp, #0]
 8001612:	f000 ffe7 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawLine((10+xcvcc), (ycvcc+11), (10+xcvcc), (ycvcc+14), 1);
 8001616:	7ffb      	ldrb	r3, [r7, #31]
 8001618:	b29b      	uxth	r3, r3
 800161a:	330a      	adds	r3, #10
 800161c:	b298      	uxth	r0, r3
 800161e:	7fbb      	ldrb	r3, [r7, #30]
 8001620:	b29b      	uxth	r3, r3
 8001622:	330b      	adds	r3, #11
 8001624:	b299      	uxth	r1, r3
 8001626:	7ffb      	ldrb	r3, [r7, #31]
 8001628:	b29b      	uxth	r3, r3
 800162a:	330a      	adds	r3, #10
 800162c:	b29a      	uxth	r2, r3
 800162e:	7fbb      	ldrb	r3, [r7, #30]
 8001630:	b29b      	uxth	r3, r3
 8001632:	330e      	adds	r3, #14
 8001634:	b29b      	uxth	r3, r3
 8001636:	2401      	movs	r4, #1
 8001638:	9400      	str	r4, [sp, #0]
 800163a:	f000 ffd3 	bl	80025e4 <SSD1306_DrawLine>
		  SSD1306_DrawPixel((9+xcvcc), (ycvcc+13), 1);
 800163e:	7ffb      	ldrb	r3, [r7, #31]
 8001640:	b29b      	uxth	r3, r3
 8001642:	3309      	adds	r3, #9
 8001644:	b298      	uxth	r0, r3
 8001646:	7fbb      	ldrb	r3, [r7, #30]
 8001648:	b29b      	uxth	r3, r3
 800164a:	330d      	adds	r3, #13
 800164c:	b29b      	uxth	r3, r3
 800164e:	2201      	movs	r2, #1
 8001650:	4619      	mov	r1, r3
 8001652:	f000 fed3 	bl	80023fc <SSD1306_DrawPixel>
		  SSD1306_DrawPixel((9+xcvcc), (ycvcc+14), 1);
 8001656:	7ffb      	ldrb	r3, [r7, #31]
 8001658:	b29b      	uxth	r3, r3
 800165a:	3309      	adds	r3, #9
 800165c:	b298      	uxth	r0, r3
 800165e:	7fbb      	ldrb	r3, [r7, #30]
 8001660:	b29b      	uxth	r3, r3
 8001662:	330e      	adds	r3, #14
 8001664:	b29b      	uxth	r3, r3
 8001666:	2201      	movs	r2, #1
 8001668:	4619      	mov	r1, r3
 800166a:	f000 fec7 	bl	80023fc <SSD1306_DrawPixel>
 800166e:	e011      	b.n	8001694 <drawmenu1+0x334>
	  } else {
		  xcvcc = 20;
 8001670:	2314      	movs	r3, #20
 8001672:	77fb      	strb	r3, [r7, #31]
		  ycvcc = 45;
 8001674:	232d      	movs	r3, #45	; 0x2d
 8001676:	77bb      	strb	r3, [r7, #30]
		  drawlogoC(xcvcc, ycvcc);
 8001678:	7fba      	ldrb	r2, [r7, #30]
 800167a:	7ffb      	ldrb	r3, [r7, #31]
 800167c:	4611      	mov	r1, r2
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fd72 	bl	8001168 <drawlogoC>
		  drawlogoC((xcvcc+10), ycvcc);
 8001684:	7ffb      	ldrb	r3, [r7, #31]
 8001686:	330a      	adds	r3, #10
 8001688:	b2db      	uxtb	r3, r3
 800168a:	7fba      	ldrb	r2, [r7, #30]
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fd6a 	bl	8001168 <drawlogoC>
	  }
	  SSD1306_DrawLine((2+xcvcc), ycvcc , (25+xcvcc), ycvcc, 1);
 8001694:	7ffb      	ldrb	r3, [r7, #31]
 8001696:	b29b      	uxth	r3, r3
 8001698:	3302      	adds	r3, #2
 800169a:	b298      	uxth	r0, r3
 800169c:	7fbb      	ldrb	r3, [r7, #30]
 800169e:	b299      	uxth	r1, r3
 80016a0:	7ffb      	ldrb	r3, [r7, #31]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	3319      	adds	r3, #25
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	7fbb      	ldrb	r3, [r7, #30]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	2401      	movs	r4, #1
 80016ae:	9400      	str	r4, [sp, #0]
 80016b0:	f000 ff98 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine(xcvcc, (ycvcc+2), xcvcc, (ycvcc+15), 1);
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	b298      	uxth	r0, r3
 80016b8:	7fbb      	ldrb	r3, [r7, #30]
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	3302      	adds	r3, #2
 80016be:	b299      	uxth	r1, r3
 80016c0:	7ffb      	ldrb	r3, [r7, #31]
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	7fbb      	ldrb	r3, [r7, #30]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	330f      	adds	r3, #15
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	2401      	movs	r4, #1
 80016ce:	9400      	str	r4, [sp, #0]
 80016d0:	f000 ff88 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((2+xcvcc), (ycvcc+17), (25+xcvcc), (ycvcc+17), 1);
 80016d4:	7ffb      	ldrb	r3, [r7, #31]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	3302      	adds	r3, #2
 80016da:	b298      	uxth	r0, r3
 80016dc:	7fbb      	ldrb	r3, [r7, #30]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	3311      	adds	r3, #17
 80016e2:	b299      	uxth	r1, r3
 80016e4:	7ffb      	ldrb	r3, [r7, #31]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	3319      	adds	r3, #25
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	7fbb      	ldrb	r3, [r7, #30]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	3311      	adds	r3, #17
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	2401      	movs	r4, #1
 80016f6:	9400      	str	r4, [sp, #0]
 80016f8:	f000 ff74 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawLine((27+xcvcc), (ycvcc+2), (27+xcvcc), (ycvcc+15), 1);
 80016fc:	7ffb      	ldrb	r3, [r7, #31]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	331b      	adds	r3, #27
 8001702:	b298      	uxth	r0, r3
 8001704:	7fbb      	ldrb	r3, [r7, #30]
 8001706:	b29b      	uxth	r3, r3
 8001708:	3302      	adds	r3, #2
 800170a:	b299      	uxth	r1, r3
 800170c:	7ffb      	ldrb	r3, [r7, #31]
 800170e:	b29b      	uxth	r3, r3
 8001710:	331b      	adds	r3, #27
 8001712:	b29a      	uxth	r2, r3
 8001714:	7fbb      	ldrb	r3, [r7, #30]
 8001716:	b29b      	uxth	r3, r3
 8001718:	330f      	adds	r3, #15
 800171a:	b29b      	uxth	r3, r3
 800171c:	2401      	movs	r4, #1
 800171e:	9400      	str	r4, [sp, #0]
 8001720:	f000 ff60 	bl	80025e4 <SSD1306_DrawLine>
	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+1), 1);
 8001724:	7ffb      	ldrb	r3, [r7, #31]
 8001726:	b29b      	uxth	r3, r3
 8001728:	3301      	adds	r3, #1
 800172a:	b298      	uxth	r0, r3
 800172c:	7fbb      	ldrb	r3, [r7, #30]
 800172e:	b29b      	uxth	r3, r3
 8001730:	3301      	adds	r3, #1
 8001732:	b29b      	uxth	r3, r3
 8001734:	2201      	movs	r2, #1
 8001736:	4619      	mov	r1, r3
 8001738:	f000 fe60 	bl	80023fc <SSD1306_DrawPixel>
	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+16), 1);
 800173c:	7ffb      	ldrb	r3, [r7, #31]
 800173e:	b29b      	uxth	r3, r3
 8001740:	3301      	adds	r3, #1
 8001742:	b298      	uxth	r0, r3
 8001744:	7fbb      	ldrb	r3, [r7, #30]
 8001746:	b29b      	uxth	r3, r3
 8001748:	3310      	adds	r3, #16
 800174a:	b29b      	uxth	r3, r3
 800174c:	2201      	movs	r2, #1
 800174e:	4619      	mov	r1, r3
 8001750:	f000 fe54 	bl	80023fc <SSD1306_DrawPixel>
	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+1), 1);
 8001754:	7ffb      	ldrb	r3, [r7, #31]
 8001756:	b29b      	uxth	r3, r3
 8001758:	331a      	adds	r3, #26
 800175a:	b298      	uxth	r0, r3
 800175c:	7fbb      	ldrb	r3, [r7, #30]
 800175e:	b29b      	uxth	r3, r3
 8001760:	3301      	adds	r3, #1
 8001762:	b29b      	uxth	r3, r3
 8001764:	2201      	movs	r2, #1
 8001766:	4619      	mov	r1, r3
 8001768:	f000 fe48 	bl	80023fc <SSD1306_DrawPixel>
	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+16), 1);
 800176c:	7ffb      	ldrb	r3, [r7, #31]
 800176e:	b29b      	uxth	r3, r3
 8001770:	331a      	adds	r3, #26
 8001772:	b298      	uxth	r0, r3
 8001774:	7fbb      	ldrb	r3, [r7, #30]
 8001776:	b29b      	uxth	r3, r3
 8001778:	3310      	adds	r3, #16
 800177a:	b29b      	uxth	r3, r3
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	f000 fe3c 	bl	80023fc <SSD1306_DrawPixel>

	  SSD1306_UpdateScreen(); // update screen
 8001784:	f000 fdf4 	bl	8002370 <SSD1306_UpdateScreen>
}
 8001788:	bf00      	nop
 800178a:	3724      	adds	r7, #36	; 0x24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd90      	pop	{r4, r7, pc}

08001790 <setDAC1>:
void setDAC1 (uint16_t data) // zape vpravo zarovnan 12-bit data do DAC1 na I2C2
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af02      	add	r7, sp, #8
 8001796:	4603      	mov	r3, r0
 8001798:	80fb      	strh	r3, [r7, #6]
	dataDAC [1] = (data >> 4);
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	091b      	lsrs	r3, r3, #4
 800179e:	b29b      	uxth	r3, r3
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <setDAC1+0x38>)
 80017a4:	705a      	strb	r2, [r3, #1]
	dataDAC [2] = (data << 4) & 0xf0;
 80017a6:	88fb      	ldrh	r3, [r7, #6]
 80017a8:	011b      	lsls	r3, r3, #4
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <setDAC1+0x38>)
 80017ae:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Master_Transmit(&hi2c2, (0b1100001<<1), dataDAC, 3, 10);
 80017b0:	230a      	movs	r3, #10
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	2303      	movs	r3, #3
 80017b6:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <setDAC1+0x38>)
 80017b8:	21c2      	movs	r1, #194	; 0xc2
 80017ba:	4804      	ldr	r0, [pc, #16]	; (80017cc <setDAC1+0x3c>)
 80017bc:	f002 fd24 	bl	8004208 <HAL_I2C_Master_Transmit>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	2000000c 	.word	0x2000000c
 80017cc:	20000518 	.word	0x20000518

080017d0 <readbuttons>:
void readbuttons()
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
	if(debounce[0] == 0)
 80017d4:	4b40      	ldr	r3, [pc, #256]	; (80018d8 <readbuttons+0x108>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d11b      	bne.n	8001814 <readbuttons+0x44>
	{
	  tlacitko[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 80017dc:	2110      	movs	r1, #16
 80017de:	483f      	ldr	r0, [pc, #252]	; (80018dc <readbuttons+0x10c>)
 80017e0:	f002 fb9e 	bl	8003f20 <HAL_GPIO_ReadPin>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b3d      	ldr	r3, [pc, #244]	; (80018e0 <readbuttons+0x110>)
 80017ea:	701a      	strb	r2, [r3, #0]
	  if(tlacitko[0] != poslednistav[0])
 80017ec:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <readbuttons+0x110>)
 80017ee:	781a      	ldrb	r2, [r3, #0]
 80017f0:	4b3c      	ldr	r3, [pc, #240]	; (80018e4 <readbuttons+0x114>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d00d      	beq.n	8001814 <readbuttons+0x44>
	  {
		  poslednistav[0] = tlacitko[0];
 80017f8:	4b39      	ldr	r3, [pc, #228]	; (80018e0 <readbuttons+0x110>)
 80017fa:	781a      	ldrb	r2, [r3, #0]
 80017fc:	4b39      	ldr	r3, [pc, #228]	; (80018e4 <readbuttons+0x114>)
 80017fe:	701a      	strb	r2, [r3, #0]
		  if(tlacitko[0] == 0)
 8001800:	4b37      	ldr	r3, [pc, #220]	; (80018e0 <readbuttons+0x110>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d105      	bne.n	8001814 <readbuttons+0x44>
		  {
			  setmodeflag = 100;
 8001808:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <readbuttons+0x118>)
 800180a:	2264      	movs	r2, #100	; 0x64
 800180c:	801a      	strh	r2, [r3, #0]
			  debounce[0] = 10;
 800180e:	4b32      	ldr	r3, [pc, #200]	; (80018d8 <readbuttons+0x108>)
 8001810:	220a      	movs	r2, #10
 8001812:	701a      	strb	r2, [r3, #0]
		  }
	  }
	}
	if(debounce[1] == 0)
 8001814:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <readbuttons+0x108>)
 8001816:	785b      	ldrb	r3, [r3, #1]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d11b      	bne.n	8001854 <readbuttons+0x84>
	{
	  tlacitko[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 800181c:	2120      	movs	r1, #32
 800181e:	482f      	ldr	r0, [pc, #188]	; (80018dc <readbuttons+0x10c>)
 8001820:	f002 fb7e 	bl	8003f20 <HAL_GPIO_ReadPin>
 8001824:	4603      	mov	r3, r0
 8001826:	461a      	mov	r2, r3
 8001828:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <readbuttons+0x110>)
 800182a:	705a      	strb	r2, [r3, #1]
	  if(tlacitko[1] != poslednistav[1])
 800182c:	4b2c      	ldr	r3, [pc, #176]	; (80018e0 <readbuttons+0x110>)
 800182e:	785a      	ldrb	r2, [r3, #1]
 8001830:	4b2c      	ldr	r3, [pc, #176]	; (80018e4 <readbuttons+0x114>)
 8001832:	785b      	ldrb	r3, [r3, #1]
 8001834:	429a      	cmp	r2, r3
 8001836:	d00d      	beq.n	8001854 <readbuttons+0x84>
	  {
		  poslednistav[1] = tlacitko[1];
 8001838:	4b29      	ldr	r3, [pc, #164]	; (80018e0 <readbuttons+0x110>)
 800183a:	785a      	ldrb	r2, [r3, #1]
 800183c:	4b29      	ldr	r3, [pc, #164]	; (80018e4 <readbuttons+0x114>)
 800183e:	705a      	strb	r2, [r3, #1]
		  if(tlacitko[1] == 0)
 8001840:	4b27      	ldr	r3, [pc, #156]	; (80018e0 <readbuttons+0x110>)
 8001842:	785b      	ldrb	r3, [r3, #1]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d105      	bne.n	8001854 <readbuttons+0x84>
		  {
			  setmodeflag = 100;
 8001848:	4b27      	ldr	r3, [pc, #156]	; (80018e8 <readbuttons+0x118>)
 800184a:	2264      	movs	r2, #100	; 0x64
 800184c:	801a      	strh	r2, [r3, #0]
			  debounce[1] = 10;
 800184e:	4b22      	ldr	r3, [pc, #136]	; (80018d8 <readbuttons+0x108>)
 8001850:	220a      	movs	r2, #10
 8001852:	705a      	strb	r2, [r3, #1]
		  }
	  }
	}
	if(debounce[2] == 0)
 8001854:	4b20      	ldr	r3, [pc, #128]	; (80018d8 <readbuttons+0x108>)
 8001856:	789b      	ldrb	r3, [r3, #2]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d11b      	bne.n	8001894 <readbuttons+0xc4>
	{
	  tlacitko[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 800185c:	2140      	movs	r1, #64	; 0x40
 800185e:	481f      	ldr	r0, [pc, #124]	; (80018dc <readbuttons+0x10c>)
 8001860:	f002 fb5e 	bl	8003f20 <HAL_GPIO_ReadPin>
 8001864:	4603      	mov	r3, r0
 8001866:	461a      	mov	r2, r3
 8001868:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <readbuttons+0x110>)
 800186a:	709a      	strb	r2, [r3, #2]
	  if(tlacitko[2] != poslednistav[2])
 800186c:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <readbuttons+0x110>)
 800186e:	789a      	ldrb	r2, [r3, #2]
 8001870:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <readbuttons+0x114>)
 8001872:	789b      	ldrb	r3, [r3, #2]
 8001874:	429a      	cmp	r2, r3
 8001876:	d00d      	beq.n	8001894 <readbuttons+0xc4>
	  {
		  poslednistav[2] = tlacitko[2];
 8001878:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <readbuttons+0x110>)
 800187a:	789a      	ldrb	r2, [r3, #2]
 800187c:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <readbuttons+0x114>)
 800187e:	709a      	strb	r2, [r3, #2]
		  if(tlacitko[2] == 0)
 8001880:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <readbuttons+0x110>)
 8001882:	789b      	ldrb	r3, [r3, #2]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d105      	bne.n	8001894 <readbuttons+0xc4>
		  {
			  setmodeflag = 100;
 8001888:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <readbuttons+0x118>)
 800188a:	2264      	movs	r2, #100	; 0x64
 800188c:	801a      	strh	r2, [r3, #0]
			  debounce[2] = 10;
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <readbuttons+0x108>)
 8001890:	220a      	movs	r2, #10
 8001892:	709a      	strb	r2, [r3, #2]
		  }
	  }
	}
	if(debounce[3] == 0)
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <readbuttons+0x108>)
 8001896:	78db      	ldrb	r3, [r3, #3]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d11b      	bne.n	80018d4 <readbuttons+0x104>
	{
	  tlacitko[3] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 800189c:	2180      	movs	r1, #128	; 0x80
 800189e:	480f      	ldr	r0, [pc, #60]	; (80018dc <readbuttons+0x10c>)
 80018a0:	f002 fb3e 	bl	8003f20 <HAL_GPIO_ReadPin>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461a      	mov	r2, r3
 80018a8:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <readbuttons+0x110>)
 80018aa:	70da      	strb	r2, [r3, #3]
	  if(tlacitko[3] != poslednistav[3])
 80018ac:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <readbuttons+0x110>)
 80018ae:	78da      	ldrb	r2, [r3, #3]
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <readbuttons+0x114>)
 80018b2:	78db      	ldrb	r3, [r3, #3]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d00d      	beq.n	80018d4 <readbuttons+0x104>
	  {
		  poslednistav[3] = tlacitko[3];
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <readbuttons+0x110>)
 80018ba:	78da      	ldrb	r2, [r3, #3]
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <readbuttons+0x114>)
 80018be:	70da      	strb	r2, [r3, #3]
		  if(tlacitko[3] == 0)
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <readbuttons+0x110>)
 80018c2:	78db      	ldrb	r3, [r3, #3]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d105      	bne.n	80018d4 <readbuttons+0x104>
		  {
			  setmodeflag = 100;
 80018c8:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <readbuttons+0x118>)
 80018ca:	2264      	movs	r2, #100	; 0x64
 80018cc:	801a      	strh	r2, [r3, #0]
			  debounce[3] = 10;
 80018ce:	4b02      	ldr	r3, [pc, #8]	; (80018d8 <readbuttons+0x108>)
 80018d0:	220a      	movs	r2, #10
 80018d2:	70da      	strb	r2, [r3, #3]
		  }
	  }
	}

}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	2000056c 	.word	0x2000056c
 80018dc:	40010800 	.word	0x40010800
 80018e0:	200004c0 	.word	0x200004c0
 80018e4:	200005f4 	.word	0x200005f4
 80018e8:	200000b0 	.word	0x200000b0
 80018ec:	00000000 	.word	0x00000000

080018f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018f4:	b084      	sub	sp, #16
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f8:	f001 f9ca 	bl	8002c90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018fc:	f000 fa5a 	bl	8001db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001900:	f000 fc12 	bl	8002128 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001904:	f000 fb12 	bl	8001f2c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001908:	f000 fb3e 	bl	8001f88 <MX_I2C2_Init>
  MX_DMA_Init();
 800190c:	f000 fbee 	bl	80020ec <MX_DMA_Init>
  MX_ADC1_Init();
 8001910:	f000 faa2 	bl	8001e58 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001914:	f000 fb66 	bl	8001fe4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8001918:	f000 fc66 	bl	80021e8 <SSD1306_Init>
  HAL_ADC_Start_DMA(&hadc1, ADCout, 4);
 800191c:	2204      	movs	r2, #4
 800191e:	4926      	ldr	r1, [pc, #152]	; (80019b8 <main+0xc8>)
 8001920:	4826      	ldr	r0, [pc, #152]	; (80019bc <main+0xcc>)
 8001922:	f001 fb13 	bl	8002f4c <HAL_ADC_Start_DMA>
  drawmenu1(pointer_p1, 1,0, 0);
 8001926:	4b26      	ldr	r3, [pc, #152]	; (80019c0 <main+0xd0>)
 8001928:	7818      	ldrb	r0, [r3, #0]
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	2101      	movs	r1, #1
 8001934:	f7ff fd14 	bl	8001360 <drawmenu1>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  float rozdilchI = 0;
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	60bb      	str	r3, [r7, #8]
	  float rozdilchU = 0;
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	607b      	str	r3, [r7, #4]
	  uint8_t refreshflag = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]
	  p += 1;
 8001948:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <main+0xd4>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff f8bf 	bl	8000ad4 <__addsf3>
 8001956:	4603      	mov	r3, r0
 8001958:	461a      	mov	r2, r3
 800195a:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <main+0xd4>)
 800195c:	601a      	str	r2, [r3, #0]
	  readbuttons();
 800195e:	f7ff ff37 	bl	80017d0 <readbuttons>
	  if(setmodeflag>0) //display vstoup do interaktivnho mdu
 8001962:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <main+0xd8>)
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d034      	beq.n	80019d4 <main+0xe4>
	  {

		  drawmenu1(2, 1, 22.22 , 22.22);
 800196a:	4b18      	ldr	r3, [pc, #96]	; (80019cc <main+0xdc>)
 800196c:	4a17      	ldr	r2, [pc, #92]	; (80019cc <main+0xdc>)
 800196e:	2101      	movs	r1, #1
 8001970:	2002      	movs	r0, #2
 8001972:	f7ff fcf5 	bl	8001360 <drawmenu1>
		  if(setmodeflag > 0)
 8001976:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <main+0xd8>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d015      	beq.n	80019aa <main+0xba>
		  {
			  setmodeflag--;
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <main+0xd8>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	3b01      	subs	r3, #1
 8001984:	b29a      	uxth	r2, r3
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <main+0xd8>)
 8001988:	801a      	strh	r2, [r3, #0]
		  }
		  for(uint8_t i; i<4; i++)
 800198a:	e00e      	b.n	80019aa <main+0xba>
		  {
			  if(debounce[i] > 0)
 800198c:	7bbb      	ldrb	r3, [r7, #14]
 800198e:	4a10      	ldr	r2, [pc, #64]	; (80019d0 <main+0xe0>)
 8001990:	5cd3      	ldrb	r3, [r2, r3]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d006      	beq.n	80019a4 <main+0xb4>
			  {
				  debounce[i]--;
 8001996:	7bbb      	ldrb	r3, [r7, #14]
 8001998:	4a0d      	ldr	r2, [pc, #52]	; (80019d0 <main+0xe0>)
 800199a:	5cd2      	ldrb	r2, [r2, r3]
 800199c:	3a01      	subs	r2, #1
 800199e:	b2d1      	uxtb	r1, r2
 80019a0:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <main+0xe0>)
 80019a2:	54d1      	strb	r1, [r2, r3]
		  for(uint8_t i; i<4; i++)
 80019a4:	7bbb      	ldrb	r3, [r7, #14]
 80019a6:	3301      	adds	r3, #1
 80019a8:	73bb      	strb	r3, [r7, #14]
 80019aa:	7bbb      	ldrb	r3, [r7, #14]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d9ed      	bls.n	800198c <main+0x9c>
			  }
		  }

		  HAL_Delay(1);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f001 f9cf 	bl	8002d54 <HAL_Delay>
 80019b6:	e119      	b.n	8001bec <main+0x2fc>
 80019b8:	200005a0 	.word	0x200005a0
 80019bc:	20000570 	.word	0x20000570
 80019c0:	20000008 	.word	0x20000008
 80019c4:	200000ac 	.word	0x200000ac
 80019c8:	200000b0 	.word	0x200000b0
 80019cc:	41b1c28f 	.word	0x41b1c28f
 80019d0:	2000056c 	.word	0x2000056c
	  }
	  else
	  {
		  // nen v setmode
		  rozdilchI = Im - ((ADCout[0]*6.34)/4095);  // Aktualn - nov hodnota
 80019d4:	4bd0      	ldr	r3, [pc, #832]	; (8001d18 <main+0x428>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7fe fd1d 	bl	8000418 <__aeabi_f2d>
 80019de:	4604      	mov	r4, r0
 80019e0:	460d      	mov	r5, r1
 80019e2:	4bce      	ldr	r3, [pc, #824]	; (8001d1c <main+0x42c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fcf4 	bl	80003d4 <__aeabi_ui2d>
 80019ec:	a3ba      	add	r3, pc, #744	; (adr r3, 8001cd8 <main+0x3e8>)
 80019ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f2:	f7fe fd69 	bl	80004c8 <__aeabi_dmul>
 80019f6:	4602      	mov	r2, r0
 80019f8:	460b      	mov	r3, r1
 80019fa:	4610      	mov	r0, r2
 80019fc:	4619      	mov	r1, r3
 80019fe:	a3b8      	add	r3, pc, #736	; (adr r3, 8001ce0 <main+0x3f0>)
 8001a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a04:	f7fe fe8a 	bl	800071c <__aeabi_ddiv>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	4629      	mov	r1, r5
 8001a10:	f7fe fba2 	bl	8000158 <__aeabi_dsub>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4610      	mov	r0, r2
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f7ff f804 	bl	8000a28 <__aeabi_d2f>
 8001a20:	4603      	mov	r3, r0
 8001a22:	60bb      	str	r3, [r7, #8]
		  if((rozdilchI > 0.01)||(rozdilchI < -0.01))
 8001a24:	68b8      	ldr	r0, [r7, #8]
 8001a26:	f7fe fcf7 	bl	8000418 <__aeabi_f2d>
 8001a2a:	a3af      	add	r3, pc, #700	; (adr r3, 8001ce8 <main+0x3f8>)
 8001a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a30:	f7fe ffda 	bl	80009e8 <__aeabi_dcmpgt>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10a      	bne.n	8001a50 <main+0x160>
 8001a3a:	68b8      	ldr	r0, [r7, #8]
 8001a3c:	f7fe fcec 	bl	8000418 <__aeabi_f2d>
 8001a40:	a3ab      	add	r3, pc, #684	; (adr r3, 8001cf0 <main+0x400>)
 8001a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a46:	f7fe ffb1 	bl	80009ac <__aeabi_dcmplt>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d01f      	beq.n	8001a90 <main+0x1a0>
		  {
			  Im = (ADCout[0]*6.34)/ 4095;
 8001a50:	4bb2      	ldr	r3, [pc, #712]	; (8001d1c <main+0x42c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fcbd 	bl	80003d4 <__aeabi_ui2d>
 8001a5a:	a39f      	add	r3, pc, #636	; (adr r3, 8001cd8 <main+0x3e8>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	f7fe fd32 	bl	80004c8 <__aeabi_dmul>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4610      	mov	r0, r2
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	a39c      	add	r3, pc, #624	; (adr r3, 8001ce0 <main+0x3f0>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	f7fe fe53 	bl	800071c <__aeabi_ddiv>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	4610      	mov	r0, r2
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f7fe ffd3 	bl	8000a28 <__aeabi_d2f>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4aa4      	ldr	r2, [pc, #656]	; (8001d18 <main+0x428>)
 8001a86:	6013      	str	r3, [r2, #0]
			  refreshflag |= 0x01;
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
		  }
		  rozdilchU = Um - (((ADCout[1]*6.6)/4095)-((ADCout[2]*6.6)/4095)); // Aktualn - nov hodnota
 8001a90:	4ba3      	ldr	r3, [pc, #652]	; (8001d20 <main+0x430>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe fcbf 	bl	8000418 <__aeabi_f2d>
 8001a9a:	4604      	mov	r4, r0
 8001a9c:	460d      	mov	r5, r1
 8001a9e:	4b9f      	ldr	r3, [pc, #636]	; (8001d1c <main+0x42c>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fc96 	bl	80003d4 <__aeabi_ui2d>
 8001aa8:	a393      	add	r3, pc, #588	; (adr r3, 8001cf8 <main+0x408>)
 8001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aae:	f7fe fd0b 	bl	80004c8 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	4619      	mov	r1, r3
 8001aba:	a389      	add	r3, pc, #548	; (adr r3, 8001ce0 <main+0x3f0>)
 8001abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac0:	f7fe fe2c 	bl	800071c <__aeabi_ddiv>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4690      	mov	r8, r2
 8001aca:	4699      	mov	r9, r3
 8001acc:	4b93      	ldr	r3, [pc, #588]	; (8001d1c <main+0x42c>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fc7f 	bl	80003d4 <__aeabi_ui2d>
 8001ad6:	a388      	add	r3, pc, #544	; (adr r3, 8001cf8 <main+0x408>)
 8001ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001adc:	f7fe fcf4 	bl	80004c8 <__aeabi_dmul>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	a37d      	add	r3, pc, #500	; (adr r3, 8001ce0 <main+0x3f0>)
 8001aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aee:	f7fe fe15 	bl	800071c <__aeabi_ddiv>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	4640      	mov	r0, r8
 8001af8:	4649      	mov	r1, r9
 8001afa:	f7fe fb2d 	bl	8000158 <__aeabi_dsub>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4620      	mov	r0, r4
 8001b04:	4629      	mov	r1, r5
 8001b06:	f7fe fb27 	bl	8000158 <__aeabi_dsub>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4619      	mov	r1, r3
 8001b12:	f7fe ff89 	bl	8000a28 <__aeabi_d2f>
 8001b16:	4603      	mov	r3, r0
 8001b18:	607b      	str	r3, [r7, #4]
		  if((rozdilchU > 0.01)||(rozdilchU < -0.01))
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7fe fc7c 	bl	8000418 <__aeabi_f2d>
 8001b20:	a371      	add	r3, pc, #452	; (adr r3, 8001ce8 <main+0x3f8>)
 8001b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b26:	f7fe ff5f 	bl	80009e8 <__aeabi_dcmpgt>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d10a      	bne.n	8001b46 <main+0x256>
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7fe fc71 	bl	8000418 <__aeabi_f2d>
 8001b36:	a36e      	add	r3, pc, #440	; (adr r3, 8001cf0 <main+0x400>)
 8001b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3c:	f7fe ff36 	bl	80009ac <__aeabi_dcmplt>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d03c      	beq.n	8001bc0 <main+0x2d0>
		  {
			  Um = (((ADCout[1]*6.6)/4095)-((ADCout[2]*6.6)/4095));
 8001b46:	4b75      	ldr	r3, [pc, #468]	; (8001d1c <main+0x42c>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fc42 	bl	80003d4 <__aeabi_ui2d>
 8001b50:	a369      	add	r3, pc, #420	; (adr r3, 8001cf8 <main+0x408>)
 8001b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b56:	f7fe fcb7 	bl	80004c8 <__aeabi_dmul>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4619      	mov	r1, r3
 8001b62:	a35f      	add	r3, pc, #380	; (adr r3, 8001ce0 <main+0x3f0>)
 8001b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b68:	f7fe fdd8 	bl	800071c <__aeabi_ddiv>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4614      	mov	r4, r2
 8001b72:	461d      	mov	r5, r3
 8001b74:	4b69      	ldr	r3, [pc, #420]	; (8001d1c <main+0x42c>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7fe fc2b 	bl	80003d4 <__aeabi_ui2d>
 8001b7e:	a35e      	add	r3, pc, #376	; (adr r3, 8001cf8 <main+0x408>)
 8001b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b84:	f7fe fca0 	bl	80004c8 <__aeabi_dmul>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	a353      	add	r3, pc, #332	; (adr r3, 8001ce0 <main+0x3f0>)
 8001b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b96:	f7fe fdc1 	bl	800071c <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4620      	mov	r0, r4
 8001ba0:	4629      	mov	r1, r5
 8001ba2:	f7fe fad9 	bl	8000158 <__aeabi_dsub>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	4610      	mov	r0, r2
 8001bac:	4619      	mov	r1, r3
 8001bae:	f7fe ff3b 	bl	8000a28 <__aeabi_d2f>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	4a5a      	ldr	r2, [pc, #360]	; (8001d20 <main+0x430>)
 8001bb6:	6013      	str	r3, [r2, #0]
			  refreshflag |= 0x01;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	73fb      	strb	r3, [r7, #15]
		  }
		  if(refreshflag > 0)  // pokud je pznak zmny daj na display obnov display
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d012      	beq.n	8001bec <main+0x2fc>
		  {
			  drawmenu1(0, 1, Im , ((p*5)/4095));
 8001bc6:	4b54      	ldr	r3, [pc, #336]	; (8001d18 <main+0x428>)
 8001bc8:	681c      	ldr	r4, [r3, #0]
 8001bca:	4b56      	ldr	r3, [pc, #344]	; (8001d24 <main+0x434>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4956      	ldr	r1, [pc, #344]	; (8001d28 <main+0x438>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff f887 	bl	8000ce4 <__aeabi_fmul>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4954      	ldr	r1, [pc, #336]	; (8001d2c <main+0x43c>)
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff f936 	bl	8000e4c <__aeabi_fdiv>
 8001be0:	4603      	mov	r3, r0
 8001be2:	4622      	mov	r2, r4
 8001be4:	2101      	movs	r1, #1
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff fbba 	bl	8001360 <drawmenu1>
		  }
	  }
	  teplota = (ADCout[3]*3.3)/ 4095; // adc => V
 8001bec:	4b4b      	ldr	r3, [pc, #300]	; (8001d1c <main+0x42c>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fbef 	bl	80003d4 <__aeabi_ui2d>
 8001bf6:	a342      	add	r3, pc, #264	; (adr r3, 8001d00 <main+0x410>)
 8001bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfc:	f7fe fc64 	bl	80004c8 <__aeabi_dmul>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4610      	mov	r0, r2
 8001c06:	4619      	mov	r1, r3
 8001c08:	a335      	add	r3, pc, #212	; (adr r3, 8001ce0 <main+0x3f0>)
 8001c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0e:	f7fe fd85 	bl	800071c <__aeabi_ddiv>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7fe ff05 	bl	8000a28 <__aeabi_d2f>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4a43      	ldr	r2, [pc, #268]	; (8001d30 <main+0x440>)
 8001c22:	6013      	str	r3, [r2, #0]
	  teplota = 10000 * (teplota / ( 3.3 - teplota)); // V => R NTC
 8001c24:	4b42      	ldr	r3, [pc, #264]	; (8001d30 <main+0x440>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7fe fbf5 	bl	8000418 <__aeabi_f2d>
 8001c2e:	4604      	mov	r4, r0
 8001c30:	460d      	mov	r5, r1
 8001c32:	4b3f      	ldr	r3, [pc, #252]	; (8001d30 <main+0x440>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe fbee 	bl	8000418 <__aeabi_f2d>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	a12f      	add	r1, pc, #188	; (adr r1, 8001d00 <main+0x410>)
 8001c42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c46:	f7fe fa87 	bl	8000158 <__aeabi_dsub>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	4620      	mov	r0, r4
 8001c50:	4629      	mov	r1, r5
 8001c52:	f7fe fd63 	bl	800071c <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	a32a      	add	r3, pc, #168	; (adr r3, 8001d08 <main+0x418>)
 8001c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c64:	f7fe fc30 	bl	80004c8 <__aeabi_dmul>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f7fe feda 	bl	8000a28 <__aeabi_d2f>
 8001c74:	4603      	mov	r3, r0
 8001c76:	4a2e      	ldr	r2, [pc, #184]	; (8001d30 <main+0x440>)
 8001c78:	6013      	str	r3, [r2, #0]
	  teplota = 1/((log(teplota/100000)/4000)+(1/298.15)); // RNTC => K
 8001c7a:	4b2d      	ldr	r3, [pc, #180]	; (8001d30 <main+0x440>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	492d      	ldr	r1, [pc, #180]	; (8001d34 <main+0x444>)
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff f8e3 	bl	8000e4c <__aeabi_fdiv>
 8001c86:	4603      	mov	r3, r0
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7fe fbc5 	bl	8000418 <__aeabi_f2d>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	4610      	mov	r0, r2
 8001c94:	4619      	mov	r1, r3
 8001c96:	f004 fafb 	bl	8006290 <log>
 8001c9a:	f04f 0200 	mov.w	r2, #0
 8001c9e:	4b26      	ldr	r3, [pc, #152]	; (8001d38 <main+0x448>)
 8001ca0:	f7fe fd3c 	bl	800071c <__aeabi_ddiv>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4610      	mov	r0, r2
 8001caa:	4619      	mov	r1, r3
 8001cac:	a318      	add	r3, pc, #96	; (adr r3, 8001d10 <main+0x420>)
 8001cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb2:	f7fe fa53 	bl	800015c <__adddf3>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	f04f 0000 	mov.w	r0, #0
 8001cbe:	491f      	ldr	r1, [pc, #124]	; (8001d3c <main+0x44c>)
 8001cc0:	f7fe fd2c 	bl	800071c <__aeabi_ddiv>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4610      	mov	r0, r2
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f7fe feac 	bl	8000a28 <__aeabi_d2f>
 8001cd0:	e036      	b.n	8001d40 <main+0x450>
 8001cd2:	bf00      	nop
 8001cd4:	f3af 8000 	nop.w
 8001cd8:	f5c28f5c 	.word	0xf5c28f5c
 8001cdc:	40195c28 	.word	0x40195c28
 8001ce0:	00000000 	.word	0x00000000
 8001ce4:	40affe00 	.word	0x40affe00
 8001ce8:	47ae147b 	.word	0x47ae147b
 8001cec:	3f847ae1 	.word	0x3f847ae1
 8001cf0:	47ae147b 	.word	0x47ae147b
 8001cf4:	bf847ae1 	.word	0xbf847ae1
 8001cf8:	66666666 	.word	0x66666666
 8001cfc:	401a6666 	.word	0x401a6666
 8001d00:	66666666 	.word	0x66666666
 8001d04:	400a6666 	.word	0x400a6666
 8001d08:	00000000 	.word	0x00000000
 8001d0c:	40c38800 	.word	0x40c38800
 8001d10:	dcb5db83 	.word	0xdcb5db83
 8001d14:	3f6b79e1 	.word	0x3f6b79e1
 8001d18:	200000a0 	.word	0x200000a0
 8001d1c:	200005a0 	.word	0x200005a0
 8001d20:	200000a4 	.word	0x200000a4
 8001d24:	200000ac 	.word	0x200000ac
 8001d28:	40a00000 	.word	0x40a00000
 8001d2c:	457ff000 	.word	0x457ff000
 8001d30:	200000a8 	.word	0x200000a8
 8001d34:	47c35000 	.word	0x47c35000
 8001d38:	40af4000 	.word	0x40af4000
 8001d3c:	3ff00000 	.word	0x3ff00000
 8001d40:	4603      	mov	r3, r0
 8001d42:	4a19      	ldr	r2, [pc, #100]	; (8001da8 <main+0x4b8>)
 8001d44:	6013      	str	r3, [r2, #0]
	  teplota = teplota - 273.15; // K => C
 8001d46:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <main+0x4b8>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fb64 	bl	8000418 <__aeabi_f2d>
 8001d50:	a313      	add	r3, pc, #76	; (adr r3, 8001da0 <main+0x4b0>)
 8001d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d56:	f7fe f9ff 	bl	8000158 <__aeabi_dsub>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4610      	mov	r0, r2
 8001d60:	4619      	mov	r1, r3
 8001d62:	f7fe fe61 	bl	8000a28 <__aeabi_d2f>
 8001d66:	4603      	mov	r3, r0
 8001d68:	4a0f      	ldr	r2, [pc, #60]	; (8001da8 <main+0x4b8>)
 8001d6a:	6013      	str	r3, [r2, #0]
	  if(p>0xFFF){p=0;}
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <main+0x4bc>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	490f      	ldr	r1, [pc, #60]	; (8001db0 <main+0x4c0>)
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff f972 	bl	800105c <__aeabi_fcmpgt>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <main+0x496>
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <main+0x4bc>)
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
	  setDAC1(p);
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <main+0x4bc>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff f970 	bl	8001070 <__aeabi_f2uiz>
 8001d90:	4603      	mov	r3, r0
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fcfb 	bl	8001790 <setDAC1>
  {
 8001d9a:	e5cd      	b.n	8001938 <main+0x48>
 8001d9c:	f3af 8000 	nop.w
 8001da0:	66666666 	.word	0x66666666
 8001da4:	40711266 	.word	0x40711266
 8001da8:	200000a8 	.word	0x200000a8
 8001dac:	200000ac 	.word	0x200000ac
 8001db0:	457ff000 	.word	0x457ff000

08001db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b094      	sub	sp, #80	; 0x50
 8001db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dbe:	2228      	movs	r2, #40	; 0x28
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f004 fa1a 	bl	80061fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd8:	1d3b      	adds	r3, r7, #4
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001de4:	2302      	movs	r3, #2
 8001de6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001de8:	2301      	movs	r3, #1
 8001dea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dec:	2310      	movs	r3, #16
 8001dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001df4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f003 f957 	bl	80050ac <HAL_RCC_OscConfig>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001e04:	f000 f9ea 	bl	80021dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e08:	230f      	movs	r3, #15
 8001e0a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001e18:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e1e:	f107 0314 	add.w	r3, r7, #20
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f003 fbc1 	bl	80055ac <HAL_RCC_ClockConfig>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001e30:	f000 f9d4 	bl	80021dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e34:	2302      	movs	r3, #2
 8001e36:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001e38:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001e3c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	4618      	mov	r0, r3
 8001e42:	f003 fd39 	bl	80058b8 <HAL_RCCEx_PeriphCLKConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001e4c:	f000 f9c6 	bl	80021dc <Error_Handler>
  }
}
 8001e50:	bf00      	nop
 8001e52:	3750      	adds	r7, #80	; 0x50
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e68:	4b2e      	ldr	r3, [pc, #184]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e6a:	4a2f      	ldr	r2, [pc, #188]	; (8001f28 <MX_ADC1_Init+0xd0>)
 8001e6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001e6e:	4b2d      	ldr	r3, [pc, #180]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e76:	4b2b      	ldr	r3, [pc, #172]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e78:	2201      	movs	r2, #1
 8001e7a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e7c:	4b29      	ldr	r3, [pc, #164]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e82:	4b28      	ldr	r3, [pc, #160]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e84:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001e88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e8a:	4b26      	ldr	r3, [pc, #152]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001e90:	4b24      	ldr	r3, [pc, #144]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e92:	2204      	movs	r2, #4
 8001e94:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e96:	4823      	ldr	r0, [pc, #140]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001e98:	f000 ff80 	bl	8002d9c <HAL_ADC_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001ea2:	f000 f99b 	bl	80021dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	481b      	ldr	r0, [pc, #108]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001eb8:	f001 f942 	bl	8003140 <HAL_ADC_ConfigChannel>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001ec2:	f000 f98b 	bl	80021dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4814      	ldr	r0, [pc, #80]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001ed4:	f001 f934 	bl	8003140 <HAL_ADC_ConfigChannel>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001ede:	f000 f97d 	bl	80021dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	4619      	mov	r1, r3
 8001eee:	480d      	ldr	r0, [pc, #52]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001ef0:	f001 f926 	bl	8003140 <HAL_ADC_ConfigChannel>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001efa:	f000 f96f 	bl	80021dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001efe:	2303      	movs	r3, #3
 8001f00:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001f02:	2304      	movs	r3, #4
 8001f04:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f06:	1d3b      	adds	r3, r7, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4806      	ldr	r0, [pc, #24]	; (8001f24 <MX_ADC1_Init+0xcc>)
 8001f0c:	f001 f918 	bl	8003140 <HAL_ADC_ConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001f16:	f000 f961 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f1a:	bf00      	nop
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000570 	.word	0x20000570
 8001f28:	40012400 	.word	0x40012400

08001f2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f32:	4a13      	ldr	r2, [pc, #76]	; (8001f80 <MX_I2C1_Init+0x54>)
 8001f34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001f36:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f38:	4a12      	ldr	r2, [pc, #72]	; (8001f84 <MX_I2C1_Init+0x58>)
 8001f3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f3c:	4b0f      	ldr	r3, [pc, #60]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f42:	4b0e      	ldr	r3, [pc, #56]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f56:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f5c:	4b07      	ldr	r3, [pc, #28]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f68:	4804      	ldr	r0, [pc, #16]	; (8001f7c <MX_I2C1_Init+0x50>)
 8001f6a:	f002 f809 	bl	8003f80 <HAL_I2C_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f74:	f000 f932 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	200004c4 	.word	0x200004c4
 8001f80:	40005400 	.word	0x40005400
 8001f84:	00061a80 	.word	0x00061a80

08001f88 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001f8c:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001f8e:	4a13      	ldr	r2, [pc, #76]	; (8001fdc <MX_I2C2_Init+0x54>)
 8001f90:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001f94:	4a12      	ldr	r2, [pc, #72]	; (8001fe0 <MX_I2C2_Init+0x58>)
 8001f96:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f98:	4b0f      	ldr	r3, [pc, #60]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fa4:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fa6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001faa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001fb2:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fb8:	4b07      	ldr	r3, [pc, #28]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001fc4:	4804      	ldr	r0, [pc, #16]	; (8001fd8 <MX_I2C2_Init+0x50>)
 8001fc6:	f001 ffdb 	bl	8003f80 <HAL_I2C_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001fd0:	f000 f904 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000518 	.word	0x20000518
 8001fdc:	40005800 	.word	0x40005800
 8001fe0:	000186a0 	.word	0x000186a0

08001fe4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b092      	sub	sp, #72	; 0x48
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
 8002004:	615a      	str	r2, [r3, #20]
 8002006:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	2220      	movs	r2, #32
 800200c:	2100      	movs	r1, #0
 800200e:	4618      	mov	r0, r3
 8002010:	f004 f8f4 	bl	80061fc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002014:	4b33      	ldr	r3, [pc, #204]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002016:	4a34      	ldr	r2, [pc, #208]	; (80020e8 <MX_TIM1_Init+0x104>)
 8002018:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800201a:	4b32      	ldr	r3, [pc, #200]	; (80020e4 <MX_TIM1_Init+0x100>)
 800201c:	2200      	movs	r2, #0
 800201e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002020:	4b30      	ldr	r3, [pc, #192]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002022:	2200      	movs	r2, #0
 8002024:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002026:	4b2f      	ldr	r3, [pc, #188]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002028:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800202c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202e:	4b2d      	ldr	r3, [pc, #180]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002030:	2200      	movs	r2, #0
 8002032:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002034:	4b2b      	ldr	r3, [pc, #172]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002036:	2200      	movs	r2, #0
 8002038:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203a:	4b2a      	ldr	r3, [pc, #168]	; (80020e4 <MX_TIM1_Init+0x100>)
 800203c:	2200      	movs	r2, #0
 800203e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002040:	4828      	ldr	r0, [pc, #160]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002042:	f003 fcef 	bl	8005a24 <HAL_TIM_PWM_Init>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800204c:	f000 f8c6 	bl	80021dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002050:	2300      	movs	r3, #0
 8002052:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002058:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800205c:	4619      	mov	r1, r3
 800205e:	4821      	ldr	r0, [pc, #132]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002060:	f003 ffd8 	bl	8006014 <HAL_TIMEx_MasterConfigSynchronization>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800206a:	f000 f8b7 	bl	80021dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800206e:	2360      	movs	r3, #96	; 0x60
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002076:	2300      	movs	r3, #0
 8002078:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800207a:	2300      	movs	r3, #0
 800207c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800207e:	2300      	movs	r3, #0
 8002080:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002082:	2300      	movs	r3, #0
 8002084:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002086:	2300      	movs	r3, #0
 8002088:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800208a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800208e:	2200      	movs	r2, #0
 8002090:	4619      	mov	r1, r3
 8002092:	4814      	ldr	r0, [pc, #80]	; (80020e4 <MX_TIM1_Init+0x100>)
 8002094:	f003 fd16 	bl	8005ac4 <HAL_TIM_PWM_ConfigChannel>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800209e:	f000 f89d 	bl	80021dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020bc:	2300      	movs	r3, #0
 80020be:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020c0:	1d3b      	adds	r3, r7, #4
 80020c2:	4619      	mov	r1, r3
 80020c4:	4807      	ldr	r0, [pc, #28]	; (80020e4 <MX_TIM1_Init+0x100>)
 80020c6:	f004 f803 	bl	80060d0 <HAL_TIMEx_ConfigBreakDeadTime>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80020d0:	f000 f884 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020d4:	4803      	ldr	r0, [pc, #12]	; (80020e4 <MX_TIM1_Init+0x100>)
 80020d6:	f000 fd35 	bl	8002b44 <HAL_TIM_MspPostInit>

}
 80020da:	bf00      	nop
 80020dc:	3748      	adds	r7, #72	; 0x48
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200005f8 	.word	0x200005f8
 80020e8:	40012c00 	.word	0x40012c00

080020ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020f2:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <MX_DMA_Init+0x38>)
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	4a0b      	ldr	r2, [pc, #44]	; (8002124 <MX_DMA_Init+0x38>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6153      	str	r3, [r2, #20]
 80020fe:	4b09      	ldr	r3, [pc, #36]	; (8002124 <MX_DMA_Init+0x38>)
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	200b      	movs	r0, #11
 8002110:	f001 fae7 	bl	80036e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002114:	200b      	movs	r0, #11
 8002116:	f001 fb00 	bl	800371a <HAL_NVIC_EnableIRQ>

}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40021000 	.word	0x40021000

08002128 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212e:	f107 0308 	add.w	r3, r7, #8
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800213c:	4b24      	ldr	r3, [pc, #144]	; (80021d0 <MX_GPIO_Init+0xa8>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4a23      	ldr	r2, [pc, #140]	; (80021d0 <MX_GPIO_Init+0xa8>)
 8002142:	f043 0304 	orr.w	r3, r3, #4
 8002146:	6193      	str	r3, [r2, #24]
 8002148:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <MX_GPIO_Init+0xa8>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <MX_GPIO_Init+0xa8>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	4a1d      	ldr	r2, [pc, #116]	; (80021d0 <MX_GPIO_Init+0xa8>)
 800215a:	f043 0308 	orr.w	r3, r3, #8
 800215e:	6193      	str	r3, [r2, #24]
 8002160:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <MX_GPIO_Init+0xa8>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	603b      	str	r3, [r7, #0]
 800216a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800216c:	2200      	movs	r2, #0
 800216e:	f24e 0104 	movw	r1, #57348	; 0xe004
 8002172:	4818      	ldr	r0, [pc, #96]	; (80021d4 <MX_GPIO_Init+0xac>)
 8002174:	f001 feeb 	bl	8003f4e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002178:	23f0      	movs	r3, #240	; 0xf0
 800217a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002180:	2301      	movs	r3, #1
 8002182:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002184:	f107 0308 	add.w	r3, r7, #8
 8002188:	4619      	mov	r1, r3
 800218a:	4813      	ldr	r0, [pc, #76]	; (80021d8 <MX_GPIO_Init+0xb0>)
 800218c:	f001 fd44 	bl	8003c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002190:	2303      	movs	r3, #3
 8002192:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219c:	f107 0308 	add.w	r3, r7, #8
 80021a0:	4619      	mov	r1, r3
 80021a2:	480c      	ldr	r0, [pc, #48]	; (80021d4 <MX_GPIO_Init+0xac>)
 80021a4:	f001 fd38 	bl	8003c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80021a8:	f24e 0304 	movw	r3, #57348	; 0xe004
 80021ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2302      	movs	r3, #2
 80021b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ba:	f107 0308 	add.w	r3, r7, #8
 80021be:	4619      	mov	r1, r3
 80021c0:	4804      	ldr	r0, [pc, #16]	; (80021d4 <MX_GPIO_Init+0xac>)
 80021c2:	f001 fd29 	bl	8003c18 <HAL_GPIO_Init>

}
 80021c6:	bf00      	nop
 80021c8:	3718      	adds	r7, #24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40021000 	.word	0x40021000
 80021d4:	40010c00 	.word	0x40010c00
 80021d8:	40010800 	.word	0x40010800

080021dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021e0:	b672      	cpsid	i
}
 80021e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021e4:	e7fe      	b.n	80021e4 <Error_Handler+0x8>
	...

080021e8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80021ee:	f000 fafb 	bl	80027e8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80021f2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80021f6:	2201      	movs	r2, #1
 80021f8:	2178      	movs	r1, #120	; 0x78
 80021fa:	485b      	ldr	r0, [pc, #364]	; (8002368 <SSD1306_Init+0x180>)
 80021fc:	f002 f902 	bl	8004404 <HAL_I2C_IsDeviceReady>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002206:	2300      	movs	r3, #0
 8002208:	e0a9      	b.n	800235e <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800220a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800220e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002210:	e002      	b.n	8002218 <SSD1306_Init+0x30>
		p--;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	3b01      	subs	r3, #1
 8002216:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f9      	bne.n	8002212 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800221e:	22ae      	movs	r2, #174	; 0xae
 8002220:	2100      	movs	r1, #0
 8002222:	2078      	movs	r0, #120	; 0x78
 8002224:	f000 fb3c 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002228:	2220      	movs	r2, #32
 800222a:	2100      	movs	r1, #0
 800222c:	2078      	movs	r0, #120	; 0x78
 800222e:	f000 fb37 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002232:	2210      	movs	r2, #16
 8002234:	2100      	movs	r1, #0
 8002236:	2078      	movs	r0, #120	; 0x78
 8002238:	f000 fb32 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800223c:	22b0      	movs	r2, #176	; 0xb0
 800223e:	2100      	movs	r1, #0
 8002240:	2078      	movs	r0, #120	; 0x78
 8002242:	f000 fb2d 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002246:	22c8      	movs	r2, #200	; 0xc8
 8002248:	2100      	movs	r1, #0
 800224a:	2078      	movs	r0, #120	; 0x78
 800224c:	f000 fb28 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002250:	2200      	movs	r2, #0
 8002252:	2100      	movs	r1, #0
 8002254:	2078      	movs	r0, #120	; 0x78
 8002256:	f000 fb23 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800225a:	2210      	movs	r2, #16
 800225c:	2100      	movs	r1, #0
 800225e:	2078      	movs	r0, #120	; 0x78
 8002260:	f000 fb1e 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002264:	2240      	movs	r2, #64	; 0x40
 8002266:	2100      	movs	r1, #0
 8002268:	2078      	movs	r0, #120	; 0x78
 800226a:	f000 fb19 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800226e:	2281      	movs	r2, #129	; 0x81
 8002270:	2100      	movs	r1, #0
 8002272:	2078      	movs	r0, #120	; 0x78
 8002274:	f000 fb14 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002278:	22ff      	movs	r2, #255	; 0xff
 800227a:	2100      	movs	r1, #0
 800227c:	2078      	movs	r0, #120	; 0x78
 800227e:	f000 fb0f 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002282:	22a1      	movs	r2, #161	; 0xa1
 8002284:	2100      	movs	r1, #0
 8002286:	2078      	movs	r0, #120	; 0x78
 8002288:	f000 fb0a 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800228c:	22a6      	movs	r2, #166	; 0xa6
 800228e:	2100      	movs	r1, #0
 8002290:	2078      	movs	r0, #120	; 0x78
 8002292:	f000 fb05 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002296:	22a8      	movs	r2, #168	; 0xa8
 8002298:	2100      	movs	r1, #0
 800229a:	2078      	movs	r0, #120	; 0x78
 800229c:	f000 fb00 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80022a0:	223f      	movs	r2, #63	; 0x3f
 80022a2:	2100      	movs	r1, #0
 80022a4:	2078      	movs	r0, #120	; 0x78
 80022a6:	f000 fafb 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80022aa:	22a4      	movs	r2, #164	; 0xa4
 80022ac:	2100      	movs	r1, #0
 80022ae:	2078      	movs	r0, #120	; 0x78
 80022b0:	f000 faf6 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80022b4:	22d3      	movs	r2, #211	; 0xd3
 80022b6:	2100      	movs	r1, #0
 80022b8:	2078      	movs	r0, #120	; 0x78
 80022ba:	f000 faf1 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80022be:	2200      	movs	r2, #0
 80022c0:	2100      	movs	r1, #0
 80022c2:	2078      	movs	r0, #120	; 0x78
 80022c4:	f000 faec 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80022c8:	22d5      	movs	r2, #213	; 0xd5
 80022ca:	2100      	movs	r1, #0
 80022cc:	2078      	movs	r0, #120	; 0x78
 80022ce:	f000 fae7 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80022d2:	22f0      	movs	r2, #240	; 0xf0
 80022d4:	2100      	movs	r1, #0
 80022d6:	2078      	movs	r0, #120	; 0x78
 80022d8:	f000 fae2 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80022dc:	22d9      	movs	r2, #217	; 0xd9
 80022de:	2100      	movs	r1, #0
 80022e0:	2078      	movs	r0, #120	; 0x78
 80022e2:	f000 fadd 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80022e6:	2222      	movs	r2, #34	; 0x22
 80022e8:	2100      	movs	r1, #0
 80022ea:	2078      	movs	r0, #120	; 0x78
 80022ec:	f000 fad8 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80022f0:	22da      	movs	r2, #218	; 0xda
 80022f2:	2100      	movs	r1, #0
 80022f4:	2078      	movs	r0, #120	; 0x78
 80022f6:	f000 fad3 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80022fa:	2212      	movs	r2, #18
 80022fc:	2100      	movs	r1, #0
 80022fe:	2078      	movs	r0, #120	; 0x78
 8002300:	f000 face 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002304:	22db      	movs	r2, #219	; 0xdb
 8002306:	2100      	movs	r1, #0
 8002308:	2078      	movs	r0, #120	; 0x78
 800230a:	f000 fac9 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800230e:	2220      	movs	r2, #32
 8002310:	2100      	movs	r1, #0
 8002312:	2078      	movs	r0, #120	; 0x78
 8002314:	f000 fac4 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002318:	228d      	movs	r2, #141	; 0x8d
 800231a:	2100      	movs	r1, #0
 800231c:	2078      	movs	r0, #120	; 0x78
 800231e:	f000 fabf 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002322:	2214      	movs	r2, #20
 8002324:	2100      	movs	r1, #0
 8002326:	2078      	movs	r0, #120	; 0x78
 8002328:	f000 faba 	bl	80028a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800232c:	22af      	movs	r2, #175	; 0xaf
 800232e:	2100      	movs	r1, #0
 8002330:	2078      	movs	r0, #120	; 0x78
 8002332:	f000 fab5 	bl	80028a0 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002336:	222e      	movs	r2, #46	; 0x2e
 8002338:	2100      	movs	r1, #0
 800233a:	2078      	movs	r0, #120	; 0x78
 800233c:	f000 fab0 	bl	80028a0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002340:	2000      	movs	r0, #0
 8002342:	f000 f843 	bl	80023cc <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8002346:	f000 f813 	bl	8002370 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <SSD1306_Init+0x184>)
 800234c:	2200      	movs	r2, #0
 800234e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <SSD1306_Init+0x184>)
 8002352:	2200      	movs	r2, #0
 8002354:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002356:	4b05      	ldr	r3, [pc, #20]	; (800236c <SSD1306_Init+0x184>)
 8002358:	2201      	movs	r2, #1
 800235a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	200004c4 	.word	0x200004c4
 800236c:	200004b8 	.word	0x200004b8

08002370 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8002376:	2300      	movs	r3, #0
 8002378:	71fb      	strb	r3, [r7, #7]
 800237a:	e01d      	b.n	80023b8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	3b50      	subs	r3, #80	; 0x50
 8002380:	b2db      	uxtb	r3, r3
 8002382:	461a      	mov	r2, r3
 8002384:	2100      	movs	r1, #0
 8002386:	2078      	movs	r0, #120	; 0x78
 8002388:	f000 fa8a 	bl	80028a0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800238c:	2200      	movs	r2, #0
 800238e:	2100      	movs	r1, #0
 8002390:	2078      	movs	r0, #120	; 0x78
 8002392:	f000 fa85 	bl	80028a0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002396:	2210      	movs	r2, #16
 8002398:	2100      	movs	r1, #0
 800239a:	2078      	movs	r0, #120	; 0x78
 800239c:	f000 fa80 	bl	80028a0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	01db      	lsls	r3, r3, #7
 80023a4:	4a08      	ldr	r2, [pc, #32]	; (80023c8 <SSD1306_UpdateScreen+0x58>)
 80023a6:	441a      	add	r2, r3
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	2140      	movs	r1, #64	; 0x40
 80023ac:	2078      	movs	r0, #120	; 0x78
 80023ae:	f000 fa2f 	bl	8002810 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	3301      	adds	r3, #1
 80023b6:	71fb      	strb	r3, [r7, #7]
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	2b07      	cmp	r3, #7
 80023bc:	d9de      	bls.n	800237c <SSD1306_UpdateScreen+0xc>
	}
}
 80023be:	bf00      	nop
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	200000b8 	.word	0x200000b8

080023cc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <SSD1306_Fill+0x14>
 80023dc:	2300      	movs	r3, #0
 80023de:	e000      	b.n	80023e2 <SSD1306_Fill+0x16>
 80023e0:	23ff      	movs	r3, #255	; 0xff
 80023e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023e6:	4619      	mov	r1, r3
 80023e8:	4803      	ldr	r0, [pc, #12]	; (80023f8 <SSD1306_Fill+0x2c>)
 80023ea:	f003 ff07 	bl	80061fc <memset>
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	200000b8 	.word	0x200000b8

080023fc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	80fb      	strh	r3, [r7, #6]
 8002406:	460b      	mov	r3, r1
 8002408:	80bb      	strh	r3, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	70fb      	strb	r3, [r7, #3]
	if (
 800240e:	88fb      	ldrh	r3, [r7, #6]
 8002410:	2b7f      	cmp	r3, #127	; 0x7f
 8002412:	d848      	bhi.n	80024a6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002414:	88bb      	ldrh	r3, [r7, #4]
 8002416:	2b3f      	cmp	r3, #63	; 0x3f
 8002418:	d845      	bhi.n	80024a6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800241a:	4b25      	ldr	r3, [pc, #148]	; (80024b0 <SSD1306_DrawPixel+0xb4>)
 800241c:	791b      	ldrb	r3, [r3, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d006      	beq.n	8002430 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	2b00      	cmp	r3, #0
 8002426:	bf0c      	ite	eq
 8002428:	2301      	moveq	r3, #1
 800242a:	2300      	movne	r3, #0
 800242c:	b2db      	uxtb	r3, r3
 800242e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002430:	78fb      	ldrb	r3, [r7, #3]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d11a      	bne.n	800246c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002436:	88fa      	ldrh	r2, [r7, #6]
 8002438:	88bb      	ldrh	r3, [r7, #4]
 800243a:	08db      	lsrs	r3, r3, #3
 800243c:	b298      	uxth	r0, r3
 800243e:	4603      	mov	r3, r0
 8002440:	01db      	lsls	r3, r3, #7
 8002442:	4413      	add	r3, r2
 8002444:	4a1b      	ldr	r2, [pc, #108]	; (80024b4 <SSD1306_DrawPixel+0xb8>)
 8002446:	5cd3      	ldrb	r3, [r2, r3]
 8002448:	b25a      	sxtb	r2, r3
 800244a:	88bb      	ldrh	r3, [r7, #4]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	2101      	movs	r1, #1
 8002452:	fa01 f303 	lsl.w	r3, r1, r3
 8002456:	b25b      	sxtb	r3, r3
 8002458:	4313      	orrs	r3, r2
 800245a:	b259      	sxtb	r1, r3
 800245c:	88fa      	ldrh	r2, [r7, #6]
 800245e:	4603      	mov	r3, r0
 8002460:	01db      	lsls	r3, r3, #7
 8002462:	4413      	add	r3, r2
 8002464:	b2c9      	uxtb	r1, r1
 8002466:	4a13      	ldr	r2, [pc, #76]	; (80024b4 <SSD1306_DrawPixel+0xb8>)
 8002468:	54d1      	strb	r1, [r2, r3]
 800246a:	e01d      	b.n	80024a8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800246c:	88fa      	ldrh	r2, [r7, #6]
 800246e:	88bb      	ldrh	r3, [r7, #4]
 8002470:	08db      	lsrs	r3, r3, #3
 8002472:	b298      	uxth	r0, r3
 8002474:	4603      	mov	r3, r0
 8002476:	01db      	lsls	r3, r3, #7
 8002478:	4413      	add	r3, r2
 800247a:	4a0e      	ldr	r2, [pc, #56]	; (80024b4 <SSD1306_DrawPixel+0xb8>)
 800247c:	5cd3      	ldrb	r3, [r2, r3]
 800247e:	b25a      	sxtb	r2, r3
 8002480:	88bb      	ldrh	r3, [r7, #4]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	2101      	movs	r1, #1
 8002488:	fa01 f303 	lsl.w	r3, r1, r3
 800248c:	b25b      	sxtb	r3, r3
 800248e:	43db      	mvns	r3, r3
 8002490:	b25b      	sxtb	r3, r3
 8002492:	4013      	ands	r3, r2
 8002494:	b259      	sxtb	r1, r3
 8002496:	88fa      	ldrh	r2, [r7, #6]
 8002498:	4603      	mov	r3, r0
 800249a:	01db      	lsls	r3, r3, #7
 800249c:	4413      	add	r3, r2
 800249e:	b2c9      	uxtb	r1, r1
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <SSD1306_DrawPixel+0xb8>)
 80024a2:	54d1      	strb	r1, [r2, r3]
 80024a4:	e000      	b.n	80024a8 <SSD1306_DrawPixel+0xac>
		return;
 80024a6:	bf00      	nop
	}
}
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr
 80024b0:	200004b8 	.word	0x200004b8
 80024b4:	200000b8 	.word	0x200000b8

080024b8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	460a      	mov	r2, r1
 80024c2:	80fb      	strh	r3, [r7, #6]
 80024c4:	4613      	mov	r3, r2
 80024c6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80024c8:	4a05      	ldr	r2, [pc, #20]	; (80024e0 <SSD1306_GotoXY+0x28>)
 80024ca:	88fb      	ldrh	r3, [r7, #6]
 80024cc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80024ce:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <SSD1306_GotoXY+0x28>)
 80024d0:	88bb      	ldrh	r3, [r7, #4]
 80024d2:	8053      	strh	r3, [r2, #2]
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	200004b8 	.word	0x200004b8

080024e4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	6039      	str	r1, [r7, #0]
 80024ee:	71fb      	strb	r3, [r7, #7]
 80024f0:	4613      	mov	r3, r2
 80024f2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80024f4:	4b3a      	ldr	r3, [pc, #232]	; (80025e0 <SSD1306_Putc+0xfc>)
 80024f6:	881b      	ldrh	r3, [r3, #0]
 80024f8:	461a      	mov	r2, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	4413      	add	r3, r2
	if (
 8002500:	2b7f      	cmp	r3, #127	; 0x7f
 8002502:	dc07      	bgt.n	8002514 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002504:	4b36      	ldr	r3, [pc, #216]	; (80025e0 <SSD1306_Putc+0xfc>)
 8002506:	885b      	ldrh	r3, [r3, #2]
 8002508:	461a      	mov	r2, r3
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	785b      	ldrb	r3, [r3, #1]
 800250e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002510:	2b3f      	cmp	r3, #63	; 0x3f
 8002512:	dd01      	ble.n	8002518 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002514:	2300      	movs	r3, #0
 8002516:	e05e      	b.n	80025d6 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	e04b      	b.n	80025b6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	3b20      	subs	r3, #32
 8002526:	6839      	ldr	r1, [r7, #0]
 8002528:	7849      	ldrb	r1, [r1, #1]
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4619      	mov	r1, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	440b      	add	r3, r1
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	881b      	ldrh	r3, [r3, #0]
 800253a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800253c:	2300      	movs	r3, #0
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	e030      	b.n	80025a4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d010      	beq.n	8002574 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8002552:	4b23      	ldr	r3, [pc, #140]	; (80025e0 <SSD1306_Putc+0xfc>)
 8002554:	881a      	ldrh	r2, [r3, #0]
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	b29b      	uxth	r3, r3
 800255a:	4413      	add	r3, r2
 800255c:	b298      	uxth	r0, r3
 800255e:	4b20      	ldr	r3, [pc, #128]	; (80025e0 <SSD1306_Putc+0xfc>)
 8002560:	885a      	ldrh	r2, [r3, #2]
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	b29b      	uxth	r3, r3
 8002566:	4413      	add	r3, r2
 8002568:	b29b      	uxth	r3, r3
 800256a:	79ba      	ldrb	r2, [r7, #6]
 800256c:	4619      	mov	r1, r3
 800256e:	f7ff ff45 	bl	80023fc <SSD1306_DrawPixel>
 8002572:	e014      	b.n	800259e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8002574:	4b1a      	ldr	r3, [pc, #104]	; (80025e0 <SSD1306_Putc+0xfc>)
 8002576:	881a      	ldrh	r2, [r3, #0]
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	b29b      	uxth	r3, r3
 800257c:	4413      	add	r3, r2
 800257e:	b298      	uxth	r0, r3
 8002580:	4b17      	ldr	r3, [pc, #92]	; (80025e0 <SSD1306_Putc+0xfc>)
 8002582:	885a      	ldrh	r2, [r3, #2]
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	b29b      	uxth	r3, r3
 8002588:	4413      	add	r3, r2
 800258a:	b299      	uxth	r1, r3
 800258c:	79bb      	ldrb	r3, [r7, #6]
 800258e:	2b00      	cmp	r3, #0
 8002590:	bf0c      	ite	eq
 8002592:	2301      	moveq	r3, #1
 8002594:	2300      	movne	r3, #0
 8002596:	b2db      	uxtb	r3, r3
 8002598:	461a      	mov	r2, r3
 800259a:	f7ff ff2f 	bl	80023fc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	3301      	adds	r3, #1
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	461a      	mov	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d3c8      	bcc.n	8002542 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	3301      	adds	r3, #1
 80025b4:	617b      	str	r3, [r7, #20]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	785b      	ldrb	r3, [r3, #1]
 80025ba:	461a      	mov	r2, r3
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	4293      	cmp	r3, r2
 80025c0:	d3ad      	bcc.n	800251e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80025c2:	4b07      	ldr	r3, [pc, #28]	; (80025e0 <SSD1306_Putc+0xfc>)
 80025c4:	881a      	ldrh	r2, [r3, #0]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	4413      	add	r3, r2
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <SSD1306_Putc+0xfc>)
 80025d2:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80025d4:	79fb      	ldrb	r3, [r7, #7]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	200004b8 	.word	0x200004b8

080025e4 <SSD1306_DrawLine>:
	/* Everything OK, zero should be returned */
	return *str;
}
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4604      	mov	r4, r0
 80025ec:	4608      	mov	r0, r1
 80025ee:	4611      	mov	r1, r2
 80025f0:	461a      	mov	r2, r3
 80025f2:	4623      	mov	r3, r4
 80025f4:	80fb      	strh	r3, [r7, #6]
 80025f6:	4603      	mov	r3, r0
 80025f8:	80bb      	strh	r3, [r7, #4]
 80025fa:	460b      	mov	r3, r1
 80025fc:	807b      	strh	r3, [r7, #2]
 80025fe:	4613      	mov	r3, r2
 8002600:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8002602:	88fb      	ldrh	r3, [r7, #6]
 8002604:	2b7f      	cmp	r3, #127	; 0x7f
 8002606:	d901      	bls.n	800260c <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8002608:	237f      	movs	r3, #127	; 0x7f
 800260a:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 800260c:	887b      	ldrh	r3, [r7, #2]
 800260e:	2b7f      	cmp	r3, #127	; 0x7f
 8002610:	d901      	bls.n	8002616 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8002612:	237f      	movs	r3, #127	; 0x7f
 8002614:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8002616:	88bb      	ldrh	r3, [r7, #4]
 8002618:	2b3f      	cmp	r3, #63	; 0x3f
 800261a:	d901      	bls.n	8002620 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 800261c:	233f      	movs	r3, #63	; 0x3f
 800261e:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8002620:	883b      	ldrh	r3, [r7, #0]
 8002622:	2b3f      	cmp	r3, #63	; 0x3f
 8002624:	d901      	bls.n	800262a <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8002626:	233f      	movs	r3, #63	; 0x3f
 8002628:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 800262a:	88fa      	ldrh	r2, [r7, #6]
 800262c:	887b      	ldrh	r3, [r7, #2]
 800262e:	429a      	cmp	r2, r3
 8002630:	d205      	bcs.n	800263e <SSD1306_DrawLine+0x5a>
 8002632:	887a      	ldrh	r2, [r7, #2]
 8002634:	88fb      	ldrh	r3, [r7, #6]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	b29b      	uxth	r3, r3
 800263a:	b21b      	sxth	r3, r3
 800263c:	e004      	b.n	8002648 <SSD1306_DrawLine+0x64>
 800263e:	88fa      	ldrh	r2, [r7, #6]
 8002640:	887b      	ldrh	r3, [r7, #2]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	b29b      	uxth	r3, r3
 8002646:	b21b      	sxth	r3, r3
 8002648:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 800264a:	88ba      	ldrh	r2, [r7, #4]
 800264c:	883b      	ldrh	r3, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d205      	bcs.n	800265e <SSD1306_DrawLine+0x7a>
 8002652:	883a      	ldrh	r2, [r7, #0]
 8002654:	88bb      	ldrh	r3, [r7, #4]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	b29b      	uxth	r3, r3
 800265a:	b21b      	sxth	r3, r3
 800265c:	e004      	b.n	8002668 <SSD1306_DrawLine+0x84>
 800265e:	88ba      	ldrh	r2, [r7, #4]
 8002660:	883b      	ldrh	r3, [r7, #0]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	b29b      	uxth	r3, r3
 8002666:	b21b      	sxth	r3, r3
 8002668:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 800266a:	88fa      	ldrh	r2, [r7, #6]
 800266c:	887b      	ldrh	r3, [r7, #2]
 800266e:	429a      	cmp	r2, r3
 8002670:	d201      	bcs.n	8002676 <SSD1306_DrawLine+0x92>
 8002672:	2301      	movs	r3, #1
 8002674:	e001      	b.n	800267a <SSD1306_DrawLine+0x96>
 8002676:	f04f 33ff 	mov.w	r3, #4294967295
 800267a:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 800267c:	88ba      	ldrh	r2, [r7, #4]
 800267e:	883b      	ldrh	r3, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d201      	bcs.n	8002688 <SSD1306_DrawLine+0xa4>
 8002684:	2301      	movs	r3, #1
 8002686:	e001      	b.n	800268c <SSD1306_DrawLine+0xa8>
 8002688:	f04f 33ff 	mov.w	r3, #4294967295
 800268c:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 800268e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002692:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002696:	429a      	cmp	r2, r3
 8002698:	dd06      	ble.n	80026a8 <SSD1306_DrawLine+0xc4>
 800269a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800269e:	0fda      	lsrs	r2, r3, #31
 80026a0:	4413      	add	r3, r2
 80026a2:	105b      	asrs	r3, r3, #1
 80026a4:	b21b      	sxth	r3, r3
 80026a6:	e006      	b.n	80026b6 <SSD1306_DrawLine+0xd2>
 80026a8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80026ac:	0fda      	lsrs	r2, r3, #31
 80026ae:	4413      	add	r3, r2
 80026b0:	105b      	asrs	r3, r3, #1
 80026b2:	425b      	negs	r3, r3
 80026b4:	b21b      	sxth	r3, r3
 80026b6:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80026b8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d129      	bne.n	8002714 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 80026c0:	883a      	ldrh	r2, [r7, #0]
 80026c2:	88bb      	ldrh	r3, [r7, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d205      	bcs.n	80026d4 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 80026c8:	883b      	ldrh	r3, [r7, #0]
 80026ca:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80026cc:	88bb      	ldrh	r3, [r7, #4]
 80026ce:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80026d0:	893b      	ldrh	r3, [r7, #8]
 80026d2:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80026d4:	887a      	ldrh	r2, [r7, #2]
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d205      	bcs.n	80026e8 <SSD1306_DrawLine+0x104>
			tmp = x1;
 80026dc:	887b      	ldrh	r3, [r7, #2]
 80026de:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80026e4:	893b      	ldrh	r3, [r7, #8]
 80026e6:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80026e8:	88bb      	ldrh	r3, [r7, #4]
 80026ea:	82bb      	strh	r3, [r7, #20]
 80026ec:	e00c      	b.n	8002708 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 80026ee:	8ab9      	ldrh	r1, [r7, #20]
 80026f0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff fe80 	bl	80023fc <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80026fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002700:	b29b      	uxth	r3, r3
 8002702:	3301      	adds	r3, #1
 8002704:	b29b      	uxth	r3, r3
 8002706:	82bb      	strh	r3, [r7, #20]
 8002708:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800270c:	883b      	ldrh	r3, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	dded      	ble.n	80026ee <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8002712:	e05f      	b.n	80027d4 <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 8002714:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d129      	bne.n	8002770 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 800271c:	883a      	ldrh	r2, [r7, #0]
 800271e:	88bb      	ldrh	r3, [r7, #4]
 8002720:	429a      	cmp	r2, r3
 8002722:	d205      	bcs.n	8002730 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8002724:	883b      	ldrh	r3, [r7, #0]
 8002726:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8002728:	88bb      	ldrh	r3, [r7, #4]
 800272a:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800272c:	893b      	ldrh	r3, [r7, #8]
 800272e:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8002730:	887a      	ldrh	r2, [r7, #2]
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	429a      	cmp	r2, r3
 8002736:	d205      	bcs.n	8002744 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8002738:	887b      	ldrh	r3, [r7, #2]
 800273a:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 800273c:	88fb      	ldrh	r3, [r7, #6]
 800273e:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8002740:	893b      	ldrh	r3, [r7, #8]
 8002742:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	82bb      	strh	r3, [r7, #20]
 8002748:	e00c      	b.n	8002764 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 800274a:	8abb      	ldrh	r3, [r7, #20]
 800274c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002750:	88b9      	ldrh	r1, [r7, #4]
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff fe52 	bl	80023fc <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8002758:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800275c:	b29b      	uxth	r3, r3
 800275e:	3301      	adds	r3, #1
 8002760:	b29b      	uxth	r3, r3
 8002762:	82bb      	strh	r3, [r7, #20]
 8002764:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002768:	887b      	ldrh	r3, [r7, #2]
 800276a:	429a      	cmp	r2, r3
 800276c:	dded      	ble.n	800274a <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 800276e:	e031      	b.n	80027d4 <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8002770:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002774:	88b9      	ldrh	r1, [r7, #4]
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fe3f 	bl	80023fc <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800277e:	88fa      	ldrh	r2, [r7, #6]
 8002780:	887b      	ldrh	r3, [r7, #2]
 8002782:	429a      	cmp	r2, r3
 8002784:	d103      	bne.n	800278e <SSD1306_DrawLine+0x1aa>
 8002786:	88ba      	ldrh	r2, [r7, #4]
 8002788:	883b      	ldrh	r3, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d021      	beq.n	80027d2 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 800278e:	8afb      	ldrh	r3, [r7, #22]
 8002790:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8002792:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002796:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800279a:	425b      	negs	r3, r3
 800279c:	429a      	cmp	r2, r3
 800279e:	dd08      	ble.n	80027b2 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 80027a0:	8afa      	ldrh	r2, [r7, #22]
 80027a2:	8a3b      	ldrh	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80027aa:	89fa      	ldrh	r2, [r7, #14]
 80027ac:	88fb      	ldrh	r3, [r7, #6]
 80027ae:	4413      	add	r3, r2
 80027b0:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 80027b2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80027b6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	dad8      	bge.n	8002770 <SSD1306_DrawLine+0x18c>
			err += dx;
 80027be:	8afa      	ldrh	r2, [r7, #22]
 80027c0:	8a7b      	ldrh	r3, [r7, #18]
 80027c2:	4413      	add	r3, r2
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 80027c8:	89ba      	ldrh	r2, [r7, #12]
 80027ca:	88bb      	ldrh	r3, [r7, #4]
 80027cc:	4413      	add	r3, r2
 80027ce:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 80027d0:	e7ce      	b.n	8002770 <SSD1306_DrawLine+0x18c>
			break;
 80027d2:	bf00      	nop
		} 
	}
}
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd90      	pop	{r4, r7, pc}

080027da <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80027de:	2000      	movs	r0, #0
 80027e0:	f7ff fdf4 	bl	80023cc <SSD1306_Fill>
}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80027ee:	4b07      	ldr	r3, [pc, #28]	; (800280c <ssd1306_I2C_Init+0x24>)
 80027f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80027f2:	e002      	b.n	80027fa <ssd1306_I2C_Init+0x12>
		p--;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1f9      	bne.n	80027f4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002800:	bf00      	nop
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	0003d090 	.word	0x0003d090

08002810 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002810:	b590      	push	{r4, r7, lr}
 8002812:	b0c7      	sub	sp, #284	; 0x11c
 8002814:	af02      	add	r7, sp, #8
 8002816:	4604      	mov	r4, r0
 8002818:	4608      	mov	r0, r1
 800281a:	4639      	mov	r1, r7
 800281c:	600a      	str	r2, [r1, #0]
 800281e:	4619      	mov	r1, r3
 8002820:	1dfb      	adds	r3, r7, #7
 8002822:	4622      	mov	r2, r4
 8002824:	701a      	strb	r2, [r3, #0]
 8002826:	1dbb      	adds	r3, r7, #6
 8002828:	4602      	mov	r2, r0
 800282a:	701a      	strb	r2, [r3, #0]
 800282c:	1d3b      	adds	r3, r7, #4
 800282e:	460a      	mov	r2, r1
 8002830:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002832:	f107 030c 	add.w	r3, r7, #12
 8002836:	1dba      	adds	r2, r7, #6
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800283c:	2300      	movs	r3, #0
 800283e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002842:	e010      	b.n	8002866 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8002844:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002848:	463a      	mov	r2, r7
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	441a      	add	r2, r3
 800284e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002852:	3301      	adds	r3, #1
 8002854:	7811      	ldrb	r1, [r2, #0]
 8002856:	f107 020c 	add.w	r2, r7, #12
 800285a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800285c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002860:	3301      	adds	r3, #1
 8002862:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002866:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800286a:	b29b      	uxth	r3, r3
 800286c:	1d3a      	adds	r2, r7, #4
 800286e:	8812      	ldrh	r2, [r2, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d8e7      	bhi.n	8002844 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002874:	1dfb      	adds	r3, r7, #7
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	b299      	uxth	r1, r3
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	3301      	adds	r3, #1
 8002880:	b29b      	uxth	r3, r3
 8002882:	f107 020c 	add.w	r2, r7, #12
 8002886:	200a      	movs	r0, #10
 8002888:	9000      	str	r0, [sp, #0]
 800288a:	4804      	ldr	r0, [pc, #16]	; (800289c <ssd1306_I2C_WriteMulti+0x8c>)
 800288c:	f001 fcbc 	bl	8004208 <HAL_I2C_Master_Transmit>
}
 8002890:	bf00      	nop
 8002892:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002896:	46bd      	mov	sp, r7
 8002898:	bd90      	pop	{r4, r7, pc}
 800289a:	bf00      	nop
 800289c:	200004c4 	.word	0x200004c4

080028a0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af02      	add	r7, sp, #8
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
 80028aa:	460b      	mov	r3, r1
 80028ac:	71bb      	strb	r3, [r7, #6]
 80028ae:	4613      	mov	r3, r2
 80028b0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80028b2:	79bb      	ldrb	r3, [r7, #6]
 80028b4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80028b6:	797b      	ldrb	r3, [r7, #5]
 80028b8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	b299      	uxth	r1, r3
 80028be:	f107 020c 	add.w	r2, r7, #12
 80028c2:	230a      	movs	r3, #10
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	2302      	movs	r3, #2
 80028c8:	4803      	ldr	r0, [pc, #12]	; (80028d8 <ssd1306_I2C_Write+0x38>)
 80028ca:	f001 fc9d 	bl	8004208 <HAL_I2C_Master_Transmit>
}
 80028ce:	bf00      	nop
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200004c4 	.word	0x200004c4

080028dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028e2:	4b15      	ldr	r3, [pc, #84]	; (8002938 <HAL_MspInit+0x5c>)
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	4a14      	ldr	r2, [pc, #80]	; (8002938 <HAL_MspInit+0x5c>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6193      	str	r3, [r2, #24]
 80028ee:	4b12      	ldr	r3, [pc, #72]	; (8002938 <HAL_MspInit+0x5c>)
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <HAL_MspInit+0x5c>)
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <HAL_MspInit+0x5c>)
 8002900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002904:	61d3      	str	r3, [r2, #28]
 8002906:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <HAL_MspInit+0x5c>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002912:	4b0a      	ldr	r3, [pc, #40]	; (800293c <HAL_MspInit+0x60>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	4a04      	ldr	r2, [pc, #16]	; (800293c <HAL_MspInit+0x60>)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr
 8002938:	40021000 	.word	0x40021000
 800293c:	40010000 	.word	0x40010000

08002940 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b088      	sub	sp, #32
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 0310 	add.w	r3, r7, #16
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a28      	ldr	r2, [pc, #160]	; (80029fc <HAL_ADC_MspInit+0xbc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d149      	bne.n	80029f4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002960:	4b27      	ldr	r3, [pc, #156]	; (8002a00 <HAL_ADC_MspInit+0xc0>)
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	4a26      	ldr	r2, [pc, #152]	; (8002a00 <HAL_ADC_MspInit+0xc0>)
 8002966:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800296a:	6193      	str	r3, [r2, #24]
 800296c:	4b24      	ldr	r3, [pc, #144]	; (8002a00 <HAL_ADC_MspInit+0xc0>)
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002978:	4b21      	ldr	r3, [pc, #132]	; (8002a00 <HAL_ADC_MspInit+0xc0>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	4a20      	ldr	r2, [pc, #128]	; (8002a00 <HAL_ADC_MspInit+0xc0>)
 800297e:	f043 0304 	orr.w	r3, r3, #4
 8002982:	6193      	str	r3, [r2, #24]
 8002984:	4b1e      	ldr	r3, [pc, #120]	; (8002a00 <HAL_ADC_MspInit+0xc0>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002990:	230f      	movs	r3, #15
 8002992:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002994:	2303      	movs	r3, #3
 8002996:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002998:	f107 0310 	add.w	r3, r7, #16
 800299c:	4619      	mov	r1, r3
 800299e:	4819      	ldr	r0, [pc, #100]	; (8002a04 <HAL_ADC_MspInit+0xc4>)
 80029a0:	f001 f93a 	bl	8003c18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80029a4:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029a6:	4a19      	ldr	r2, [pc, #100]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 80029a8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029b0:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029b6:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029b8:	2280      	movs	r2, #128	; 0x80
 80029ba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029bc:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029c4:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029cc:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029ce:	2220      	movs	r2, #32
 80029d0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029d2:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029d8:	480b      	ldr	r0, [pc, #44]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029da:	f000 feb9 	bl	8003750 <HAL_DMA_Init>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80029e4:	f7ff fbfa 	bl	80021dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a07      	ldr	r2, [pc, #28]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029ec:	621a      	str	r2, [r3, #32]
 80029ee:	4a06      	ldr	r2, [pc, #24]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029f4:	bf00      	nop
 80029f6:	3720      	adds	r7, #32
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40012400 	.word	0x40012400
 8002a00:	40021000 	.word	0x40021000
 8002a04:	40010800 	.word	0x40010800
 8002a08:	200005b0 	.word	0x200005b0
 8002a0c:	40020008 	.word	0x40020008

08002a10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	; 0x28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	f107 0318 	add.w	r3, r7, #24
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a33      	ldr	r2, [pc, #204]	; (8002af8 <HAL_I2C_MspInit+0xe8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d12c      	bne.n	8002a8a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a30:	4b32      	ldr	r3, [pc, #200]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	4a31      	ldr	r2, [pc, #196]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a36:	f043 0308 	orr.w	r3, r3, #8
 8002a3a:	6193      	str	r3, [r2, #24]
 8002a3c:	4b2f      	ldr	r3, [pc, #188]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	f003 0308 	and.w	r3, r3, #8
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a48:	23c0      	movs	r3, #192	; 0xc0
 8002a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a4c:	2312      	movs	r3, #18
 8002a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a50:	2303      	movs	r3, #3
 8002a52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a54:	f107 0318 	add.w	r3, r7, #24
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4829      	ldr	r0, [pc, #164]	; (8002b00 <HAL_I2C_MspInit+0xf0>)
 8002a5c:	f001 f8dc 	bl	8003c18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a60:	4b26      	ldr	r3, [pc, #152]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	4a25      	ldr	r2, [pc, #148]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a6a:	61d3      	str	r3, [r2, #28]
 8002a6c:	4b23      	ldr	r3, [pc, #140]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	2020      	movs	r0, #32
 8002a7e:	f000 fe30 	bl	80036e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002a82:	2020      	movs	r0, #32
 8002a84:	f000 fe49 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002a88:	e031      	b.n	8002aee <HAL_I2C_MspInit+0xde>
  else if(hi2c->Instance==I2C2)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a1d      	ldr	r2, [pc, #116]	; (8002b04 <HAL_I2C_MspInit+0xf4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d12c      	bne.n	8002aee <HAL_I2C_MspInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a94:	4b19      	ldr	r3, [pc, #100]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	4a18      	ldr	r2, [pc, #96]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002a9a:	f043 0308 	orr.w	r3, r3, #8
 8002a9e:	6193      	str	r3, [r2, #24]
 8002aa0:	4b16      	ldr	r3, [pc, #88]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002aac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ab2:	2312      	movs	r3, #18
 8002ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aba:	f107 0318 	add.w	r3, r7, #24
 8002abe:	4619      	mov	r1, r3
 8002ac0:	480f      	ldr	r0, [pc, #60]	; (8002b00 <HAL_I2C_MspInit+0xf0>)
 8002ac2:	f001 f8a9 	bl	8003c18 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ac6:	4b0d      	ldr	r3, [pc, #52]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	4a0c      	ldr	r2, [pc, #48]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002acc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ad0:	61d3      	str	r3, [r2, #28]
 8002ad2:	4b0a      	ldr	r3, [pc, #40]	; (8002afc <HAL_I2C_MspInit+0xec>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	2022      	movs	r0, #34	; 0x22
 8002ae4:	f000 fdfd 	bl	80036e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002ae8:	2022      	movs	r0, #34	; 0x22
 8002aea:	f000 fe16 	bl	800371a <HAL_NVIC_EnableIRQ>
}
 8002aee:	bf00      	nop
 8002af0:	3728      	adds	r7, #40	; 0x28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40005400 	.word	0x40005400
 8002afc:	40021000 	.word	0x40021000
 8002b00:	40010c00 	.word	0x40010c00
 8002b04:	40005800 	.word	0x40005800

08002b08 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a09      	ldr	r2, [pc, #36]	; (8002b3c <HAL_TIM_PWM_MspInit+0x34>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d10b      	bne.n	8002b32 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b1a:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <HAL_TIM_PWM_MspInit+0x38>)
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	4a08      	ldr	r2, [pc, #32]	; (8002b40 <HAL_TIM_PWM_MspInit+0x38>)
 8002b20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b24:	6193      	str	r3, [r2, #24]
 8002b26:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <HAL_TIM_PWM_MspInit+0x38>)
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002b32:	bf00      	nop
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	40012c00 	.word	0x40012c00
 8002b40:	40021000 	.word	0x40021000

08002b44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4c:	f107 0310 	add.w	r3, r7, #16
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a10      	ldr	r2, [pc, #64]	; (8002ba0 <HAL_TIM_MspPostInit+0x5c>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d118      	bne.n	8002b96 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b64:	4b0f      	ldr	r3, [pc, #60]	; (8002ba4 <HAL_TIM_MspPostInit+0x60>)
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	4a0e      	ldr	r2, [pc, #56]	; (8002ba4 <HAL_TIM_MspPostInit+0x60>)
 8002b6a:	f043 0304 	orr.w	r3, r3, #4
 8002b6e:	6193      	str	r3, [r2, #24]
 8002b70:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <HAL_TIM_MspPostInit+0x60>)
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f003 0304 	and.w	r3, r3, #4
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b82:	2302      	movs	r3, #2
 8002b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b86:	2302      	movs	r3, #2
 8002b88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8a:	f107 0310 	add.w	r3, r7, #16
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4805      	ldr	r0, [pc, #20]	; (8002ba8 <HAL_TIM_MspPostInit+0x64>)
 8002b92:	f001 f841 	bl	8003c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002b96:	bf00      	nop
 8002b98:	3720      	adds	r7, #32
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40012c00 	.word	0x40012c00
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40010800 	.word	0x40010800

08002bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bb0:	e7fe      	b.n	8002bb0 <NMI_Handler+0x4>

08002bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bb6:	e7fe      	b.n	8002bb6 <HardFault_Handler+0x4>

08002bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bbc:	e7fe      	b.n	8002bbc <MemManage_Handler+0x4>

08002bbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bc2:	e7fe      	b.n	8002bc2 <BusFault_Handler+0x4>

08002bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bc8:	e7fe      	b.n	8002bc8 <UsageFault_Handler+0x4>

08002bca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bc80      	pop	{r7}
 8002bd4:	4770      	bx	lr

08002bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bc80      	pop	{r7}
 8002bec:	4770      	bx	lr

08002bee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bf2:	f000 f893 	bl	8002d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c00:	4802      	ldr	r0, [pc, #8]	; (8002c0c <DMA1_Channel1_IRQHandler+0x10>)
 8002c02:	f000 fed5 	bl	80039b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	200005b0 	.word	0x200005b0

08002c10 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002c14:	4802      	ldr	r0, [pc, #8]	; (8002c20 <I2C1_ER_IRQHandler+0x10>)
 8002c16:	f001 fd23 	bl	8004660 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	200004c4 	.word	0x200004c4

08002c24 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002c28:	4802      	ldr	r0, [pc, #8]	; (8002c34 <I2C2_ER_IRQHandler+0x10>)
 8002c2a:	f001 fd19 	bl	8004660 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20000518 	.word	0x20000518

08002c38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c44:	480c      	ldr	r0, [pc, #48]	; (8002c78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c46:	490d      	ldr	r1, [pc, #52]	; (8002c7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c48:	4a0d      	ldr	r2, [pc, #52]	; (8002c80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c4c:	e002      	b.n	8002c54 <LoopCopyDataInit>

08002c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c52:	3304      	adds	r3, #4

08002c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c58:	d3f9      	bcc.n	8002c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c5c:	4c0a      	ldr	r4, [pc, #40]	; (8002c88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c60:	e001      	b.n	8002c66 <LoopFillZerobss>

08002c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c64:	3204      	adds	r2, #4

08002c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c68:	d3fb      	bcc.n	8002c62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c6a:	f7ff ffe5 	bl	8002c38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c6e:	f003 fa87 	bl	8006180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c72:	f7fe fe3d 	bl	80018f0 <main>
  bx lr
 8002c76:	4770      	bx	lr
  ldr r0, =_sdata
 8002c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c7c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002c80:	08007444 	.word	0x08007444
  ldr r2, =_sbss
 8002c84:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002c88:	20000644 	.word	0x20000644

08002c8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c8c:	e7fe      	b.n	8002c8c <ADC1_2_IRQHandler>
	...

08002c90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <HAL_Init+0x28>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a07      	ldr	r2, [pc, #28]	; (8002cb8 <HAL_Init+0x28>)
 8002c9a:	f043 0310 	orr.w	r3, r3, #16
 8002c9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca0:	2003      	movs	r0, #3
 8002ca2:	f000 fd13 	bl	80036cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ca6:	200f      	movs	r0, #15
 8002ca8:	f000 f808 	bl	8002cbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cac:	f7ff fe16 	bl	80028dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40022000 	.word	0x40022000

08002cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc4:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_InitTick+0x54>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_InitTick+0x58>)
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 fd2b 	bl	8003736 <HAL_SYSTICK_Config>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e00e      	b.n	8002d08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b0f      	cmp	r3, #15
 8002cee:	d80a      	bhi.n	8002d06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf8:	f000 fcf3 	bl	80036e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cfc:	4a06      	ldr	r2, [pc, #24]	; (8002d18 <HAL_InitTick+0x5c>)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e000      	b.n	8002d08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20000010 	.word	0x20000010
 8002d14:	20000018 	.word	0x20000018
 8002d18:	20000014 	.word	0x20000014

08002d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d20:	4b05      	ldr	r3, [pc, #20]	; (8002d38 <HAL_IncTick+0x1c>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <HAL_IncTick+0x20>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	4a03      	ldr	r2, [pc, #12]	; (8002d3c <HAL_IncTick+0x20>)
 8002d2e:	6013      	str	r3, [r2, #0]
}
 8002d30:	bf00      	nop
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	20000018 	.word	0x20000018
 8002d3c:	20000640 	.word	0x20000640

08002d40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return uwTick;
 8002d44:	4b02      	ldr	r3, [pc, #8]	; (8002d50 <HAL_GetTick+0x10>)
 8002d46:	681b      	ldr	r3, [r3, #0]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr
 8002d50:	20000640 	.word	0x20000640

08002d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d5c:	f7ff fff0 	bl	8002d40 <HAL_GetTick>
 8002d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d005      	beq.n	8002d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6e:	4b0a      	ldr	r3, [pc, #40]	; (8002d98 <HAL_Delay+0x44>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4413      	add	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d7a:	bf00      	nop
 8002d7c:	f7ff ffe0 	bl	8002d40 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	68fa      	ldr	r2, [r7, #12]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d8f7      	bhi.n	8002d7c <HAL_Delay+0x28>
  {
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000018 	.word	0x20000018

08002d9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da4:	2300      	movs	r3, #0
 8002da6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e0be      	b.n	8002f3c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d109      	bne.n	8002de0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7ff fdb0 	bl	8002940 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 faff 	bl	80033e4 <ADC_ConversionStop_Disable>
 8002de6:	4603      	mov	r3, r0
 8002de8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f040 8099 	bne.w	8002f2a <HAL_ADC_Init+0x18e>
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f040 8095 	bne.w	8002f2a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e04:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e08:	f023 0302 	bic.w	r3, r3, #2
 8002e0c:	f043 0202 	orr.w	r2, r3, #2
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e1c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7b1b      	ldrb	r3, [r3, #12]
 8002e22:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e24:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e34:	d003      	beq.n	8002e3e <HAL_ADC_Init+0xa2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d102      	bne.n	8002e44 <HAL_ADC_Init+0xa8>
 8002e3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e42:	e000      	b.n	8002e46 <HAL_ADC_Init+0xaa>
 8002e44:	2300      	movs	r3, #0
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	7d1b      	ldrb	r3, [r3, #20]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d119      	bne.n	8002e88 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	7b1b      	ldrb	r3, [r3, #12]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d109      	bne.n	8002e70 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	3b01      	subs	r3, #1
 8002e62:	035a      	lsls	r2, r3, #13
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e6c:	613b      	str	r3, [r7, #16]
 8002e6e:	e00b      	b.n	8002e88 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e74:	f043 0220 	orr.w	r2, r3, #32
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e80:	f043 0201 	orr.w	r2, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	4b28      	ldr	r3, [pc, #160]	; (8002f44 <HAL_ADC_Init+0x1a8>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	68b9      	ldr	r1, [r7, #8]
 8002eac:	430b      	orrs	r3, r1
 8002eae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eb8:	d003      	beq.n	8002ec2 <HAL_ADC_Init+0x126>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d104      	bne.n	8002ecc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	051b      	lsls	r3, r3, #20
 8002eca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689a      	ldr	r2, [r3, #8]
 8002ee6:	4b18      	ldr	r3, [pc, #96]	; (8002f48 <HAL_ADC_Init+0x1ac>)
 8002ee8:	4013      	ands	r3, r2
 8002eea:	68ba      	ldr	r2, [r7, #8]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d10b      	bne.n	8002f08 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efa:	f023 0303 	bic.w	r3, r3, #3
 8002efe:	f043 0201 	orr.w	r2, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f06:	e018      	b.n	8002f3a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	f023 0312 	bic.w	r3, r3, #18
 8002f10:	f043 0210 	orr.w	r2, r3, #16
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	f043 0201 	orr.w	r2, r3, #1
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f28:	e007      	b.n	8002f3a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2e:	f043 0210 	orr.w	r2, r3, #16
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	ffe1f7fd 	.word	0xffe1f7fd
 8002f48:	ff1f0efe 	.word	0xff1f0efe

08002f4c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a64      	ldr	r2, [pc, #400]	; (80030f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d004      	beq.n	8002f70 <HAL_ADC_Start_DMA+0x24>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a63      	ldr	r2, [pc, #396]	; (80030f8 <HAL_ADC_Start_DMA+0x1ac>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d106      	bne.n	8002f7e <HAL_ADC_Start_DMA+0x32>
 8002f70:	4b60      	ldr	r3, [pc, #384]	; (80030f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f040 80b3 	bne.w	80030e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_ADC_Start_DMA+0x40>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e0ae      	b.n	80030ea <HAL_ADC_Start_DMA+0x19e>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f9cb 	bl	8003330 <ADC_Enable>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f040 809a 	bne.w	80030da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002faa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fae:	f023 0301 	bic.w	r3, r3, #1
 8002fb2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a4e      	ldr	r2, [pc, #312]	; (80030f8 <HAL_ADC_Start_DMA+0x1ac>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d105      	bne.n	8002fd0 <HAL_ADC_Start_DMA+0x84>
 8002fc4:	4b4b      	ldr	r3, [pc, #300]	; (80030f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d115      	bne.n	8002ffc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d026      	beq.n	8003038 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ff2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ffa:	e01d      	b.n	8003038 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003000:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a39      	ldr	r2, [pc, #228]	; (80030f4 <HAL_ADC_Start_DMA+0x1a8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d004      	beq.n	800301c <HAL_ADC_Start_DMA+0xd0>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a38      	ldr	r2, [pc, #224]	; (80030f8 <HAL_ADC_Start_DMA+0x1ac>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d10d      	bne.n	8003038 <HAL_ADC_Start_DMA+0xec>
 800301c:	4b35      	ldr	r3, [pc, #212]	; (80030f4 <HAL_ADC_Start_DMA+0x1a8>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003024:	2b00      	cmp	r3, #0
 8003026:	d007      	beq.n	8003038 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003030:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d006      	beq.n	8003052 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	f023 0206 	bic.w	r2, r3, #6
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003050:	e002      	b.n	8003058 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a1b      	ldr	r3, [r3, #32]
 8003064:	4a25      	ldr	r2, [pc, #148]	; (80030fc <HAL_ADC_Start_DMA+0x1b0>)
 8003066:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	4a24      	ldr	r2, [pc, #144]	; (8003100 <HAL_ADC_Start_DMA+0x1b4>)
 800306e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	4a23      	ldr	r2, [pc, #140]	; (8003104 <HAL_ADC_Start_DMA+0x1b8>)
 8003076:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f06f 0202 	mvn.w	r2, #2
 8003080:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003090:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6a18      	ldr	r0, [r3, #32]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	334c      	adds	r3, #76	; 0x4c
 800309c:	4619      	mov	r1, r3
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f000 fbaf 	bl	8003804 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80030b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80030b4:	d108      	bne.n	80030c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80030c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80030c6:	e00f      	b.n	80030e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80030d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80030d8:	e006      	b.n	80030e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80030e2:	e001      	b.n	80030e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40012400 	.word	0x40012400
 80030f8:	40012800 	.word	0x40012800
 80030fc:	08003467 	.word	0x08003467
 8003100:	080034e3 	.word	0x080034e3
 8003104:	080034ff 	.word	0x080034ff

08003108 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
	...

08003140 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x20>
 800315c:	2302      	movs	r3, #2
 800315e:	e0dc      	b.n	800331a <HAL_ADC_ConfigChannel+0x1da>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	2b06      	cmp	r3, #6
 800316e:	d81c      	bhi.n	80031aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	3b05      	subs	r3, #5
 8003182:	221f      	movs	r2, #31
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	4019      	ands	r1, r3
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	4613      	mov	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	3b05      	subs	r3, #5
 800319c:	fa00 f203 	lsl.w	r2, r0, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	635a      	str	r2, [r3, #52]	; 0x34
 80031a8:	e03c      	b.n	8003224 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2b0c      	cmp	r3, #12
 80031b0:	d81c      	bhi.n	80031ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	4613      	mov	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	3b23      	subs	r3, #35	; 0x23
 80031c4:	221f      	movs	r2, #31
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43db      	mvns	r3, r3
 80031cc:	4019      	ands	r1, r3
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	4413      	add	r3, r2
 80031dc:	3b23      	subs	r3, #35	; 0x23
 80031de:	fa00 f203 	lsl.w	r2, r0, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	631a      	str	r2, [r3, #48]	; 0x30
 80031ea:	e01b      	b.n	8003224 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	4413      	add	r3, r2
 80031fc:	3b41      	subs	r3, #65	; 0x41
 80031fe:	221f      	movs	r2, #31
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	4019      	ands	r1, r3
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	6818      	ldr	r0, [r3, #0]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	3b41      	subs	r3, #65	; 0x41
 8003218:	fa00 f203 	lsl.w	r2, r0, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b09      	cmp	r3, #9
 800322a:	d91c      	bls.n	8003266 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68d9      	ldr	r1, [r3, #12]
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	4613      	mov	r3, r2
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	4413      	add	r3, r2
 800323c:	3b1e      	subs	r3, #30
 800323e:	2207      	movs	r2, #7
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	4019      	ands	r1, r3
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	6898      	ldr	r0, [r3, #8]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4613      	mov	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4413      	add	r3, r2
 8003256:	3b1e      	subs	r3, #30
 8003258:	fa00 f203 	lsl.w	r2, r0, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	e019      	b.n	800329a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6919      	ldr	r1, [r3, #16]
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4613      	mov	r3, r2
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	4413      	add	r3, r2
 8003276:	2207      	movs	r2, #7
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	4019      	ands	r1, r3
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	6898      	ldr	r0, [r3, #8]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4613      	mov	r3, r2
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	4413      	add	r3, r2
 800328e:	fa00 f203 	lsl.w	r2, r0, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d003      	beq.n	80032aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032a6:	2b11      	cmp	r3, #17
 80032a8:	d132      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a1d      	ldr	r2, [pc, #116]	; (8003324 <HAL_ADC_ConfigChannel+0x1e4>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d125      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d126      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80032d0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2b10      	cmp	r3, #16
 80032d8:	d11a      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032da:	4b13      	ldr	r3, [pc, #76]	; (8003328 <HAL_ADC_ConfigChannel+0x1e8>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a13      	ldr	r2, [pc, #76]	; (800332c <HAL_ADC_ConfigChannel+0x1ec>)
 80032e0:	fba2 2303 	umull	r2, r3, r2, r3
 80032e4:	0c9a      	lsrs	r2, r3, #18
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032f0:	e002      	b.n	80032f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	3b01      	subs	r3, #1
 80032f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f9      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x1b2>
 80032fe:	e007      	b.n	8003310 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003304:	f043 0220 	orr.w	r2, r3, #32
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003318:	7bfb      	ldrb	r3, [r7, #15]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr
 8003324:	40012400 	.word	0x40012400
 8003328:	20000010 	.word	0x20000010
 800332c:	431bde83 	.word	0x431bde83

08003330 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b01      	cmp	r3, #1
 800334c:	d040      	beq.n	80033d0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800335e:	4b1f      	ldr	r3, [pc, #124]	; (80033dc <ADC_Enable+0xac>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a1f      	ldr	r2, [pc, #124]	; (80033e0 <ADC_Enable+0xb0>)
 8003364:	fba2 2303 	umull	r2, r3, r2, r3
 8003368:	0c9b      	lsrs	r3, r3, #18
 800336a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800336c:	e002      	b.n	8003374 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	3b01      	subs	r3, #1
 8003372:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f9      	bne.n	800336e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800337a:	f7ff fce1 	bl	8002d40 <HAL_GetTick>
 800337e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003380:	e01f      	b.n	80033c2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003382:	f7ff fcdd 	bl	8002d40 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d918      	bls.n	80033c2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b01      	cmp	r3, #1
 800339c:	d011      	beq.n	80033c2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a2:	f043 0210 	orr.w	r2, r3, #16
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ae:	f043 0201 	orr.w	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e007      	b.n	80033d2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d1d8      	bne.n	8003382 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	20000010 	.word	0x20000010
 80033e0:	431bde83 	.word	0x431bde83

080033e4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d12e      	bne.n	800345c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0201 	bic.w	r2, r2, #1
 800340c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800340e:	f7ff fc97 	bl	8002d40 <HAL_GetTick>
 8003412:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003414:	e01b      	b.n	800344e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003416:	f7ff fc93 	bl	8002d40 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d914      	bls.n	800344e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b01      	cmp	r3, #1
 8003430:	d10d      	bne.n	800344e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003436:	f043 0210 	orr.w	r2, r3, #16
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003442:	f043 0201 	orr.w	r2, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e007      	b.n	800345e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b01      	cmp	r3, #1
 800345a:	d0dc      	beq.n	8003416 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b084      	sub	sp, #16
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800347c:	2b00      	cmp	r3, #0
 800347e:	d127      	bne.n	80034d0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003484:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003496:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800349a:	d115      	bne.n	80034c8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d111      	bne.n	80034c8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c0:	f043 0201 	orr.w	r2, r3, #1
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f7ff fe1d 	bl	8003108 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80034ce:	e004      	b.n	80034da <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	4798      	blx	r3
}
 80034da:	bf00      	nop
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b084      	sub	sp, #16
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f7ff fe12 	bl	800311a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034f6:	bf00      	nop
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003510:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351c:	f043 0204 	orr.w	r2, r3, #4
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f7ff fe01 	bl	800312c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800352a:	bf00      	nop
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003544:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <__NVIC_SetPriorityGrouping+0x44>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003550:	4013      	ands	r3, r2
 8003552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800355c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003566:	4a04      	ldr	r2, [pc, #16]	; (8003578 <__NVIC_SetPriorityGrouping+0x44>)
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	60d3      	str	r3, [r2, #12]
}
 800356c:	bf00      	nop
 800356e:	3714      	adds	r7, #20
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	e000ed00 	.word	0xe000ed00

0800357c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003580:	4b04      	ldr	r3, [pc, #16]	; (8003594 <__NVIC_GetPriorityGrouping+0x18>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	0a1b      	lsrs	r3, r3, #8
 8003586:	f003 0307 	and.w	r3, r3, #7
}
 800358a:	4618      	mov	r0, r3
 800358c:	46bd      	mov	sp, r7
 800358e:	bc80      	pop	{r7}
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	e000ed00 	.word	0xe000ed00

08003598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	db0b      	blt.n	80035c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035aa:	79fb      	ldrb	r3, [r7, #7]
 80035ac:	f003 021f 	and.w	r2, r3, #31
 80035b0:	4906      	ldr	r1, [pc, #24]	; (80035cc <__NVIC_EnableIRQ+0x34>)
 80035b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	2001      	movs	r0, #1
 80035ba:	fa00 f202 	lsl.w	r2, r0, r2
 80035be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr
 80035cc:	e000e100 	.word	0xe000e100

080035d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	6039      	str	r1, [r7, #0]
 80035da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	db0a      	blt.n	80035fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	490c      	ldr	r1, [pc, #48]	; (800361c <__NVIC_SetPriority+0x4c>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	0112      	lsls	r2, r2, #4
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	440b      	add	r3, r1
 80035f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035f8:	e00a      	b.n	8003610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	4908      	ldr	r1, [pc, #32]	; (8003620 <__NVIC_SetPriority+0x50>)
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	3b04      	subs	r3, #4
 8003608:	0112      	lsls	r2, r2, #4
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	440b      	add	r3, r1
 800360e:	761a      	strb	r2, [r3, #24]
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	bc80      	pop	{r7}
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	e000e100 	.word	0xe000e100
 8003620:	e000ed00 	.word	0xe000ed00

08003624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003624:	b480      	push	{r7}
 8003626:	b089      	sub	sp, #36	; 0x24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f1c3 0307 	rsb	r3, r3, #7
 800363e:	2b04      	cmp	r3, #4
 8003640:	bf28      	it	cs
 8003642:	2304      	movcs	r3, #4
 8003644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	3304      	adds	r3, #4
 800364a:	2b06      	cmp	r3, #6
 800364c:	d902      	bls.n	8003654 <NVIC_EncodePriority+0x30>
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3b03      	subs	r3, #3
 8003652:	e000      	b.n	8003656 <NVIC_EncodePriority+0x32>
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003658:	f04f 32ff 	mov.w	r2, #4294967295
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43da      	mvns	r2, r3
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	401a      	ands	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800366c:	f04f 31ff 	mov.w	r1, #4294967295
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	fa01 f303 	lsl.w	r3, r1, r3
 8003676:	43d9      	mvns	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800367c:	4313      	orrs	r3, r2
         );
}
 800367e:	4618      	mov	r0, r3
 8003680:	3724      	adds	r7, #36	; 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr

08003688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3b01      	subs	r3, #1
 8003694:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003698:	d301      	bcc.n	800369e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800369a:	2301      	movs	r3, #1
 800369c:	e00f      	b.n	80036be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800369e:	4a0a      	ldr	r2, [pc, #40]	; (80036c8 <SysTick_Config+0x40>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036a6:	210f      	movs	r1, #15
 80036a8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ac:	f7ff ff90 	bl	80035d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <SysTick_Config+0x40>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036b6:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <SysTick_Config+0x40>)
 80036b8:	2207      	movs	r2, #7
 80036ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	e000e010 	.word	0xe000e010

080036cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7ff ff2d 	bl	8003534 <__NVIC_SetPriorityGrouping>
}
 80036da:	bf00      	nop
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b086      	sub	sp, #24
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	4603      	mov	r3, r0
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	607a      	str	r2, [r7, #4]
 80036ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036f4:	f7ff ff42 	bl	800357c <__NVIC_GetPriorityGrouping>
 80036f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	6978      	ldr	r0, [r7, #20]
 8003700:	f7ff ff90 	bl	8003624 <NVIC_EncodePriority>
 8003704:	4602      	mov	r2, r0
 8003706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370a:	4611      	mov	r1, r2
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff ff5f 	bl	80035d0 <__NVIC_SetPriority>
}
 8003712:	bf00      	nop
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff35 	bl	8003598 <__NVIC_EnableIRQ>
}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ffa2 	bl	8003688 <SysTick_Config>
 8003744:	4603      	mov	r3, r0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003758:	2300      	movs	r3, #0
 800375a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e043      	b.n	80037ee <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	4b22      	ldr	r3, [pc, #136]	; (80037f8 <HAL_DMA_Init+0xa8>)
 800376e:	4413      	add	r3, r2
 8003770:	4a22      	ldr	r2, [pc, #136]	; (80037fc <HAL_DMA_Init+0xac>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	091b      	lsrs	r3, r3, #4
 8003778:	009a      	lsls	r2, r3, #2
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a1f      	ldr	r2, [pc, #124]	; (8003800 <HAL_DMA_Init+0xb0>)
 8003782:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800379a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800379e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	bffdfff8 	.word	0xbffdfff8
 80037fc:	cccccccd 	.word	0xcccccccd
 8003800:	40020000 	.word	0x40020000

08003804 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f893 3020 	ldrb.w	r3, [r3, #32]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_DMA_Start_IT+0x20>
 8003820:	2302      	movs	r3, #2
 8003822:	e04a      	b.n	80038ba <HAL_DMA_Start_IT+0xb6>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003832:	2b01      	cmp	r3, #1
 8003834:	d13a      	bne.n	80038ac <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2202      	movs	r2, #2
 800383a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	68b9      	ldr	r1, [r7, #8]
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f9ae 	bl	8003bbc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003864:	2b00      	cmp	r3, #0
 8003866:	d008      	beq.n	800387a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 020e 	orr.w	r2, r2, #14
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	e00f      	b.n	800389a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 0204 	bic.w	r2, r2, #4
 8003888:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f042 020a 	orr.w	r2, r2, #10
 8003898:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 0201 	orr.w	r2, r2, #1
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	e005      	b.n	80038b8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038b4:	2302      	movs	r3, #2
 80038b6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038cc:	2300      	movs	r3, #0
 80038ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d005      	beq.n	80038e6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2204      	movs	r2, #4
 80038de:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	73fb      	strb	r3, [r7, #15]
 80038e4:	e051      	b.n	800398a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 020e 	bic.w	r2, r2, #14
 80038f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 0201 	bic.w	r2, r2, #1
 8003904:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a22      	ldr	r2, [pc, #136]	; (8003994 <HAL_DMA_Abort_IT+0xd0>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d029      	beq.n	8003964 <HAL_DMA_Abort_IT+0xa0>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a20      	ldr	r2, [pc, #128]	; (8003998 <HAL_DMA_Abort_IT+0xd4>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d022      	beq.n	8003960 <HAL_DMA_Abort_IT+0x9c>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a1f      	ldr	r2, [pc, #124]	; (800399c <HAL_DMA_Abort_IT+0xd8>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d01a      	beq.n	800395a <HAL_DMA_Abort_IT+0x96>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a1d      	ldr	r2, [pc, #116]	; (80039a0 <HAL_DMA_Abort_IT+0xdc>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d012      	beq.n	8003954 <HAL_DMA_Abort_IT+0x90>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a1c      	ldr	r2, [pc, #112]	; (80039a4 <HAL_DMA_Abort_IT+0xe0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00a      	beq.n	800394e <HAL_DMA_Abort_IT+0x8a>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a1a      	ldr	r2, [pc, #104]	; (80039a8 <HAL_DMA_Abort_IT+0xe4>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d102      	bne.n	8003948 <HAL_DMA_Abort_IT+0x84>
 8003942:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003946:	e00e      	b.n	8003966 <HAL_DMA_Abort_IT+0xa2>
 8003948:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800394c:	e00b      	b.n	8003966 <HAL_DMA_Abort_IT+0xa2>
 800394e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003952:	e008      	b.n	8003966 <HAL_DMA_Abort_IT+0xa2>
 8003954:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003958:	e005      	b.n	8003966 <HAL_DMA_Abort_IT+0xa2>
 800395a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800395e:	e002      	b.n	8003966 <HAL_DMA_Abort_IT+0xa2>
 8003960:	2310      	movs	r3, #16
 8003962:	e000      	b.n	8003966 <HAL_DMA_Abort_IT+0xa2>
 8003964:	2301      	movs	r3, #1
 8003966:	4a11      	ldr	r2, [pc, #68]	; (80039ac <HAL_DMA_Abort_IT+0xe8>)
 8003968:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	4798      	blx	r3
    } 
  }
  return status;
 800398a:	7bfb      	ldrb	r3, [r7, #15]
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40020008 	.word	0x40020008
 8003998:	4002001c 	.word	0x4002001c
 800399c:	40020030 	.word	0x40020030
 80039a0:	40020044 	.word	0x40020044
 80039a4:	40020058 	.word	0x40020058
 80039a8:	4002006c 	.word	0x4002006c
 80039ac:	40020000 	.word	0x40020000

080039b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	2204      	movs	r2, #4
 80039ce:	409a      	lsls	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4013      	ands	r3, r2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d04f      	beq.n	8003a78 <HAL_DMA_IRQHandler+0xc8>
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	f003 0304 	and.w	r3, r3, #4
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d04a      	beq.n	8003a78 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0320 	and.w	r3, r3, #32
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d107      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0204 	bic.w	r2, r2, #4
 80039fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a66      	ldr	r2, [pc, #408]	; (8003ba0 <HAL_DMA_IRQHandler+0x1f0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d029      	beq.n	8003a5e <HAL_DMA_IRQHandler+0xae>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a65      	ldr	r2, [pc, #404]	; (8003ba4 <HAL_DMA_IRQHandler+0x1f4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d022      	beq.n	8003a5a <HAL_DMA_IRQHandler+0xaa>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a63      	ldr	r2, [pc, #396]	; (8003ba8 <HAL_DMA_IRQHandler+0x1f8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d01a      	beq.n	8003a54 <HAL_DMA_IRQHandler+0xa4>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a62      	ldr	r2, [pc, #392]	; (8003bac <HAL_DMA_IRQHandler+0x1fc>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d012      	beq.n	8003a4e <HAL_DMA_IRQHandler+0x9e>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a60      	ldr	r2, [pc, #384]	; (8003bb0 <HAL_DMA_IRQHandler+0x200>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d00a      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x98>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a5f      	ldr	r2, [pc, #380]	; (8003bb4 <HAL_DMA_IRQHandler+0x204>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d102      	bne.n	8003a42 <HAL_DMA_IRQHandler+0x92>
 8003a3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003a40:	e00e      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb0>
 8003a42:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a46:	e00b      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb0>
 8003a48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a4c:	e008      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb0>
 8003a4e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a52:	e005      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb0>
 8003a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a58:	e002      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb0>
 8003a5a:	2340      	movs	r3, #64	; 0x40
 8003a5c:	e000      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb0>
 8003a5e:	2304      	movs	r3, #4
 8003a60:	4a55      	ldr	r2, [pc, #340]	; (8003bb8 <HAL_DMA_IRQHandler+0x208>)
 8003a62:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 8094 	beq.w	8003b96 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003a76:	e08e      	b.n	8003b96 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d056      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x186>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d051      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10b      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 020a 	bic.w	r2, r2, #10
 8003aae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a38      	ldr	r2, [pc, #224]	; (8003ba0 <HAL_DMA_IRQHandler+0x1f0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d029      	beq.n	8003b16 <HAL_DMA_IRQHandler+0x166>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a37      	ldr	r2, [pc, #220]	; (8003ba4 <HAL_DMA_IRQHandler+0x1f4>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d022      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x162>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a35      	ldr	r2, [pc, #212]	; (8003ba8 <HAL_DMA_IRQHandler+0x1f8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d01a      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x15c>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a34      	ldr	r2, [pc, #208]	; (8003bac <HAL_DMA_IRQHandler+0x1fc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d012      	beq.n	8003b06 <HAL_DMA_IRQHandler+0x156>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a32      	ldr	r2, [pc, #200]	; (8003bb0 <HAL_DMA_IRQHandler+0x200>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d00a      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x150>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a31      	ldr	r2, [pc, #196]	; (8003bb4 <HAL_DMA_IRQHandler+0x204>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d102      	bne.n	8003afa <HAL_DMA_IRQHandler+0x14a>
 8003af4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003af8:	e00e      	b.n	8003b18 <HAL_DMA_IRQHandler+0x168>
 8003afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003afe:	e00b      	b.n	8003b18 <HAL_DMA_IRQHandler+0x168>
 8003b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b04:	e008      	b.n	8003b18 <HAL_DMA_IRQHandler+0x168>
 8003b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b0a:	e005      	b.n	8003b18 <HAL_DMA_IRQHandler+0x168>
 8003b0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b10:	e002      	b.n	8003b18 <HAL_DMA_IRQHandler+0x168>
 8003b12:	2320      	movs	r3, #32
 8003b14:	e000      	b.n	8003b18 <HAL_DMA_IRQHandler+0x168>
 8003b16:	2302      	movs	r3, #2
 8003b18:	4a27      	ldr	r2, [pc, #156]	; (8003bb8 <HAL_DMA_IRQHandler+0x208>)
 8003b1a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d034      	beq.n	8003b96 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b34:	e02f      	b.n	8003b96 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	2208      	movs	r2, #8
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4013      	ands	r3, r2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d028      	beq.n	8003b98 <HAL_DMA_IRQHandler+0x1e8>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d023      	beq.n	8003b98 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 020e 	bic.w	r2, r2, #14
 8003b5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b68:	2101      	movs	r1, #1
 8003b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d004      	beq.n	8003b98 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	4798      	blx	r3
    }
  }
  return;
 8003b96:	bf00      	nop
 8003b98:	bf00      	nop
}
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	40020008 	.word	0x40020008
 8003ba4:	4002001c 	.word	0x4002001c
 8003ba8:	40020030 	.word	0x40020030
 8003bac:	40020044 	.word	0x40020044
 8003bb0:	40020058 	.word	0x40020058
 8003bb4:	4002006c 	.word	0x4002006c
 8003bb8:	40020000 	.word	0x40020000

08003bbc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8003bd8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b10      	cmp	r3, #16
 8003be8:	d108      	bne.n	8003bfc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bfa:	e007      	b.n	8003c0c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	60da      	str	r2, [r3, #12]
}
 8003c0c:	bf00      	nop
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
	...

08003c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b08b      	sub	sp, #44	; 0x2c
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c22:	2300      	movs	r3, #0
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c26:	2300      	movs	r3, #0
 8003c28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c2a:	e169      	b.n	8003f00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69fa      	ldr	r2, [r7, #28]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	f040 8158 	bne.w	8003efa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	4a9a      	ldr	r2, [pc, #616]	; (8003eb8 <HAL_GPIO_Init+0x2a0>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d05e      	beq.n	8003d12 <HAL_GPIO_Init+0xfa>
 8003c54:	4a98      	ldr	r2, [pc, #608]	; (8003eb8 <HAL_GPIO_Init+0x2a0>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d875      	bhi.n	8003d46 <HAL_GPIO_Init+0x12e>
 8003c5a:	4a98      	ldr	r2, [pc, #608]	; (8003ebc <HAL_GPIO_Init+0x2a4>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d058      	beq.n	8003d12 <HAL_GPIO_Init+0xfa>
 8003c60:	4a96      	ldr	r2, [pc, #600]	; (8003ebc <HAL_GPIO_Init+0x2a4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d86f      	bhi.n	8003d46 <HAL_GPIO_Init+0x12e>
 8003c66:	4a96      	ldr	r2, [pc, #600]	; (8003ec0 <HAL_GPIO_Init+0x2a8>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d052      	beq.n	8003d12 <HAL_GPIO_Init+0xfa>
 8003c6c:	4a94      	ldr	r2, [pc, #592]	; (8003ec0 <HAL_GPIO_Init+0x2a8>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d869      	bhi.n	8003d46 <HAL_GPIO_Init+0x12e>
 8003c72:	4a94      	ldr	r2, [pc, #592]	; (8003ec4 <HAL_GPIO_Init+0x2ac>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d04c      	beq.n	8003d12 <HAL_GPIO_Init+0xfa>
 8003c78:	4a92      	ldr	r2, [pc, #584]	; (8003ec4 <HAL_GPIO_Init+0x2ac>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d863      	bhi.n	8003d46 <HAL_GPIO_Init+0x12e>
 8003c7e:	4a92      	ldr	r2, [pc, #584]	; (8003ec8 <HAL_GPIO_Init+0x2b0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d046      	beq.n	8003d12 <HAL_GPIO_Init+0xfa>
 8003c84:	4a90      	ldr	r2, [pc, #576]	; (8003ec8 <HAL_GPIO_Init+0x2b0>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d85d      	bhi.n	8003d46 <HAL_GPIO_Init+0x12e>
 8003c8a:	2b12      	cmp	r3, #18
 8003c8c:	d82a      	bhi.n	8003ce4 <HAL_GPIO_Init+0xcc>
 8003c8e:	2b12      	cmp	r3, #18
 8003c90:	d859      	bhi.n	8003d46 <HAL_GPIO_Init+0x12e>
 8003c92:	a201      	add	r2, pc, #4	; (adr r2, 8003c98 <HAL_GPIO_Init+0x80>)
 8003c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c98:	08003d13 	.word	0x08003d13
 8003c9c:	08003ced 	.word	0x08003ced
 8003ca0:	08003cff 	.word	0x08003cff
 8003ca4:	08003d41 	.word	0x08003d41
 8003ca8:	08003d47 	.word	0x08003d47
 8003cac:	08003d47 	.word	0x08003d47
 8003cb0:	08003d47 	.word	0x08003d47
 8003cb4:	08003d47 	.word	0x08003d47
 8003cb8:	08003d47 	.word	0x08003d47
 8003cbc:	08003d47 	.word	0x08003d47
 8003cc0:	08003d47 	.word	0x08003d47
 8003cc4:	08003d47 	.word	0x08003d47
 8003cc8:	08003d47 	.word	0x08003d47
 8003ccc:	08003d47 	.word	0x08003d47
 8003cd0:	08003d47 	.word	0x08003d47
 8003cd4:	08003d47 	.word	0x08003d47
 8003cd8:	08003d47 	.word	0x08003d47
 8003cdc:	08003cf5 	.word	0x08003cf5
 8003ce0:	08003d09 	.word	0x08003d09
 8003ce4:	4a79      	ldr	r2, [pc, #484]	; (8003ecc <HAL_GPIO_Init+0x2b4>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d013      	beq.n	8003d12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003cea:	e02c      	b.n	8003d46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	623b      	str	r3, [r7, #32]
          break;
 8003cf2:	e029      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	623b      	str	r3, [r7, #32]
          break;
 8003cfc:	e024      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	3308      	adds	r3, #8
 8003d04:	623b      	str	r3, [r7, #32]
          break;
 8003d06:	e01f      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	330c      	adds	r3, #12
 8003d0e:	623b      	str	r3, [r7, #32]
          break;
 8003d10:	e01a      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d102      	bne.n	8003d20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d1a:	2304      	movs	r3, #4
 8003d1c:	623b      	str	r3, [r7, #32]
          break;
 8003d1e:	e013      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d105      	bne.n	8003d34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d28:	2308      	movs	r3, #8
 8003d2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69fa      	ldr	r2, [r7, #28]
 8003d30:	611a      	str	r2, [r3, #16]
          break;
 8003d32:	e009      	b.n	8003d48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d34:	2308      	movs	r3, #8
 8003d36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69fa      	ldr	r2, [r7, #28]
 8003d3c:	615a      	str	r2, [r3, #20]
          break;
 8003d3e:	e003      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d40:	2300      	movs	r3, #0
 8003d42:	623b      	str	r3, [r7, #32]
          break;
 8003d44:	e000      	b.n	8003d48 <HAL_GPIO_Init+0x130>
          break;
 8003d46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	2bff      	cmp	r3, #255	; 0xff
 8003d4c:	d801      	bhi.n	8003d52 <HAL_GPIO_Init+0x13a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	e001      	b.n	8003d56 <HAL_GPIO_Init+0x13e>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3304      	adds	r3, #4
 8003d56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	2bff      	cmp	r3, #255	; 0xff
 8003d5c:	d802      	bhi.n	8003d64 <HAL_GPIO_Init+0x14c>
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	e002      	b.n	8003d6a <HAL_GPIO_Init+0x152>
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d66:	3b08      	subs	r3, #8
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	210f      	movs	r1, #15
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	fa01 f303 	lsl.w	r3, r1, r3
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	401a      	ands	r2, r3
 8003d7c:	6a39      	ldr	r1, [r7, #32]
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	fa01 f303 	lsl.w	r3, r1, r3
 8003d84:	431a      	orrs	r2, r3
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f000 80b1 	beq.w	8003efa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d98:	4b4d      	ldr	r3, [pc, #308]	; (8003ed0 <HAL_GPIO_Init+0x2b8>)
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	4a4c      	ldr	r2, [pc, #304]	; (8003ed0 <HAL_GPIO_Init+0x2b8>)
 8003d9e:	f043 0301 	orr.w	r3, r3, #1
 8003da2:	6193      	str	r3, [r2, #24]
 8003da4:	4b4a      	ldr	r3, [pc, #296]	; (8003ed0 <HAL_GPIO_Init+0x2b8>)
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003db0:	4a48      	ldr	r2, [pc, #288]	; (8003ed4 <HAL_GPIO_Init+0x2bc>)
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	089b      	lsrs	r3, r3, #2
 8003db6:	3302      	adds	r3, #2
 8003db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	f003 0303 	and.w	r3, r3, #3
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	220f      	movs	r2, #15
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a40      	ldr	r2, [pc, #256]	; (8003ed8 <HAL_GPIO_Init+0x2c0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d013      	beq.n	8003e04 <HAL_GPIO_Init+0x1ec>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	4a3f      	ldr	r2, [pc, #252]	; (8003edc <HAL_GPIO_Init+0x2c4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d00d      	beq.n	8003e00 <HAL_GPIO_Init+0x1e8>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a3e      	ldr	r2, [pc, #248]	; (8003ee0 <HAL_GPIO_Init+0x2c8>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d007      	beq.n	8003dfc <HAL_GPIO_Init+0x1e4>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a3d      	ldr	r2, [pc, #244]	; (8003ee4 <HAL_GPIO_Init+0x2cc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d101      	bne.n	8003df8 <HAL_GPIO_Init+0x1e0>
 8003df4:	2303      	movs	r3, #3
 8003df6:	e006      	b.n	8003e06 <HAL_GPIO_Init+0x1ee>
 8003df8:	2304      	movs	r3, #4
 8003dfa:	e004      	b.n	8003e06 <HAL_GPIO_Init+0x1ee>
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	e002      	b.n	8003e06 <HAL_GPIO_Init+0x1ee>
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <HAL_GPIO_Init+0x1ee>
 8003e04:	2300      	movs	r3, #0
 8003e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e08:	f002 0203 	and.w	r2, r2, #3
 8003e0c:	0092      	lsls	r2, r2, #2
 8003e0e:	4093      	lsls	r3, r2
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e16:	492f      	ldr	r1, [pc, #188]	; (8003ed4 <HAL_GPIO_Init+0x2bc>)
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	089b      	lsrs	r3, r3, #2
 8003e1c:	3302      	adds	r3, #2
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d006      	beq.n	8003e3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e30:	4b2d      	ldr	r3, [pc, #180]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	492c      	ldr	r1, [pc, #176]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	600b      	str	r3, [r1, #0]
 8003e3c:	e006      	b.n	8003e4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e3e:	4b2a      	ldr	r3, [pc, #168]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	43db      	mvns	r3, r3
 8003e46:	4928      	ldr	r1, [pc, #160]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d006      	beq.n	8003e66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e58:	4b23      	ldr	r3, [pc, #140]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e5a:	685a      	ldr	r2, [r3, #4]
 8003e5c:	4922      	ldr	r1, [pc, #136]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	604b      	str	r3, [r1, #4]
 8003e64:	e006      	b.n	8003e74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e66:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	491e      	ldr	r1, [pc, #120]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d006      	beq.n	8003e8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e80:	4b19      	ldr	r3, [pc, #100]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	4918      	ldr	r1, [pc, #96]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	608b      	str	r3, [r1, #8]
 8003e8c:	e006      	b.n	8003e9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e8e:	4b16      	ldr	r3, [pc, #88]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e90:	689a      	ldr	r2, [r3, #8]
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	43db      	mvns	r3, r3
 8003e96:	4914      	ldr	r1, [pc, #80]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003e98:	4013      	ands	r3, r2
 8003e9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d021      	beq.n	8003eec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ea8:	4b0f      	ldr	r3, [pc, #60]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	490e      	ldr	r1, [pc, #56]	; (8003ee8 <HAL_GPIO_Init+0x2d0>)
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	60cb      	str	r3, [r1, #12]
 8003eb4:	e021      	b.n	8003efa <HAL_GPIO_Init+0x2e2>
 8003eb6:	bf00      	nop
 8003eb8:	10320000 	.word	0x10320000
 8003ebc:	10310000 	.word	0x10310000
 8003ec0:	10220000 	.word	0x10220000
 8003ec4:	10210000 	.word	0x10210000
 8003ec8:	10120000 	.word	0x10120000
 8003ecc:	10110000 	.word	0x10110000
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	40010000 	.word	0x40010000
 8003ed8:	40010800 	.word	0x40010800
 8003edc:	40010c00 	.word	0x40010c00
 8003ee0:	40011000 	.word	0x40011000
 8003ee4:	40011400 	.word	0x40011400
 8003ee8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003eec:	4b0b      	ldr	r3, [pc, #44]	; (8003f1c <HAL_GPIO_Init+0x304>)
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	4909      	ldr	r1, [pc, #36]	; (8003f1c <HAL_GPIO_Init+0x304>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efc:	3301      	adds	r3, #1
 8003efe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f06:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f47f ae8e 	bne.w	8003c2c <HAL_GPIO_Init+0x14>
  }
}
 8003f10:	bf00      	nop
 8003f12:	bf00      	nop
 8003f14:	372c      	adds	r7, #44	; 0x2c
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr
 8003f1c:	40010400 	.word	0x40010400

08003f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	460b      	mov	r3, r1
 8003f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	887b      	ldrh	r3, [r7, #2]
 8003f32:	4013      	ands	r3, r2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	73fb      	strb	r3, [r7, #15]
 8003f3c:	e001      	b.n	8003f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3714      	adds	r7, #20
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr

08003f4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b083      	sub	sp, #12
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
 8003f56:	460b      	mov	r3, r1
 8003f58:	807b      	strh	r3, [r7, #2]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f5e:	787b      	ldrb	r3, [r7, #1]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f64:	887a      	ldrh	r2, [r7, #2]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f6a:	e003      	b.n	8003f74 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f6c:	887b      	ldrh	r3, [r7, #2]
 8003f6e:	041a      	lsls	r2, r3, #16
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	611a      	str	r2, [r3, #16]
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr
	...

08003f80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e12b      	b.n	80041ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fe fd32 	bl	8002a10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2224      	movs	r2, #36	; 0x24
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0201 	bic.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fe2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fe4:	f001 fc36 	bl	8005854 <HAL_RCC_GetPCLK1Freq>
 8003fe8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4a81      	ldr	r2, [pc, #516]	; (80041f4 <HAL_I2C_Init+0x274>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d807      	bhi.n	8004004 <HAL_I2C_Init+0x84>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4a80      	ldr	r2, [pc, #512]	; (80041f8 <HAL_I2C_Init+0x278>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	bf94      	ite	ls
 8003ffc:	2301      	movls	r3, #1
 8003ffe:	2300      	movhi	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	e006      	b.n	8004012 <HAL_I2C_Init+0x92>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4a7d      	ldr	r2, [pc, #500]	; (80041fc <HAL_I2C_Init+0x27c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	bf94      	ite	ls
 800400c:	2301      	movls	r3, #1
 800400e:	2300      	movhi	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e0e7      	b.n	80041ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4a78      	ldr	r2, [pc, #480]	; (8004200 <HAL_I2C_Init+0x280>)
 800401e:	fba2 2303 	umull	r2, r3, r2, r3
 8004022:	0c9b      	lsrs	r3, r3, #18
 8004024:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	4a6a      	ldr	r2, [pc, #424]	; (80041f4 <HAL_I2C_Init+0x274>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d802      	bhi.n	8004054 <HAL_I2C_Init+0xd4>
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	3301      	adds	r3, #1
 8004052:	e009      	b.n	8004068 <HAL_I2C_Init+0xe8>
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800405a:	fb02 f303 	mul.w	r3, r2, r3
 800405e:	4a69      	ldr	r2, [pc, #420]	; (8004204 <HAL_I2C_Init+0x284>)
 8004060:	fba2 2303 	umull	r2, r3, r2, r3
 8004064:	099b      	lsrs	r3, r3, #6
 8004066:	3301      	adds	r3, #1
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6812      	ldr	r2, [r2, #0]
 800406c:	430b      	orrs	r3, r1
 800406e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800407a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	495c      	ldr	r1, [pc, #368]	; (80041f4 <HAL_I2C_Init+0x274>)
 8004084:	428b      	cmp	r3, r1
 8004086:	d819      	bhi.n	80040bc <HAL_I2C_Init+0x13c>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1e59      	subs	r1, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	fbb1 f3f3 	udiv	r3, r1, r3
 8004096:	1c59      	adds	r1, r3, #1
 8004098:	f640 73fc 	movw	r3, #4092	; 0xffc
 800409c:	400b      	ands	r3, r1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <HAL_I2C_Init+0x138>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1e59      	subs	r1, r3, #1
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80040b0:	3301      	adds	r3, #1
 80040b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b6:	e051      	b.n	800415c <HAL_I2C_Init+0x1dc>
 80040b8:	2304      	movs	r3, #4
 80040ba:	e04f      	b.n	800415c <HAL_I2C_Init+0x1dc>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d111      	bne.n	80040e8 <HAL_I2C_Init+0x168>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	1e58      	subs	r0, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	440b      	add	r3, r1
 80040d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040d6:	3301      	adds	r3, #1
 80040d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040dc:	2b00      	cmp	r3, #0
 80040de:	bf0c      	ite	eq
 80040e0:	2301      	moveq	r3, #1
 80040e2:	2300      	movne	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	e012      	b.n	800410e <HAL_I2C_Init+0x18e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	1e58      	subs	r0, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6859      	ldr	r1, [r3, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	0099      	lsls	r1, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fe:	3301      	adds	r3, #1
 8004100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004104:	2b00      	cmp	r3, #0
 8004106:	bf0c      	ite	eq
 8004108:	2301      	moveq	r3, #1
 800410a:	2300      	movne	r3, #0
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <HAL_I2C_Init+0x196>
 8004112:	2301      	movs	r3, #1
 8004114:	e022      	b.n	800415c <HAL_I2C_Init+0x1dc>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10e      	bne.n	800413c <HAL_I2C_Init+0x1bc>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	1e58      	subs	r0, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6859      	ldr	r1, [r3, #4]
 8004126:	460b      	mov	r3, r1
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	440b      	add	r3, r1
 800412c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004130:	3301      	adds	r3, #1
 8004132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800413a:	e00f      	b.n	800415c <HAL_I2C_Init+0x1dc>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1e58      	subs	r0, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6859      	ldr	r1, [r3, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	0099      	lsls	r1, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004152:	3301      	adds	r3, #1
 8004154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004158:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	6809      	ldr	r1, [r1, #0]
 8004160:	4313      	orrs	r3, r2
 8004162:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69da      	ldr	r2, [r3, #28]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800418a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6911      	ldr	r1, [r2, #16]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	68d2      	ldr	r2, [r2, #12]
 8004196:	4311      	orrs	r1, r2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6812      	ldr	r2, [r2, #0]
 800419c:	430b      	orrs	r3, r1
 800419e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	430a      	orrs	r2, r1
 80041ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0201 	orr.w	r2, r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	000186a0 	.word	0x000186a0
 80041f8:	001e847f 	.word	0x001e847f
 80041fc:	003d08ff 	.word	0x003d08ff
 8004200:	431bde83 	.word	0x431bde83
 8004204:	10624dd3 	.word	0x10624dd3

08004208 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	461a      	mov	r2, r3
 8004214:	460b      	mov	r3, r1
 8004216:	817b      	strh	r3, [r7, #10]
 8004218:	4613      	mov	r3, r2
 800421a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800421c:	f7fe fd90 	bl	8002d40 <HAL_GetTick>
 8004220:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b20      	cmp	r3, #32
 800422c:	f040 80e0 	bne.w	80043f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	2319      	movs	r3, #25
 8004236:	2201      	movs	r2, #1
 8004238:	4970      	ldr	r1, [pc, #448]	; (80043fc <HAL_I2C_Master_Transmit+0x1f4>)
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 fdb0 	bl	8004da0 <I2C_WaitOnFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004246:	2302      	movs	r3, #2
 8004248:	e0d3      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_I2C_Master_Transmit+0x50>
 8004254:	2302      	movs	r3, #2
 8004256:	e0cc      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b01      	cmp	r3, #1
 800426c:	d007      	beq.n	800427e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 0201 	orr.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2221      	movs	r2, #33	; 0x21
 8004292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2210      	movs	r2, #16
 800429a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	893a      	ldrh	r2, [r7, #8]
 80042ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4a50      	ldr	r2, [pc, #320]	; (8004400 <HAL_I2C_Master_Transmit+0x1f8>)
 80042be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042c0:	8979      	ldrh	r1, [r7, #10]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	6a3a      	ldr	r2, [r7, #32]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 fc40 	bl	8004b4c <I2C_MasterRequestWrite>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e08d      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d6:	2300      	movs	r3, #0
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	613b      	str	r3, [r7, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	613b      	str	r3, [r7, #16]
 80042ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042ec:	e066      	b.n	80043bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	6a39      	ldr	r1, [r7, #32]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 fe2a 	bl	8004f4c <I2C_WaitOnTXEFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00d      	beq.n	800431a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	2b04      	cmp	r3, #4
 8004304:	d107      	bne.n	8004316 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004314:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e06b      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	781a      	ldrb	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	3b01      	subs	r3, #1
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b04      	cmp	r3, #4
 8004356:	d11b      	bne.n	8004390 <HAL_I2C_Master_Transmit+0x188>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800435c:	2b00      	cmp	r3, #0
 800435e:	d017      	beq.n	8004390 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	781a      	ldrb	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	6a39      	ldr	r1, [r7, #32]
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 fe1a 	bl	8004fce <I2C_WaitOnBTFFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00d      	beq.n	80043bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d107      	bne.n	80043b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e01a      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d194      	bne.n	80042ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e000      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043f0:	2302      	movs	r3, #2
  }
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	00100002 	.word	0x00100002
 8004400:	ffff0000 	.word	0xffff0000

08004404 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b08a      	sub	sp, #40	; 0x28
 8004408:	af02      	add	r7, sp, #8
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	607a      	str	r2, [r7, #4]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	460b      	mov	r3, r1
 8004412:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004414:	f7fe fc94 	bl	8002d40 <HAL_GetTick>
 8004418:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800441a:	2301      	movs	r3, #1
 800441c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b20      	cmp	r3, #32
 8004428:	f040 8111 	bne.w	800464e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	2319      	movs	r3, #25
 8004432:	2201      	movs	r2, #1
 8004434:	4988      	ldr	r1, [pc, #544]	; (8004658 <HAL_I2C_IsDeviceReady+0x254>)
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f000 fcb2 	bl	8004da0 <I2C_WaitOnFlagUntilTimeout>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004442:	2302      	movs	r3, #2
 8004444:	e104      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_I2C_IsDeviceReady+0x50>
 8004450:	2302      	movs	r3, #2
 8004452:	e0fd      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b01      	cmp	r3, #1
 8004468:	d007      	beq.n	800447a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f042 0201 	orr.w	r2, r2, #1
 8004478:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004488:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2224      	movs	r2, #36	; 0x24
 800448e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4a70      	ldr	r2, [pc, #448]	; (800465c <HAL_I2C_IsDeviceReady+0x258>)
 800449c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 fc70 	bl	8004da0 <I2C_WaitOnFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00d      	beq.n	80044e2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044d4:	d103      	bne.n	80044de <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044dc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e0b6      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044e2:	897b      	ldrh	r3, [r7, #10]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044f0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80044f2:	f7fe fc25 	bl	8002d40 <HAL_GetTick>
 80044f6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b02      	cmp	r3, #2
 8004504:	bf0c      	ite	eq
 8004506:	2301      	moveq	r3, #1
 8004508:	2300      	movne	r3, #0
 800450a:	b2db      	uxtb	r3, r3
 800450c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800451c:	bf0c      	ite	eq
 800451e:	2301      	moveq	r3, #1
 8004520:	2300      	movne	r3, #0
 8004522:	b2db      	uxtb	r3, r3
 8004524:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004526:	e025      	b.n	8004574 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004528:	f7fe fc0a 	bl	8002d40 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	429a      	cmp	r2, r3
 8004536:	d302      	bcc.n	800453e <HAL_I2C_IsDeviceReady+0x13a>
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d103      	bne.n	8004546 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	22a0      	movs	r2, #160	; 0xa0
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b02      	cmp	r3, #2
 8004552:	bf0c      	ite	eq
 8004554:	2301      	moveq	r3, #1
 8004556:	2300      	movne	r3, #0
 8004558:	b2db      	uxtb	r3, r3
 800455a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800456a:	bf0c      	ite	eq
 800456c:	2301      	moveq	r3, #1
 800456e:	2300      	movne	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2ba0      	cmp	r3, #160	; 0xa0
 800457e:	d005      	beq.n	800458c <HAL_I2C_IsDeviceReady+0x188>
 8004580:	7dfb      	ldrb	r3, [r7, #23]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d102      	bne.n	800458c <HAL_I2C_IsDeviceReady+0x188>
 8004586:	7dbb      	ldrb	r3, [r7, #22]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0cd      	beq.n	8004528 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d129      	bne.n	80045f6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045b2:	2300      	movs	r3, #0
 80045b4:	613b      	str	r3, [r7, #16]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	613b      	str	r3, [r7, #16]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	613b      	str	r3, [r7, #16]
 80045c6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	2319      	movs	r3, #25
 80045ce:	2201      	movs	r2, #1
 80045d0:	4921      	ldr	r1, [pc, #132]	; (8004658 <HAL_I2C_IsDeviceReady+0x254>)
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 fbe4 	bl	8004da0 <I2C_WaitOnFlagUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e036      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	e02c      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004604:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800460e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	9300      	str	r3, [sp, #0]
 8004614:	2319      	movs	r3, #25
 8004616:	2201      	movs	r2, #1
 8004618:	490f      	ldr	r1, [pc, #60]	; (8004658 <HAL_I2C_IsDeviceReady+0x254>)
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f000 fbc0 	bl	8004da0 <I2C_WaitOnFlagUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e012      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	3301      	adds	r3, #1
 800462e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	429a      	cmp	r2, r3
 8004636:	f4ff af32 	bcc.w	800449e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2220      	movs	r2, #32
 800463e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e000      	b.n	8004650 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800464e:	2302      	movs	r3, #2
  }
}
 8004650:	4618      	mov	r0, r3
 8004652:	3720      	adds	r7, #32
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	00100002 	.word	0x00100002
 800465c:	ffff0000 	.word	0xffff0000

08004660 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08a      	sub	sp, #40	; 0x28
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004678:	2300      	movs	r3, #0
 800467a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004682:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	0a1b      	lsrs	r3, r3, #8
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d016      	beq.n	80046be <HAL_I2C_ER_IRQHandler+0x5e>
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	0a1b      	lsrs	r3, r3, #8
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d010      	beq.n	80046be <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80046ac:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046bc:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80046be:	6a3b      	ldr	r3, [r7, #32]
 80046c0:	0a5b      	lsrs	r3, r3, #9
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00e      	beq.n	80046e8 <HAL_I2C_ER_IRQHandler+0x88>
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	0a1b      	lsrs	r3, r3, #8
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d008      	beq.n	80046e8 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80046d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d8:	f043 0302 	orr.w	r3, r3, #2
 80046dc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80046e6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	0a9b      	lsrs	r3, r3, #10
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d03f      	beq.n	8004774 <HAL_I2C_ER_IRQHandler+0x114>
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	0a1b      	lsrs	r3, r3, #8
 80046f8:	f003 0301 	and.w	r3, r3, #1
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d039      	beq.n	8004774 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8004700:	7efb      	ldrb	r3, [r7, #27]
 8004702:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004708:	b29b      	uxth	r3, r3
 800470a:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004712:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004718:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800471a:	7ebb      	ldrb	r3, [r7, #26]
 800471c:	2b20      	cmp	r3, #32
 800471e:	d112      	bne.n	8004746 <HAL_I2C_ER_IRQHandler+0xe6>
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10f      	bne.n	8004746 <HAL_I2C_ER_IRQHandler+0xe6>
 8004726:	7cfb      	ldrb	r3, [r7, #19]
 8004728:	2b21      	cmp	r3, #33	; 0x21
 800472a:	d008      	beq.n	800473e <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800472c:	7cfb      	ldrb	r3, [r7, #19]
 800472e:	2b29      	cmp	r3, #41	; 0x29
 8004730:	d005      	beq.n	800473e <HAL_I2C_ER_IRQHandler+0xde>
 8004732:	7cfb      	ldrb	r3, [r7, #19]
 8004734:	2b28      	cmp	r3, #40	; 0x28
 8004736:	d106      	bne.n	8004746 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2b21      	cmp	r3, #33	; 0x21
 800473c:	d103      	bne.n	8004746 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f862 	bl	8004808 <I2C_Slave_AF>
 8004744:	e016      	b.n	8004774 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800474e:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004752:	f043 0304 	orr.w	r3, r3, #4
 8004756:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004758:	7efb      	ldrb	r3, [r7, #27]
 800475a:	2b10      	cmp	r3, #16
 800475c:	d002      	beq.n	8004764 <HAL_I2C_ER_IRQHandler+0x104>
 800475e:	7efb      	ldrb	r3, [r7, #27]
 8004760:	2b40      	cmp	r3, #64	; 0x40
 8004762:	d107      	bne.n	8004774 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004772:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	0adb      	lsrs	r3, r3, #11
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00e      	beq.n	800479e <HAL_I2C_ER_IRQHandler+0x13e>
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	0a1b      	lsrs	r3, r3, #8
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b00      	cmp	r3, #0
 800478a:	d008      	beq.n	800479e <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800478c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478e:	f043 0308 	orr.w	r3, r3, #8
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800479c:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800479e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d008      	beq.n	80047b6 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047aa:	431a      	orrs	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f899 	bl	80048e8 <I2C_ITError>
  }
}
 80047b6:	bf00      	nop
 80047b8:	3728      	adds	r7, #40	; 0x28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bc80      	pop	{r7}
 80047ce:	4770      	bx	lr

080047d0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc80      	pop	{r7}
 80047e0:	4770      	bx	lr

080047e2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr

080047f4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	bc80      	pop	{r7}
 8004804:	4770      	bx	lr
	...

08004808 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004816:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2b08      	cmp	r3, #8
 8004822:	d002      	beq.n	800482a <I2C_Slave_AF+0x22>
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	2b20      	cmp	r3, #32
 8004828:	d129      	bne.n	800487e <I2C_Slave_AF+0x76>
 800482a:	7bfb      	ldrb	r3, [r7, #15]
 800482c:	2b28      	cmp	r3, #40	; 0x28
 800482e:	d126      	bne.n	800487e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a2c      	ldr	r2, [pc, #176]	; (80048e4 <I2C_Slave_AF+0xdc>)
 8004834:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004844:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800484e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800485e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7ff ffaa 	bl	80047d0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800487c:	e02e      	b.n	80048dc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800487e:	7bfb      	ldrb	r3, [r7, #15]
 8004880:	2b21      	cmp	r3, #33	; 0x21
 8004882:	d126      	bne.n	80048d2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a17      	ldr	r2, [pc, #92]	; (80048e4 <I2C_Slave_AF+0xdc>)
 8004888:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2221      	movs	r2, #33	; 0x21
 800488e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048ae:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048b8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048c8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7ff ff77 	bl	80047be <HAL_I2C_SlaveTxCpltCallback>
}
 80048d0:	e004      	b.n	80048dc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048da:	615a      	str	r2, [r3, #20]
}
 80048dc:	bf00      	nop
 80048de:	3710      	adds	r7, #16
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	ffff0000 	.word	0xffff0000

080048e8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048fe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004900:	7bbb      	ldrb	r3, [r7, #14]
 8004902:	2b10      	cmp	r3, #16
 8004904:	d002      	beq.n	800490c <I2C_ITError+0x24>
 8004906:	7bbb      	ldrb	r3, [r7, #14]
 8004908:	2b40      	cmp	r3, #64	; 0x40
 800490a:	d10a      	bne.n	8004922 <I2C_ITError+0x3a>
 800490c:	7bfb      	ldrb	r3, [r7, #15]
 800490e:	2b22      	cmp	r3, #34	; 0x22
 8004910:	d107      	bne.n	8004922 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004920:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004928:	2b28      	cmp	r3, #40	; 0x28
 800492a:	d107      	bne.n	800493c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2228      	movs	r2, #40	; 0x28
 8004936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800493a:	e015      	b.n	8004968 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004946:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800494a:	d00a      	beq.n	8004962 <I2C_ITError+0x7a>
 800494c:	7bfb      	ldrb	r3, [r7, #15]
 800494e:	2b60      	cmp	r3, #96	; 0x60
 8004950:	d007      	beq.n	8004962 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2220      	movs	r2, #32
 8004956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004972:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004976:	d161      	bne.n	8004a3c <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685a      	ldr	r2, [r3, #4]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004986:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004990:	2b01      	cmp	r3, #1
 8004992:	d020      	beq.n	80049d6 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004998:	4a6a      	ldr	r2, [pc, #424]	; (8004b44 <I2C_ITError+0x25c>)
 800499a:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7fe ff8f 	bl	80038c4 <HAL_DMA_Abort_IT>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 8089 	beq.w	8004ac0 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 0201 	bic.w	r2, r2, #1
 80049bc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2220      	movs	r2, #32
 80049c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049d0:	4610      	mov	r0, r2
 80049d2:	4798      	blx	r3
 80049d4:	e074      	b.n	8004ac0 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049da:	4a5a      	ldr	r2, [pc, #360]	; (8004b44 <I2C_ITError+0x25c>)
 80049dc:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fe ff6e 	bl	80038c4 <HAL_DMA_Abort_IT>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d068      	beq.n	8004ac0 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f8:	2b40      	cmp	r3, #64	; 0x40
 80049fa:	d10b      	bne.n	8004a14 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	691a      	ldr	r2, [r3, #16]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0201 	bic.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a36:	4610      	mov	r0, r2
 8004a38:	4798      	blx	r3
 8004a3a:	e041      	b.n	8004ac0 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b60      	cmp	r3, #96	; 0x60
 8004a46:	d125      	bne.n	8004a94 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a60:	2b40      	cmp	r3, #64	; 0x40
 8004a62:	d10b      	bne.n	8004a7c <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	691a      	ldr	r2, [r3, #16]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f022 0201 	bic.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff feb1 	bl	80047f4 <HAL_I2C_AbortCpltCallback>
 8004a92:	e015      	b.n	8004ac0 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9e:	2b40      	cmp	r3, #64	; 0x40
 8004aa0:	d10b      	bne.n	8004aba <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	691a      	ldr	r2, [r3, #16]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	b2d2      	uxtb	r2, r2
 8004aae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff fe91 	bl	80047e2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac4:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10e      	bne.n	8004aee <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d109      	bne.n	8004aee <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d104      	bne.n	8004aee <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d007      	beq.n	8004afe <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004afc:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b04:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d113      	bne.n	8004b3a <I2C_ITError+0x252>
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	2b28      	cmp	r3, #40	; 0x28
 8004b16:	d110      	bne.n	8004b3a <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a0b      	ldr	r2, [pc, #44]	; (8004b48 <I2C_ITError+0x260>)
 8004b1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2220      	movs	r2, #32
 8004b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f7ff fe4b 	bl	80047d0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b3a:	bf00      	nop
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	08004c51 	.word	0x08004c51
 8004b48:	ffff0000 	.word	0xffff0000

08004b4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b088      	sub	sp, #32
 8004b50:	af02      	add	r7, sp, #8
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	607a      	str	r2, [r7, #4]
 8004b56:	603b      	str	r3, [r7, #0]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b08      	cmp	r3, #8
 8004b66:	d006      	beq.n	8004b76 <I2C_MasterRequestWrite+0x2a>
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d003      	beq.n	8004b76 <I2C_MasterRequestWrite+0x2a>
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b74:	d108      	bne.n	8004b88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	e00b      	b.n	8004ba0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8c:	2b12      	cmp	r3, #18
 8004b8e:	d107      	bne.n	8004ba0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f8f7 	bl	8004da0 <I2C_WaitOnFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00d      	beq.n	8004bd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bc6:	d103      	bne.n	8004bd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e035      	b.n	8004c40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bdc:	d108      	bne.n	8004bf0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bde:	897b      	ldrh	r3, [r7, #10]
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	461a      	mov	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bec:	611a      	str	r2, [r3, #16]
 8004bee:	e01b      	b.n	8004c28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bf0:	897b      	ldrh	r3, [r7, #10]
 8004bf2:	11db      	asrs	r3, r3, #7
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	f003 0306 	and.w	r3, r3, #6
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f063 030f 	orn	r3, r3, #15
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	490e      	ldr	r1, [pc, #56]	; (8004c48 <I2C_MasterRequestWrite+0xfc>)
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 f91d 	bl	8004e4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e010      	b.n	8004c40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c1e:	897b      	ldrh	r3, [r7, #10]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	4907      	ldr	r1, [pc, #28]	; (8004c4c <I2C_MasterRequestWrite+0x100>)
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f000 f90d 	bl	8004e4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e000      	b.n	8004c40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	00010008 	.word	0x00010008
 8004c4c:	00010002 	.word	0x00010002

08004c50 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c68:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c6a:	4b4b      	ldr	r3, [pc, #300]	; (8004d98 <I2C_DMAAbort+0x148>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	08db      	lsrs	r3, r3, #3
 8004c70:	4a4a      	ldr	r2, [pc, #296]	; (8004d9c <I2C_DMAAbort+0x14c>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	0a1a      	lsrs	r2, r3, #8
 8004c78:	4613      	mov	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	00da      	lsls	r2, r3, #3
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	f043 0220 	orr.w	r2, r3, #32
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004c96:	e00a      	b.n	8004cae <I2C_DMAAbort+0x5e>
    }
    count--;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cac:	d0ea      	beq.n	8004c84 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cba:	2200      	movs	r2, #0
 8004cbc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cca:	2200      	movs	r2, #0
 8004ccc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cdc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d00:	2200      	movs	r2, #0
 8004d02:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0201 	bic.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b60      	cmp	r3, #96	; 0x60
 8004d1e:	d10e      	bne.n	8004d3e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2200      	movs	r2, #0
 8004d34:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d36:	6978      	ldr	r0, [r7, #20]
 8004d38:	f7ff fd5c 	bl	80047f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d3c:	e027      	b.n	8004d8e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d3e:	7cfb      	ldrb	r3, [r7, #19]
 8004d40:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d44:	2b28      	cmp	r3, #40	; 0x28
 8004d46:	d117      	bne.n	8004d78 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d66:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2228      	movs	r2, #40	; 0x28
 8004d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d76:	e007      	b.n	8004d88 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004d88:	6978      	ldr	r0, [r7, #20]
 8004d8a:	f7ff fd2a 	bl	80047e2 <HAL_I2C_ErrorCallback>
}
 8004d8e:	bf00      	nop
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000010 	.word	0x20000010
 8004d9c:	14f8b589 	.word	0x14f8b589

08004da0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	603b      	str	r3, [r7, #0]
 8004dac:	4613      	mov	r3, r2
 8004dae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004db0:	e025      	b.n	8004dfe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db8:	d021      	beq.n	8004dfe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dba:	f7fd ffc1 	bl	8002d40 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d302      	bcc.n	8004dd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d116      	bne.n	8004dfe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	f043 0220 	orr.w	r2, r3, #32
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e023      	b.n	8004e46 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	0c1b      	lsrs	r3, r3, #16
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d10d      	bne.n	8004e24 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	43da      	mvns	r2, r3
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4013      	ands	r3, r2
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	bf0c      	ite	eq
 8004e1a:	2301      	moveq	r3, #1
 8004e1c:	2300      	movne	r3, #0
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	461a      	mov	r2, r3
 8004e22:	e00c      	b.n	8004e3e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	43da      	mvns	r2, r3
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4013      	ands	r3, r2
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	bf0c      	ite	eq
 8004e36:	2301      	moveq	r3, #1
 8004e38:	2300      	movne	r3, #0
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	79fb      	ldrb	r3, [r7, #7]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d0b6      	beq.n	8004db2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b084      	sub	sp, #16
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	60f8      	str	r0, [r7, #12]
 8004e56:	60b9      	str	r1, [r7, #8]
 8004e58:	607a      	str	r2, [r7, #4]
 8004e5a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e5c:	e051      	b.n	8004f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e6c:	d123      	bne.n	8004eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e7c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e86:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2220      	movs	r2, #32
 8004e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	f043 0204 	orr.w	r2, r3, #4
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e046      	b.n	8004f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ebc:	d021      	beq.n	8004f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ebe:	f7fd ff3f 	bl	8002d40 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d302      	bcc.n	8004ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d116      	bne.n	8004f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2220      	movs	r2, #32
 8004ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	f043 0220 	orr.w	r2, r3, #32
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e020      	b.n	8004f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	0c1b      	lsrs	r3, r3, #16
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d10c      	bne.n	8004f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	43da      	mvns	r2, r3
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	4013      	ands	r3, r2
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	bf14      	ite	ne
 8004f1e:	2301      	movne	r3, #1
 8004f20:	2300      	moveq	r3, #0
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	e00b      	b.n	8004f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	43da      	mvns	r2, r3
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	4013      	ands	r3, r2
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	bf14      	ite	ne
 8004f38:	2301      	movne	r3, #1
 8004f3a:	2300      	moveq	r3, #0
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d18d      	bne.n	8004e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f58:	e02d      	b.n	8004fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 f878 	bl	8005050 <I2C_IsAcknowledgeFailed>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e02d      	b.n	8004fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f70:	d021      	beq.n	8004fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f72:	f7fd fee5 	bl	8002d40 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d302      	bcc.n	8004f88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d116      	bne.n	8004fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2220      	movs	r2, #32
 8004f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa2:	f043 0220 	orr.w	r2, r3, #32
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e007      	b.n	8004fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc0:	2b80      	cmp	r3, #128	; 0x80
 8004fc2:	d1ca      	bne.n	8004f5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fda:	e02d      	b.n	8005038 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f000 f837 	bl	8005050 <I2C_IsAcknowledgeFailed>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e02d      	b.n	8005048 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff2:	d021      	beq.n	8005038 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ff4:	f7fd fea4 	bl	8002d40 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	429a      	cmp	r2, r3
 8005002:	d302      	bcc.n	800500a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d116      	bne.n	8005038 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2220      	movs	r2, #32
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005024:	f043 0220 	orr.w	r2, r3, #32
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e007      	b.n	8005048 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b04      	cmp	r3, #4
 8005044:	d1ca      	bne.n	8004fdc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005062:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005066:	d11b      	bne.n	80050a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005070:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508c:	f043 0204 	orr.w	r2, r3, #4
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e000      	b.n	80050a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bc80      	pop	{r7}
 80050aa:	4770      	bx	lr

080050ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e26c      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 8087 	beq.w	80051da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050cc:	4b92      	ldr	r3, [pc, #584]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f003 030c 	and.w	r3, r3, #12
 80050d4:	2b04      	cmp	r3, #4
 80050d6:	d00c      	beq.n	80050f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80050d8:	4b8f      	ldr	r3, [pc, #572]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f003 030c 	and.w	r3, r3, #12
 80050e0:	2b08      	cmp	r3, #8
 80050e2:	d112      	bne.n	800510a <HAL_RCC_OscConfig+0x5e>
 80050e4:	4b8c      	ldr	r3, [pc, #560]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f0:	d10b      	bne.n	800510a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050f2:	4b89      	ldr	r3, [pc, #548]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d06c      	beq.n	80051d8 <HAL_RCC_OscConfig+0x12c>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d168      	bne.n	80051d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e246      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005112:	d106      	bne.n	8005122 <HAL_RCC_OscConfig+0x76>
 8005114:	4b80      	ldr	r3, [pc, #512]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a7f      	ldr	r2, [pc, #508]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800511a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	e02e      	b.n	8005180 <HAL_RCC_OscConfig+0xd4>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10c      	bne.n	8005144 <HAL_RCC_OscConfig+0x98>
 800512a:	4b7b      	ldr	r3, [pc, #492]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a7a      	ldr	r2, [pc, #488]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005130:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	4b78      	ldr	r3, [pc, #480]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a77      	ldr	r2, [pc, #476]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800513c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005140:	6013      	str	r3, [r2, #0]
 8005142:	e01d      	b.n	8005180 <HAL_RCC_OscConfig+0xd4>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800514c:	d10c      	bne.n	8005168 <HAL_RCC_OscConfig+0xbc>
 800514e:	4b72      	ldr	r3, [pc, #456]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a71      	ldr	r2, [pc, #452]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	4b6f      	ldr	r3, [pc, #444]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a6e      	ldr	r2, [pc, #440]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	e00b      	b.n	8005180 <HAL_RCC_OscConfig+0xd4>
 8005168:	4b6b      	ldr	r3, [pc, #428]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a6a      	ldr	r2, [pc, #424]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800516e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005172:	6013      	str	r3, [r2, #0]
 8005174:	4b68      	ldr	r3, [pc, #416]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a67      	ldr	r2, [pc, #412]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800517a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800517e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d013      	beq.n	80051b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005188:	f7fd fdda 	bl	8002d40 <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800518e:	e008      	b.n	80051a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005190:	f7fd fdd6 	bl	8002d40 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b64      	cmp	r3, #100	; 0x64
 800519c:	d901      	bls.n	80051a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e1fa      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051a2:	4b5d      	ldr	r3, [pc, #372]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d0f0      	beq.n	8005190 <HAL_RCC_OscConfig+0xe4>
 80051ae:	e014      	b.n	80051da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b0:	f7fd fdc6 	bl	8002d40 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051b8:	f7fd fdc2 	bl	8002d40 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b64      	cmp	r3, #100	; 0x64
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e1e6      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ca:	4b53      	ldr	r3, [pc, #332]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f0      	bne.n	80051b8 <HAL_RCC_OscConfig+0x10c>
 80051d6:	e000      	b.n	80051da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d063      	beq.n	80052ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80051e6:	4b4c      	ldr	r3, [pc, #304]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f003 030c 	and.w	r3, r3, #12
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00b      	beq.n	800520a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80051f2:	4b49      	ldr	r3, [pc, #292]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f003 030c 	and.w	r3, r3, #12
 80051fa:	2b08      	cmp	r3, #8
 80051fc:	d11c      	bne.n	8005238 <HAL_RCC_OscConfig+0x18c>
 80051fe:	4b46      	ldr	r3, [pc, #280]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d116      	bne.n	8005238 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800520a:	4b43      	ldr	r3, [pc, #268]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b00      	cmp	r3, #0
 8005214:	d005      	beq.n	8005222 <HAL_RCC_OscConfig+0x176>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d001      	beq.n	8005222 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e1ba      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005222:	4b3d      	ldr	r3, [pc, #244]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	00db      	lsls	r3, r3, #3
 8005230:	4939      	ldr	r1, [pc, #228]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005232:	4313      	orrs	r3, r2
 8005234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005236:	e03a      	b.n	80052ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d020      	beq.n	8005282 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005240:	4b36      	ldr	r3, [pc, #216]	; (800531c <HAL_RCC_OscConfig+0x270>)
 8005242:	2201      	movs	r2, #1
 8005244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005246:	f7fd fd7b 	bl	8002d40 <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800524c:	e008      	b.n	8005260 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800524e:	f7fd fd77 	bl	8002d40 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b02      	cmp	r3, #2
 800525a:	d901      	bls.n	8005260 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e19b      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005260:	4b2d      	ldr	r3, [pc, #180]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d0f0      	beq.n	800524e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800526c:	4b2a      	ldr	r3, [pc, #168]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	00db      	lsls	r3, r3, #3
 800527a:	4927      	ldr	r1, [pc, #156]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 800527c:	4313      	orrs	r3, r2
 800527e:	600b      	str	r3, [r1, #0]
 8005280:	e015      	b.n	80052ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005282:	4b26      	ldr	r3, [pc, #152]	; (800531c <HAL_RCC_OscConfig+0x270>)
 8005284:	2200      	movs	r2, #0
 8005286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005288:	f7fd fd5a 	bl	8002d40 <HAL_GetTick>
 800528c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800528e:	e008      	b.n	80052a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005290:	f7fd fd56 	bl	8002d40 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b02      	cmp	r3, #2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e17a      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052a2:	4b1d      	ldr	r3, [pc, #116]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1f0      	bne.n	8005290 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0308 	and.w	r3, r3, #8
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d03a      	beq.n	8005330 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d019      	beq.n	80052f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052c2:	4b17      	ldr	r3, [pc, #92]	; (8005320 <HAL_RCC_OscConfig+0x274>)
 80052c4:	2201      	movs	r2, #1
 80052c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052c8:	f7fd fd3a 	bl	8002d40 <HAL_GetTick>
 80052cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ce:	e008      	b.n	80052e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052d0:	f7fd fd36 	bl	8002d40 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d901      	bls.n	80052e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e15a      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052e2:	4b0d      	ldr	r3, [pc, #52]	; (8005318 <HAL_RCC_OscConfig+0x26c>)
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d0f0      	beq.n	80052d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80052ee:	2001      	movs	r0, #1
 80052f0:	f000 fac4 	bl	800587c <RCC_Delay>
 80052f4:	e01c      	b.n	8005330 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052f6:	4b0a      	ldr	r3, [pc, #40]	; (8005320 <HAL_RCC_OscConfig+0x274>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052fc:	f7fd fd20 	bl	8002d40 <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005302:	e00f      	b.n	8005324 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005304:	f7fd fd1c 	bl	8002d40 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b02      	cmp	r3, #2
 8005310:	d908      	bls.n	8005324 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e140      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
 8005316:	bf00      	nop
 8005318:	40021000 	.word	0x40021000
 800531c:	42420000 	.word	0x42420000
 8005320:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005324:	4b9e      	ldr	r3, [pc, #632]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e9      	bne.n	8005304 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 80a6 	beq.w	800548a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800533e:	2300      	movs	r3, #0
 8005340:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005342:	4b97      	ldr	r3, [pc, #604]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10d      	bne.n	800536a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800534e:	4b94      	ldr	r3, [pc, #592]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005350:	69db      	ldr	r3, [r3, #28]
 8005352:	4a93      	ldr	r2, [pc, #588]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005358:	61d3      	str	r3, [r2, #28]
 800535a:	4b91      	ldr	r3, [pc, #580]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 800535c:	69db      	ldr	r3, [r3, #28]
 800535e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005362:	60bb      	str	r3, [r7, #8]
 8005364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005366:	2301      	movs	r3, #1
 8005368:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800536a:	4b8e      	ldr	r3, [pc, #568]	; (80055a4 <HAL_RCC_OscConfig+0x4f8>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005372:	2b00      	cmp	r3, #0
 8005374:	d118      	bne.n	80053a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005376:	4b8b      	ldr	r3, [pc, #556]	; (80055a4 <HAL_RCC_OscConfig+0x4f8>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a8a      	ldr	r2, [pc, #552]	; (80055a4 <HAL_RCC_OscConfig+0x4f8>)
 800537c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005382:	f7fd fcdd 	bl	8002d40 <HAL_GetTick>
 8005386:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800538a:	f7fd fcd9 	bl	8002d40 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b64      	cmp	r3, #100	; 0x64
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e0fd      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800539c:	4b81      	ldr	r3, [pc, #516]	; (80055a4 <HAL_RCC_OscConfig+0x4f8>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0f0      	beq.n	800538a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d106      	bne.n	80053be <HAL_RCC_OscConfig+0x312>
 80053b0:	4b7b      	ldr	r3, [pc, #492]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	4a7a      	ldr	r2, [pc, #488]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053b6:	f043 0301 	orr.w	r3, r3, #1
 80053ba:	6213      	str	r3, [r2, #32]
 80053bc:	e02d      	b.n	800541a <HAL_RCC_OscConfig+0x36e>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10c      	bne.n	80053e0 <HAL_RCC_OscConfig+0x334>
 80053c6:	4b76      	ldr	r3, [pc, #472]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	4a75      	ldr	r2, [pc, #468]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053cc:	f023 0301 	bic.w	r3, r3, #1
 80053d0:	6213      	str	r3, [r2, #32]
 80053d2:	4b73      	ldr	r3, [pc, #460]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	4a72      	ldr	r2, [pc, #456]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053d8:	f023 0304 	bic.w	r3, r3, #4
 80053dc:	6213      	str	r3, [r2, #32]
 80053de:	e01c      	b.n	800541a <HAL_RCC_OscConfig+0x36e>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	2b05      	cmp	r3, #5
 80053e6:	d10c      	bne.n	8005402 <HAL_RCC_OscConfig+0x356>
 80053e8:	4b6d      	ldr	r3, [pc, #436]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	4a6c      	ldr	r2, [pc, #432]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053ee:	f043 0304 	orr.w	r3, r3, #4
 80053f2:	6213      	str	r3, [r2, #32]
 80053f4:	4b6a      	ldr	r3, [pc, #424]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	4a69      	ldr	r2, [pc, #420]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80053fa:	f043 0301 	orr.w	r3, r3, #1
 80053fe:	6213      	str	r3, [r2, #32]
 8005400:	e00b      	b.n	800541a <HAL_RCC_OscConfig+0x36e>
 8005402:	4b67      	ldr	r3, [pc, #412]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	4a66      	ldr	r2, [pc, #408]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005408:	f023 0301 	bic.w	r3, r3, #1
 800540c:	6213      	str	r3, [r2, #32]
 800540e:	4b64      	ldr	r3, [pc, #400]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	4a63      	ldr	r2, [pc, #396]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005414:	f023 0304 	bic.w	r3, r3, #4
 8005418:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d015      	beq.n	800544e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005422:	f7fd fc8d 	bl	8002d40 <HAL_GetTick>
 8005426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005428:	e00a      	b.n	8005440 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800542a:	f7fd fc89 	bl	8002d40 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	f241 3288 	movw	r2, #5000	; 0x1388
 8005438:	4293      	cmp	r3, r2
 800543a:	d901      	bls.n	8005440 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e0ab      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005440:	4b57      	ldr	r3, [pc, #348]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	f003 0302 	and.w	r3, r3, #2
 8005448:	2b00      	cmp	r3, #0
 800544a:	d0ee      	beq.n	800542a <HAL_RCC_OscConfig+0x37e>
 800544c:	e014      	b.n	8005478 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800544e:	f7fd fc77 	bl	8002d40 <HAL_GetTick>
 8005452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005454:	e00a      	b.n	800546c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005456:	f7fd fc73 	bl	8002d40 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	f241 3288 	movw	r2, #5000	; 0x1388
 8005464:	4293      	cmp	r3, r2
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e095      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800546c:	4b4c      	ldr	r3, [pc, #304]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1ee      	bne.n	8005456 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005478:	7dfb      	ldrb	r3, [r7, #23]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d105      	bne.n	800548a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800547e:	4b48      	ldr	r3, [pc, #288]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	4a47      	ldr	r2, [pc, #284]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005488:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	2b00      	cmp	r3, #0
 8005490:	f000 8081 	beq.w	8005596 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005494:	4b42      	ldr	r3, [pc, #264]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f003 030c 	and.w	r3, r3, #12
 800549c:	2b08      	cmp	r3, #8
 800549e:	d061      	beq.n	8005564 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	69db      	ldr	r3, [r3, #28]
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d146      	bne.n	8005536 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a8:	4b3f      	ldr	r3, [pc, #252]	; (80055a8 <HAL_RCC_OscConfig+0x4fc>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ae:	f7fd fc47 	bl	8002d40 <HAL_GetTick>
 80054b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054b4:	e008      	b.n	80054c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b6:	f7fd fc43 	bl	8002d40 <HAL_GetTick>
 80054ba:	4602      	mov	r2, r0
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d901      	bls.n	80054c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e067      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054c8:	4b35      	ldr	r3, [pc, #212]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1f0      	bne.n	80054b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054dc:	d108      	bne.n	80054f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80054de:	4b30      	ldr	r3, [pc, #192]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	492d      	ldr	r1, [pc, #180]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054f0:	4b2b      	ldr	r3, [pc, #172]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a19      	ldr	r1, [r3, #32]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005500:	430b      	orrs	r3, r1
 8005502:	4927      	ldr	r1, [pc, #156]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005504:	4313      	orrs	r3, r2
 8005506:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005508:	4b27      	ldr	r3, [pc, #156]	; (80055a8 <HAL_RCC_OscConfig+0x4fc>)
 800550a:	2201      	movs	r2, #1
 800550c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550e:	f7fd fc17 	bl	8002d40 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005516:	f7fd fc13 	bl	8002d40 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e037      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005528:	4b1d      	ldr	r3, [pc, #116]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d0f0      	beq.n	8005516 <HAL_RCC_OscConfig+0x46a>
 8005534:	e02f      	b.n	8005596 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005536:	4b1c      	ldr	r3, [pc, #112]	; (80055a8 <HAL_RCC_OscConfig+0x4fc>)
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553c:	f7fd fc00 	bl	8002d40 <HAL_GetTick>
 8005540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005542:	e008      	b.n	8005556 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005544:	f7fd fbfc 	bl	8002d40 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	2b02      	cmp	r3, #2
 8005550:	d901      	bls.n	8005556 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e020      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005556:	4b12      	ldr	r3, [pc, #72]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1f0      	bne.n	8005544 <HAL_RCC_OscConfig+0x498>
 8005562:	e018      	b.n	8005596 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e013      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005570:	4b0b      	ldr	r3, [pc, #44]	; (80055a0 <HAL_RCC_OscConfig+0x4f4>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a1b      	ldr	r3, [r3, #32]
 8005580:	429a      	cmp	r2, r3
 8005582:	d106      	bne.n	8005592 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d001      	beq.n	8005596 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e000      	b.n	8005598 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3718      	adds	r7, #24
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40007000 	.word	0x40007000
 80055a8:	42420060 	.word	0x42420060

080055ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e0d0      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055c0:	4b6a      	ldr	r3, [pc, #424]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0307 	and.w	r3, r3, #7
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d910      	bls.n	80055f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ce:	4b67      	ldr	r3, [pc, #412]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f023 0207 	bic.w	r2, r3, #7
 80055d6:	4965      	ldr	r1, [pc, #404]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	4313      	orrs	r3, r2
 80055dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055de:	4b63      	ldr	r3, [pc, #396]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d001      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e0b8      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d020      	beq.n	800563e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005608:	4b59      	ldr	r3, [pc, #356]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	4a58      	ldr	r2, [pc, #352]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800560e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005612:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0308 	and.w	r3, r3, #8
 800561c:	2b00      	cmp	r3, #0
 800561e:	d005      	beq.n	800562c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005620:	4b53      	ldr	r3, [pc, #332]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	4a52      	ldr	r2, [pc, #328]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005626:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800562a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800562c:	4b50      	ldr	r3, [pc, #320]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	494d      	ldr	r1, [pc, #308]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800563a:	4313      	orrs	r3, r2
 800563c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d040      	beq.n	80056cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d107      	bne.n	8005662 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005652:	4b47      	ldr	r3, [pc, #284]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d115      	bne.n	800568a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e07f      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	2b02      	cmp	r3, #2
 8005668:	d107      	bne.n	800567a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800566a:	4b41      	ldr	r3, [pc, #260]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d109      	bne.n	800568a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e073      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800567a:	4b3d      	ldr	r3, [pc, #244]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e06b      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800568a:	4b39      	ldr	r3, [pc, #228]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f023 0203 	bic.w	r2, r3, #3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	4936      	ldr	r1, [pc, #216]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005698:	4313      	orrs	r3, r2
 800569a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800569c:	f7fd fb50 	bl	8002d40 <HAL_GetTick>
 80056a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056a2:	e00a      	b.n	80056ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056a4:	f7fd fb4c 	bl	8002d40 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e053      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ba:	4b2d      	ldr	r3, [pc, #180]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f003 020c 	and.w	r2, r3, #12
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d1eb      	bne.n	80056a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056cc:	4b27      	ldr	r3, [pc, #156]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0307 	and.w	r3, r3, #7
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d210      	bcs.n	80056fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056da:	4b24      	ldr	r3, [pc, #144]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f023 0207 	bic.w	r2, r3, #7
 80056e2:	4922      	ldr	r1, [pc, #136]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ea:	4b20      	ldr	r3, [pc, #128]	; (800576c <HAL_RCC_ClockConfig+0x1c0>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d001      	beq.n	80056fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e032      	b.n	8005762 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005708:	4b19      	ldr	r3, [pc, #100]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	4916      	ldr	r1, [pc, #88]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005716:	4313      	orrs	r3, r2
 8005718:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b00      	cmp	r3, #0
 8005724:	d009      	beq.n	800573a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005726:	4b12      	ldr	r3, [pc, #72]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	490e      	ldr	r1, [pc, #56]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005736:	4313      	orrs	r3, r2
 8005738:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800573a:	f000 f821 	bl	8005780 <HAL_RCC_GetSysClockFreq>
 800573e:	4602      	mov	r2, r0
 8005740:	4b0b      	ldr	r3, [pc, #44]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	091b      	lsrs	r3, r3, #4
 8005746:	f003 030f 	and.w	r3, r3, #15
 800574a:	490a      	ldr	r1, [pc, #40]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800574c:	5ccb      	ldrb	r3, [r1, r3]
 800574e:	fa22 f303 	lsr.w	r3, r2, r3
 8005752:	4a09      	ldr	r2, [pc, #36]	; (8005778 <HAL_RCC_ClockConfig+0x1cc>)
 8005754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005756:	4b09      	ldr	r3, [pc, #36]	; (800577c <HAL_RCC_ClockConfig+0x1d0>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4618      	mov	r0, r3
 800575c:	f7fd faae 	bl	8002cbc <HAL_InitTick>

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40022000 	.word	0x40022000
 8005770:	40021000 	.word	0x40021000
 8005774:	080073fc 	.word	0x080073fc
 8005778:	20000010 	.word	0x20000010
 800577c:	20000014 	.word	0x20000014

08005780 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005780:	b490      	push	{r4, r7}
 8005782:	b08a      	sub	sp, #40	; 0x28
 8005784:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005786:	4b2a      	ldr	r3, [pc, #168]	; (8005830 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005788:	1d3c      	adds	r4, r7, #4
 800578a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800578c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005790:	f240 2301 	movw	r3, #513	; 0x201
 8005794:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005796:	2300      	movs	r3, #0
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	2300      	movs	r3, #0
 800579c:	61bb      	str	r3, [r7, #24]
 800579e:	2300      	movs	r3, #0
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80057aa:	4b22      	ldr	r3, [pc, #136]	; (8005834 <HAL_RCC_GetSysClockFreq+0xb4>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f003 030c 	and.w	r3, r3, #12
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d002      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x40>
 80057ba:	2b08      	cmp	r3, #8
 80057bc:	d003      	beq.n	80057c6 <HAL_RCC_GetSysClockFreq+0x46>
 80057be:	e02d      	b.n	800581c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057c0:	4b1d      	ldr	r3, [pc, #116]	; (8005838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057c2:	623b      	str	r3, [r7, #32]
      break;
 80057c4:	e02d      	b.n	8005822 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	0c9b      	lsrs	r3, r3, #18
 80057ca:	f003 030f 	and.w	r3, r3, #15
 80057ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80057d2:	4413      	add	r3, r2
 80057d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80057d8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d013      	beq.n	800580c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80057e4:	4b13      	ldr	r3, [pc, #76]	; (8005834 <HAL_RCC_GetSysClockFreq+0xb4>)
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	0c5b      	lsrs	r3, r3, #17
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80057f2:	4413      	add	r3, r2
 80057f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80057f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	4a0e      	ldr	r2, [pc, #56]	; (8005838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057fe:	fb02 f203 	mul.w	r2, r2, r3
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	fbb2 f3f3 	udiv	r3, r2, r3
 8005808:	627b      	str	r3, [r7, #36]	; 0x24
 800580a:	e004      	b.n	8005816 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	4a0b      	ldr	r2, [pc, #44]	; (800583c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005810:	fb02 f303 	mul.w	r3, r2, r3
 8005814:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	623b      	str	r3, [r7, #32]
      break;
 800581a:	e002      	b.n	8005822 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800581c:	4b06      	ldr	r3, [pc, #24]	; (8005838 <HAL_RCC_GetSysClockFreq+0xb8>)
 800581e:	623b      	str	r3, [r7, #32]
      break;
 8005820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005822:	6a3b      	ldr	r3, [r7, #32]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3728      	adds	r7, #40	; 0x28
 8005828:	46bd      	mov	sp, r7
 800582a:	bc90      	pop	{r4, r7}
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	08006690 	.word	0x08006690
 8005834:	40021000 	.word	0x40021000
 8005838:	007a1200 	.word	0x007a1200
 800583c:	003d0900 	.word	0x003d0900

08005840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005844:	4b02      	ldr	r3, [pc, #8]	; (8005850 <HAL_RCC_GetHCLKFreq+0x10>)
 8005846:	681b      	ldr	r3, [r3, #0]
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	bc80      	pop	{r7}
 800584e:	4770      	bx	lr
 8005850:	20000010 	.word	0x20000010

08005854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005858:	f7ff fff2 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 800585c:	4602      	mov	r2, r0
 800585e:	4b05      	ldr	r3, [pc, #20]	; (8005874 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	0a1b      	lsrs	r3, r3, #8
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	4903      	ldr	r1, [pc, #12]	; (8005878 <HAL_RCC_GetPCLK1Freq+0x24>)
 800586a:	5ccb      	ldrb	r3, [r1, r3]
 800586c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005870:	4618      	mov	r0, r3
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40021000 	.word	0x40021000
 8005878:	0800740c 	.word	0x0800740c

0800587c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005884:	4b0a      	ldr	r3, [pc, #40]	; (80058b0 <RCC_Delay+0x34>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a0a      	ldr	r2, [pc, #40]	; (80058b4 <RCC_Delay+0x38>)
 800588a:	fba2 2303 	umull	r2, r3, r2, r3
 800588e:	0a5b      	lsrs	r3, r3, #9
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	fb02 f303 	mul.w	r3, r2, r3
 8005896:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005898:	bf00      	nop
  }
  while (Delay --);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	1e5a      	subs	r2, r3, #1
 800589e:	60fa      	str	r2, [r7, #12]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1f9      	bne.n	8005898 <RCC_Delay+0x1c>
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bc80      	pop	{r7}
 80058ae:	4770      	bx	lr
 80058b0:	20000010 	.word	0x20000010
 80058b4:	10624dd3 	.word	0x10624dd3

080058b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	613b      	str	r3, [r7, #16]
 80058c4:	2300      	movs	r3, #0
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d07d      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80058d4:	2300      	movs	r3, #0
 80058d6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058d8:	4b4f      	ldr	r3, [pc, #316]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10d      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058e4:	4b4c      	ldr	r3, [pc, #304]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	4a4b      	ldr	r2, [pc, #300]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ee:	61d3      	str	r3, [r2, #28]
 80058f0:	4b49      	ldr	r3, [pc, #292]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f8:	60bb      	str	r3, [r7, #8]
 80058fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058fc:	2301      	movs	r3, #1
 80058fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005900:	4b46      	ldr	r3, [pc, #280]	; (8005a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d118      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800590c:	4b43      	ldr	r3, [pc, #268]	; (8005a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a42      	ldr	r2, [pc, #264]	; (8005a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005916:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005918:	f7fd fa12 	bl	8002d40 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800591e:	e008      	b.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005920:	f7fd fa0e 	bl	8002d40 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b64      	cmp	r3, #100	; 0x64
 800592c:	d901      	bls.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e06d      	b.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005932:	4b3a      	ldr	r3, [pc, #232]	; (8005a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800593a:	2b00      	cmp	r3, #0
 800593c:	d0f0      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800593e:	4b36      	ldr	r3, [pc, #216]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005946:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d02e      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	429a      	cmp	r2, r3
 800595a:	d027      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800595c:	4b2e      	ldr	r3, [pc, #184]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005964:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005966:	4b2e      	ldr	r3, [pc, #184]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005968:	2201      	movs	r2, #1
 800596a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800596c:	4b2c      	ldr	r3, [pc, #176]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800596e:	2200      	movs	r2, #0
 8005970:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005972:	4a29      	ldr	r2, [pc, #164]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b00      	cmp	r3, #0
 8005980:	d014      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005982:	f7fd f9dd 	bl	8002d40 <HAL_GetTick>
 8005986:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005988:	e00a      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800598a:	f7fd f9d9 	bl	8002d40 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	f241 3288 	movw	r2, #5000	; 0x1388
 8005998:	4293      	cmp	r3, r2
 800599a:	d901      	bls.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e036      	b.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059a0:	4b1d      	ldr	r3, [pc, #116]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0ee      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059ac:	4b1a      	ldr	r3, [pc, #104]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	4917      	ldr	r1, [pc, #92]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80059be:	7dfb      	ldrb	r3, [r7, #23]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d105      	bne.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c4:	4b14      	ldr	r3, [pc, #80]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059c6:	69db      	ldr	r3, [r3, #28]
 80059c8:	4a13      	ldr	r2, [pc, #76]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d008      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059dc:	4b0e      	ldr	r3, [pc, #56]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	490b      	ldr	r1, [pc, #44]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0310 	and.w	r3, r3, #16
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d008      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059fa:	4b07      	ldr	r3, [pc, #28]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	4904      	ldr	r1, [pc, #16]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	40007000 	.word	0x40007000
 8005a20:	42420440 	.word	0x42420440

08005a24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e041      	b.n	8005aba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d106      	bne.n	8005a50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f7fd f85c 	bl	8002b08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	3304      	adds	r3, #4
 8005a60:	4619      	mov	r1, r3
 8005a62:	4610      	mov	r0, r2
 8005a64:	f000 f8ec 	bl	8005c40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
	...

08005ac4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d101      	bne.n	8005ade <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005ada:	2302      	movs	r3, #2
 8005adc:	e0ac      	b.n	8005c38 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b0c      	cmp	r3, #12
 8005aea:	f200 809f 	bhi.w	8005c2c <HAL_TIM_PWM_ConfigChannel+0x168>
 8005aee:	a201      	add	r2, pc, #4	; (adr r2, 8005af4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af4:	08005b29 	.word	0x08005b29
 8005af8:	08005c2d 	.word	0x08005c2d
 8005afc:	08005c2d 	.word	0x08005c2d
 8005b00:	08005c2d 	.word	0x08005c2d
 8005b04:	08005b69 	.word	0x08005b69
 8005b08:	08005c2d 	.word	0x08005c2d
 8005b0c:	08005c2d 	.word	0x08005c2d
 8005b10:	08005c2d 	.word	0x08005c2d
 8005b14:	08005bab 	.word	0x08005bab
 8005b18:	08005c2d 	.word	0x08005c2d
 8005b1c:	08005c2d 	.word	0x08005c2d
 8005b20:	08005c2d 	.word	0x08005c2d
 8005b24:	08005beb 	.word	0x08005beb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68b9      	ldr	r1, [r7, #8]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f000 f8e8 	bl	8005d04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	699a      	ldr	r2, [r3, #24]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f042 0208 	orr.w	r2, r2, #8
 8005b42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	699a      	ldr	r2, [r3, #24]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0204 	bic.w	r2, r2, #4
 8005b52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6999      	ldr	r1, [r3, #24]
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	691a      	ldr	r2, [r3, #16]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	619a      	str	r2, [r3, #24]
      break;
 8005b66:	e062      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68b9      	ldr	r1, [r7, #8]
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 f92e 	bl	8005dd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699a      	ldr	r2, [r3, #24]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699a      	ldr	r2, [r3, #24]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6999      	ldr	r1, [r3, #24]
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	021a      	lsls	r2, r3, #8
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	619a      	str	r2, [r3, #24]
      break;
 8005ba8:	e041      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68b9      	ldr	r1, [r7, #8]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 f977 	bl	8005ea4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	69da      	ldr	r2, [r3, #28]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f042 0208 	orr.w	r2, r2, #8
 8005bc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69da      	ldr	r2, [r3, #28]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0204 	bic.w	r2, r2, #4
 8005bd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69d9      	ldr	r1, [r3, #28]
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	691a      	ldr	r2, [r3, #16]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	61da      	str	r2, [r3, #28]
      break;
 8005be8:	e021      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68b9      	ldr	r1, [r7, #8]
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 f9c1 	bl	8005f78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69da      	ldr	r2, [r3, #28]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	69da      	ldr	r2, [r3, #28]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	69d9      	ldr	r1, [r3, #28]
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	021a      	lsls	r2, r3, #8
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	61da      	str	r2, [r3, #28]
      break;
 8005c2a:	e000      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005c2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b085      	sub	sp, #20
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a29      	ldr	r2, [pc, #164]	; (8005cf8 <TIM_Base_SetConfig+0xb8>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d00b      	beq.n	8005c70 <TIM_Base_SetConfig+0x30>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5e:	d007      	beq.n	8005c70 <TIM_Base_SetConfig+0x30>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a26      	ldr	r2, [pc, #152]	; (8005cfc <TIM_Base_SetConfig+0xbc>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d003      	beq.n	8005c70 <TIM_Base_SetConfig+0x30>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a25      	ldr	r2, [pc, #148]	; (8005d00 <TIM_Base_SetConfig+0xc0>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d108      	bne.n	8005c82 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a1c      	ldr	r2, [pc, #112]	; (8005cf8 <TIM_Base_SetConfig+0xb8>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00b      	beq.n	8005ca2 <TIM_Base_SetConfig+0x62>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c90:	d007      	beq.n	8005ca2 <TIM_Base_SetConfig+0x62>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a19      	ldr	r2, [pc, #100]	; (8005cfc <TIM_Base_SetConfig+0xbc>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d003      	beq.n	8005ca2 <TIM_Base_SetConfig+0x62>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a18      	ldr	r2, [pc, #96]	; (8005d00 <TIM_Base_SetConfig+0xc0>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d108      	bne.n	8005cb4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	689a      	ldr	r2, [r3, #8]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a07      	ldr	r2, [pc, #28]	; (8005cf8 <TIM_Base_SetConfig+0xb8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d103      	bne.n	8005ce8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	691a      	ldr	r2, [r3, #16]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	615a      	str	r2, [r3, #20]
}
 8005cee:	bf00      	nop
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bc80      	pop	{r7}
 8005cf6:	4770      	bx	lr
 8005cf8:	40012c00 	.word	0x40012c00
 8005cfc:	40000400 	.word	0x40000400
 8005d00:	40000800 	.word	0x40000800

08005d04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b087      	sub	sp, #28
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	f023 0201 	bic.w	r2, r3, #1
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f023 0303 	bic.w	r3, r3, #3
 8005d3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f023 0302 	bic.w	r3, r3, #2
 8005d4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a1c      	ldr	r2, [pc, #112]	; (8005dcc <TIM_OC1_SetConfig+0xc8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d10c      	bne.n	8005d7a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f023 0308 	bic.w	r3, r3, #8
 8005d66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	f023 0304 	bic.w	r3, r3, #4
 8005d78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a13      	ldr	r2, [pc, #76]	; (8005dcc <TIM_OC1_SetConfig+0xc8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d111      	bne.n	8005da6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	621a      	str	r2, [r3, #32]
}
 8005dc0:	bf00      	nop
 8005dc2:	371c      	adds	r7, #28
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bc80      	pop	{r7}
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	40012c00 	.word	0x40012c00

08005dd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	f023 0210 	bic.w	r2, r3, #16
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	021b      	lsls	r3, r3, #8
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f023 0320 	bic.w	r3, r3, #32
 8005e1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a1d      	ldr	r2, [pc, #116]	; (8005ea0 <TIM_OC2_SetConfig+0xd0>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d10d      	bne.n	8005e4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a14      	ldr	r2, [pc, #80]	; (8005ea0 <TIM_OC2_SetConfig+0xd0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d113      	bne.n	8005e7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	621a      	str	r2, [r3, #32]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bc80      	pop	{r7}
 8005e9e:	4770      	bx	lr
 8005ea0:	40012c00 	.word	0x40012c00

08005ea4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0303 	bic.w	r3, r3, #3
 8005eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	021b      	lsls	r3, r3, #8
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a1d      	ldr	r2, [pc, #116]	; (8005f74 <TIM_OC3_SetConfig+0xd0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d10d      	bne.n	8005f1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	021b      	lsls	r3, r3, #8
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a14      	ldr	r2, [pc, #80]	; (8005f74 <TIM_OC3_SetConfig+0xd0>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d113      	bne.n	8005f4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	011b      	lsls	r3, r3, #4
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	011b      	lsls	r3, r3, #4
 8005f48:	693a      	ldr	r2, [r7, #16]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685a      	ldr	r2, [r3, #4]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	621a      	str	r2, [r3, #32]
}
 8005f68:	bf00      	nop
 8005f6a:	371c      	adds	r7, #28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	40012c00 	.word	0x40012c00

08005f78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	021b      	lsls	r3, r3, #8
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	031b      	lsls	r3, r3, #12
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a0f      	ldr	r2, [pc, #60]	; (8006010 <TIM_OC4_SetConfig+0x98>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d109      	bne.n	8005fec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	695b      	ldr	r3, [r3, #20]
 8005fe4:	019b      	lsls	r3, r3, #6
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr
 8006010:	40012c00 	.word	0x40012c00

08006014 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006024:	2b01      	cmp	r3, #1
 8006026:	d101      	bne.n	800602c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006028:	2302      	movs	r3, #2
 800602a:	e046      	b.n	80060ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a16      	ldr	r2, [pc, #88]	; (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d00e      	beq.n	800608e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006078:	d009      	beq.n	800608e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a12      	ldr	r2, [pc, #72]	; (80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d004      	beq.n	800608e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a10      	ldr	r2, [pc, #64]	; (80060cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d10c      	bne.n	80060a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006094:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	68ba      	ldr	r2, [r7, #8]
 800609c:	4313      	orrs	r3, r2
 800609e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	bc80      	pop	{r7}
 80060c2:	4770      	bx	lr
 80060c4:	40012c00 	.word	0x40012c00
 80060c8:	40000400 	.word	0x40000400
 80060cc:	40000800 	.word	0x40000800

080060d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d101      	bne.n	80060ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80060e8:	2302      	movs	r3, #2
 80060ea:	e03d      	b.n	8006168 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	4313      	orrs	r3, r2
 800610e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	4313      	orrs	r3, r2
 8006154:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	bc80      	pop	{r7}
 8006170:	4770      	bx	lr
	...

08006174 <__errno>:
 8006174:	4b01      	ldr	r3, [pc, #4]	; (800617c <__errno+0x8>)
 8006176:	6818      	ldr	r0, [r3, #0]
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	2000001c 	.word	0x2000001c

08006180 <__libc_init_array>:
 8006180:	b570      	push	{r4, r5, r6, lr}
 8006182:	2600      	movs	r6, #0
 8006184:	4d0c      	ldr	r5, [pc, #48]	; (80061b8 <__libc_init_array+0x38>)
 8006186:	4c0d      	ldr	r4, [pc, #52]	; (80061bc <__libc_init_array+0x3c>)
 8006188:	1b64      	subs	r4, r4, r5
 800618a:	10a4      	asrs	r4, r4, #2
 800618c:	42a6      	cmp	r6, r4
 800618e:	d109      	bne.n	80061a4 <__libc_init_array+0x24>
 8006190:	f000 fa72 	bl	8006678 <_init>
 8006194:	2600      	movs	r6, #0
 8006196:	4d0a      	ldr	r5, [pc, #40]	; (80061c0 <__libc_init_array+0x40>)
 8006198:	4c0a      	ldr	r4, [pc, #40]	; (80061c4 <__libc_init_array+0x44>)
 800619a:	1b64      	subs	r4, r4, r5
 800619c:	10a4      	asrs	r4, r4, #2
 800619e:	42a6      	cmp	r6, r4
 80061a0:	d105      	bne.n	80061ae <__libc_init_array+0x2e>
 80061a2:	bd70      	pop	{r4, r5, r6, pc}
 80061a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061a8:	4798      	blx	r3
 80061aa:	3601      	adds	r6, #1
 80061ac:	e7ee      	b.n	800618c <__libc_init_array+0xc>
 80061ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b2:	4798      	blx	r3
 80061b4:	3601      	adds	r6, #1
 80061b6:	e7f2      	b.n	800619e <__libc_init_array+0x1e>
 80061b8:	0800743c 	.word	0x0800743c
 80061bc:	0800743c 	.word	0x0800743c
 80061c0:	0800743c 	.word	0x0800743c
 80061c4:	08007440 	.word	0x08007440

080061c8 <__itoa>:
 80061c8:	1e93      	subs	r3, r2, #2
 80061ca:	2b22      	cmp	r3, #34	; 0x22
 80061cc:	b510      	push	{r4, lr}
 80061ce:	460c      	mov	r4, r1
 80061d0:	d904      	bls.n	80061dc <__itoa+0x14>
 80061d2:	2300      	movs	r3, #0
 80061d4:	461c      	mov	r4, r3
 80061d6:	700b      	strb	r3, [r1, #0]
 80061d8:	4620      	mov	r0, r4
 80061da:	bd10      	pop	{r4, pc}
 80061dc:	2a0a      	cmp	r2, #10
 80061de:	d109      	bne.n	80061f4 <__itoa+0x2c>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	da07      	bge.n	80061f4 <__itoa+0x2c>
 80061e4:	232d      	movs	r3, #45	; 0x2d
 80061e6:	700b      	strb	r3, [r1, #0]
 80061e8:	2101      	movs	r1, #1
 80061ea:	4240      	negs	r0, r0
 80061ec:	4421      	add	r1, r4
 80061ee:	f000 f80d 	bl	800620c <__utoa>
 80061f2:	e7f1      	b.n	80061d8 <__itoa+0x10>
 80061f4:	2100      	movs	r1, #0
 80061f6:	e7f9      	b.n	80061ec <__itoa+0x24>

080061f8 <itoa>:
 80061f8:	f7ff bfe6 	b.w	80061c8 <__itoa>

080061fc <memset>:
 80061fc:	4603      	mov	r3, r0
 80061fe:	4402      	add	r2, r0
 8006200:	4293      	cmp	r3, r2
 8006202:	d100      	bne.n	8006206 <memset+0xa>
 8006204:	4770      	bx	lr
 8006206:	f803 1b01 	strb.w	r1, [r3], #1
 800620a:	e7f9      	b.n	8006200 <memset+0x4>

0800620c <__utoa>:
 800620c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800620e:	b08b      	sub	sp, #44	; 0x2c
 8006210:	4605      	mov	r5, r0
 8006212:	460b      	mov	r3, r1
 8006214:	466e      	mov	r6, sp
 8006216:	4c1d      	ldr	r4, [pc, #116]	; (800628c <__utoa+0x80>)
 8006218:	f104 0c20 	add.w	ip, r4, #32
 800621c:	4637      	mov	r7, r6
 800621e:	6820      	ldr	r0, [r4, #0]
 8006220:	6861      	ldr	r1, [r4, #4]
 8006222:	3408      	adds	r4, #8
 8006224:	c703      	stmia	r7!, {r0, r1}
 8006226:	4564      	cmp	r4, ip
 8006228:	463e      	mov	r6, r7
 800622a:	d1f7      	bne.n	800621c <__utoa+0x10>
 800622c:	7921      	ldrb	r1, [r4, #4]
 800622e:	6820      	ldr	r0, [r4, #0]
 8006230:	7139      	strb	r1, [r7, #4]
 8006232:	1e91      	subs	r1, r2, #2
 8006234:	2922      	cmp	r1, #34	; 0x22
 8006236:	6038      	str	r0, [r7, #0]
 8006238:	f04f 0100 	mov.w	r1, #0
 800623c:	d904      	bls.n	8006248 <__utoa+0x3c>
 800623e:	7019      	strb	r1, [r3, #0]
 8006240:	460b      	mov	r3, r1
 8006242:	4618      	mov	r0, r3
 8006244:	b00b      	add	sp, #44	; 0x2c
 8006246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006248:	1e58      	subs	r0, r3, #1
 800624a:	4684      	mov	ip, r0
 800624c:	fbb5 f7f2 	udiv	r7, r5, r2
 8006250:	fb02 5617 	mls	r6, r2, r7, r5
 8006254:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006258:	4476      	add	r6, lr
 800625a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800625e:	460c      	mov	r4, r1
 8006260:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006264:	462e      	mov	r6, r5
 8006266:	42b2      	cmp	r2, r6
 8006268:	463d      	mov	r5, r7
 800626a:	f101 0101 	add.w	r1, r1, #1
 800626e:	d9ed      	bls.n	800624c <__utoa+0x40>
 8006270:	2200      	movs	r2, #0
 8006272:	545a      	strb	r2, [r3, r1]
 8006274:	1919      	adds	r1, r3, r4
 8006276:	1aa5      	subs	r5, r4, r2
 8006278:	42aa      	cmp	r2, r5
 800627a:	dae2      	bge.n	8006242 <__utoa+0x36>
 800627c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006280:	780e      	ldrb	r6, [r1, #0]
 8006282:	3201      	adds	r2, #1
 8006284:	7006      	strb	r6, [r0, #0]
 8006286:	f801 5901 	strb.w	r5, [r1], #-1
 800628a:	e7f4      	b.n	8006276 <__utoa+0x6a>
 800628c:	08007414 	.word	0x08007414

08006290 <log>:
 8006290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006292:	4604      	mov	r4, r0
 8006294:	460d      	mov	r5, r1
 8006296:	f000 f837 	bl	8006308 <__ieee754_log>
 800629a:	4b17      	ldr	r3, [pc, #92]	; (80062f8 <log+0x68>)
 800629c:	4606      	mov	r6, r0
 800629e:	f993 3000 	ldrsb.w	r3, [r3]
 80062a2:	460f      	mov	r7, r1
 80062a4:	3301      	adds	r3, #1
 80062a6:	d01a      	beq.n	80062de <log+0x4e>
 80062a8:	4622      	mov	r2, r4
 80062aa:	462b      	mov	r3, r5
 80062ac:	4620      	mov	r0, r4
 80062ae:	4629      	mov	r1, r5
 80062b0:	f7fa fba4 	bl	80009fc <__aeabi_dcmpun>
 80062b4:	b998      	cbnz	r0, 80062de <log+0x4e>
 80062b6:	2200      	movs	r2, #0
 80062b8:	2300      	movs	r3, #0
 80062ba:	4620      	mov	r0, r4
 80062bc:	4629      	mov	r1, r5
 80062be:	f7fa fb93 	bl	80009e8 <__aeabi_dcmpgt>
 80062c2:	b960      	cbnz	r0, 80062de <log+0x4e>
 80062c4:	2200      	movs	r2, #0
 80062c6:	2300      	movs	r3, #0
 80062c8:	4620      	mov	r0, r4
 80062ca:	4629      	mov	r1, r5
 80062cc:	f7fa fb64 	bl	8000998 <__aeabi_dcmpeq>
 80062d0:	b140      	cbz	r0, 80062e4 <log+0x54>
 80062d2:	f7ff ff4f 	bl	8006174 <__errno>
 80062d6:	2322      	movs	r3, #34	; 0x22
 80062d8:	2600      	movs	r6, #0
 80062da:	4f08      	ldr	r7, [pc, #32]	; (80062fc <log+0x6c>)
 80062dc:	6003      	str	r3, [r0, #0]
 80062de:	4630      	mov	r0, r6
 80062e0:	4639      	mov	r1, r7
 80062e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062e4:	f7ff ff46 	bl	8006174 <__errno>
 80062e8:	2321      	movs	r3, #33	; 0x21
 80062ea:	6003      	str	r3, [r0, #0]
 80062ec:	4804      	ldr	r0, [pc, #16]	; (8006300 <log+0x70>)
 80062ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80062f2:	f000 b9bb 	b.w	800666c <nan>
 80062f6:	bf00      	nop
 80062f8:	20000080 	.word	0x20000080
 80062fc:	fff00000 	.word	0xfff00000
 8006300:	08007438 	.word	0x08007438
 8006304:	00000000 	.word	0x00000000

08006308 <__ieee754_log>:
 8006308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800630c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	460d      	mov	r5, r1
 8006316:	b087      	sub	sp, #28
 8006318:	da24      	bge.n	8006364 <__ieee754_log+0x5c>
 800631a:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800631e:	4304      	orrs	r4, r0
 8006320:	d108      	bne.n	8006334 <__ieee754_log+0x2c>
 8006322:	2200      	movs	r2, #0
 8006324:	2300      	movs	r3, #0
 8006326:	2000      	movs	r0, #0
 8006328:	49cb      	ldr	r1, [pc, #812]	; (8006658 <__ieee754_log+0x350>)
 800632a:	f7fa f9f7 	bl	800071c <__aeabi_ddiv>
 800632e:	b007      	add	sp, #28
 8006330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006334:	2900      	cmp	r1, #0
 8006336:	da04      	bge.n	8006342 <__ieee754_log+0x3a>
 8006338:	f7f9 ff0e 	bl	8000158 <__aeabi_dsub>
 800633c:	2200      	movs	r2, #0
 800633e:	2300      	movs	r3, #0
 8006340:	e7f3      	b.n	800632a <__ieee754_log+0x22>
 8006342:	2200      	movs	r2, #0
 8006344:	4bc5      	ldr	r3, [pc, #788]	; (800665c <__ieee754_log+0x354>)
 8006346:	f7fa f8bf 	bl	80004c8 <__aeabi_dmul>
 800634a:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	460d      	mov	r5, r1
 8006354:	49c2      	ldr	r1, [pc, #776]	; (8006660 <__ieee754_log+0x358>)
 8006356:	428d      	cmp	r5, r1
 8006358:	dd06      	ble.n	8006368 <__ieee754_log+0x60>
 800635a:	4610      	mov	r0, r2
 800635c:	4619      	mov	r1, r3
 800635e:	f7f9 fefd 	bl	800015c <__adddf3>
 8006362:	e7e4      	b.n	800632e <__ieee754_log+0x26>
 8006364:	2600      	movs	r6, #0
 8006366:	e7f5      	b.n	8006354 <__ieee754_log+0x4c>
 8006368:	152c      	asrs	r4, r5, #20
 800636a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800636e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8006372:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006376:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800637a:	4426      	add	r6, r4
 800637c:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 8006380:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8006384:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8006388:	ea41 0305 	orr.w	r3, r1, r5
 800638c:	4610      	mov	r0, r2
 800638e:	4619      	mov	r1, r3
 8006390:	2200      	movs	r2, #0
 8006392:	4bb4      	ldr	r3, [pc, #720]	; (8006664 <__ieee754_log+0x35c>)
 8006394:	f7f9 fee0 	bl	8000158 <__aeabi_dsub>
 8006398:	1cab      	adds	r3, r5, #2
 800639a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800639e:	2b02      	cmp	r3, #2
 80063a0:	4682      	mov	sl, r0
 80063a2:	468b      	mov	fp, r1
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 80063ac:	dc53      	bgt.n	8006456 <__ieee754_log+0x14e>
 80063ae:	2300      	movs	r3, #0
 80063b0:	f7fa faf2 	bl	8000998 <__aeabi_dcmpeq>
 80063b4:	b1d0      	cbz	r0, 80063ec <__ieee754_log+0xe4>
 80063b6:	2c00      	cmp	r4, #0
 80063b8:	f000 8122 	beq.w	8006600 <__ieee754_log+0x2f8>
 80063bc:	4620      	mov	r0, r4
 80063be:	f7fa f819 	bl	80003f4 <__aeabi_i2d>
 80063c2:	a391      	add	r3, pc, #580	; (adr r3, 8006608 <__ieee754_log+0x300>)
 80063c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c8:	4606      	mov	r6, r0
 80063ca:	460f      	mov	r7, r1
 80063cc:	f7fa f87c 	bl	80004c8 <__aeabi_dmul>
 80063d0:	a38f      	add	r3, pc, #572	; (adr r3, 8006610 <__ieee754_log+0x308>)
 80063d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d6:	4604      	mov	r4, r0
 80063d8:	460d      	mov	r5, r1
 80063da:	4630      	mov	r0, r6
 80063dc:	4639      	mov	r1, r7
 80063de:	f7fa f873 	bl	80004c8 <__aeabi_dmul>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	4620      	mov	r0, r4
 80063e8:	4629      	mov	r1, r5
 80063ea:	e7b8      	b.n	800635e <__ieee754_log+0x56>
 80063ec:	a38a      	add	r3, pc, #552	; (adr r3, 8006618 <__ieee754_log+0x310>)
 80063ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f2:	4650      	mov	r0, sl
 80063f4:	4659      	mov	r1, fp
 80063f6:	f7fa f867 	bl	80004c8 <__aeabi_dmul>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	2000      	movs	r0, #0
 8006400:	4999      	ldr	r1, [pc, #612]	; (8006668 <__ieee754_log+0x360>)
 8006402:	f7f9 fea9 	bl	8000158 <__aeabi_dsub>
 8006406:	4652      	mov	r2, sl
 8006408:	4606      	mov	r6, r0
 800640a:	460f      	mov	r7, r1
 800640c:	465b      	mov	r3, fp
 800640e:	4650      	mov	r0, sl
 8006410:	4659      	mov	r1, fp
 8006412:	f7fa f859 	bl	80004c8 <__aeabi_dmul>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	4630      	mov	r0, r6
 800641c:	4639      	mov	r1, r7
 800641e:	f7fa f853 	bl	80004c8 <__aeabi_dmul>
 8006422:	4606      	mov	r6, r0
 8006424:	460f      	mov	r7, r1
 8006426:	b914      	cbnz	r4, 800642e <__ieee754_log+0x126>
 8006428:	4632      	mov	r2, r6
 800642a:	463b      	mov	r3, r7
 800642c:	e0a2      	b.n	8006574 <__ieee754_log+0x26c>
 800642e:	4620      	mov	r0, r4
 8006430:	f7f9 ffe0 	bl	80003f4 <__aeabi_i2d>
 8006434:	a374      	add	r3, pc, #464	; (adr r3, 8006608 <__ieee754_log+0x300>)
 8006436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800643a:	4680      	mov	r8, r0
 800643c:	4689      	mov	r9, r1
 800643e:	f7fa f843 	bl	80004c8 <__aeabi_dmul>
 8006442:	a373      	add	r3, pc, #460	; (adr r3, 8006610 <__ieee754_log+0x308>)
 8006444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006448:	4604      	mov	r4, r0
 800644a:	460d      	mov	r5, r1
 800644c:	4640      	mov	r0, r8
 800644e:	4649      	mov	r1, r9
 8006450:	f7fa f83a 	bl	80004c8 <__aeabi_dmul>
 8006454:	e0a7      	b.n	80065a6 <__ieee754_log+0x29e>
 8006456:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800645a:	f7f9 fe7f 	bl	800015c <__adddf3>
 800645e:	4602      	mov	r2, r0
 8006460:	460b      	mov	r3, r1
 8006462:	4650      	mov	r0, sl
 8006464:	4659      	mov	r1, fp
 8006466:	f7fa f959 	bl	800071c <__aeabi_ddiv>
 800646a:	e9cd 0100 	strd	r0, r1, [sp]
 800646e:	4620      	mov	r0, r4
 8006470:	f7f9 ffc0 	bl	80003f4 <__aeabi_i2d>
 8006474:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006478:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800647c:	4610      	mov	r0, r2
 800647e:	4619      	mov	r1, r3
 8006480:	f7fa f822 	bl	80004c8 <__aeabi_dmul>
 8006484:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8006488:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800648c:	4602      	mov	r2, r0
 800648e:	9305      	str	r3, [sp, #20]
 8006490:	460b      	mov	r3, r1
 8006492:	4606      	mov	r6, r0
 8006494:	460f      	mov	r7, r1
 8006496:	f7fa f817 	bl	80004c8 <__aeabi_dmul>
 800649a:	a361      	add	r3, pc, #388	; (adr r3, 8006620 <__ieee754_log+0x318>)
 800649c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a0:	4680      	mov	r8, r0
 80064a2:	4689      	mov	r9, r1
 80064a4:	f7fa f810 	bl	80004c8 <__aeabi_dmul>
 80064a8:	a35f      	add	r3, pc, #380	; (adr r3, 8006628 <__ieee754_log+0x320>)
 80064aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ae:	f7f9 fe55 	bl	800015c <__adddf3>
 80064b2:	4642      	mov	r2, r8
 80064b4:	464b      	mov	r3, r9
 80064b6:	f7fa f807 	bl	80004c8 <__aeabi_dmul>
 80064ba:	a35d      	add	r3, pc, #372	; (adr r3, 8006630 <__ieee754_log+0x328>)
 80064bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c0:	f7f9 fe4c 	bl	800015c <__adddf3>
 80064c4:	4642      	mov	r2, r8
 80064c6:	464b      	mov	r3, r9
 80064c8:	f7f9 fffe 	bl	80004c8 <__aeabi_dmul>
 80064cc:	a35a      	add	r3, pc, #360	; (adr r3, 8006638 <__ieee754_log+0x330>)
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	f7f9 fe43 	bl	800015c <__adddf3>
 80064d6:	4632      	mov	r2, r6
 80064d8:	463b      	mov	r3, r7
 80064da:	f7f9 fff5 	bl	80004c8 <__aeabi_dmul>
 80064de:	a358      	add	r3, pc, #352	; (adr r3, 8006640 <__ieee754_log+0x338>)
 80064e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e4:	4606      	mov	r6, r0
 80064e6:	460f      	mov	r7, r1
 80064e8:	4640      	mov	r0, r8
 80064ea:	4649      	mov	r1, r9
 80064ec:	f7f9 ffec 	bl	80004c8 <__aeabi_dmul>
 80064f0:	a355      	add	r3, pc, #340	; (adr r3, 8006648 <__ieee754_log+0x340>)
 80064f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f6:	f7f9 fe31 	bl	800015c <__adddf3>
 80064fa:	4642      	mov	r2, r8
 80064fc:	464b      	mov	r3, r9
 80064fe:	f7f9 ffe3 	bl	80004c8 <__aeabi_dmul>
 8006502:	a353      	add	r3, pc, #332	; (adr r3, 8006650 <__ieee754_log+0x348>)
 8006504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006508:	f7f9 fe28 	bl	800015c <__adddf3>
 800650c:	4642      	mov	r2, r8
 800650e:	464b      	mov	r3, r9
 8006510:	f7f9 ffda 	bl	80004c8 <__aeabi_dmul>
 8006514:	460b      	mov	r3, r1
 8006516:	4602      	mov	r2, r0
 8006518:	4639      	mov	r1, r7
 800651a:	4630      	mov	r0, r6
 800651c:	f7f9 fe1e 	bl	800015c <__adddf3>
 8006520:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8006524:	9b05      	ldr	r3, [sp, #20]
 8006526:	3551      	adds	r5, #81	; 0x51
 8006528:	431d      	orrs	r5, r3
 800652a:	2d00      	cmp	r5, #0
 800652c:	4680      	mov	r8, r0
 800652e:	4689      	mov	r9, r1
 8006530:	dd48      	ble.n	80065c4 <__ieee754_log+0x2bc>
 8006532:	2200      	movs	r2, #0
 8006534:	4b4c      	ldr	r3, [pc, #304]	; (8006668 <__ieee754_log+0x360>)
 8006536:	4650      	mov	r0, sl
 8006538:	4659      	mov	r1, fp
 800653a:	f7f9 ffc5 	bl	80004c8 <__aeabi_dmul>
 800653e:	4652      	mov	r2, sl
 8006540:	465b      	mov	r3, fp
 8006542:	f7f9 ffc1 	bl	80004c8 <__aeabi_dmul>
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4606      	mov	r6, r0
 800654c:	460f      	mov	r7, r1
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f7f9 fe03 	bl	800015c <__adddf3>
 8006556:	e9dd 2300 	ldrd	r2, r3, [sp]
 800655a:	f7f9 ffb5 	bl	80004c8 <__aeabi_dmul>
 800655e:	4680      	mov	r8, r0
 8006560:	4689      	mov	r9, r1
 8006562:	b964      	cbnz	r4, 800657e <__ieee754_log+0x276>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4630      	mov	r0, r6
 800656a:	4639      	mov	r1, r7
 800656c:	f7f9 fdf4 	bl	8000158 <__aeabi_dsub>
 8006570:	4602      	mov	r2, r0
 8006572:	460b      	mov	r3, r1
 8006574:	4650      	mov	r0, sl
 8006576:	4659      	mov	r1, fp
 8006578:	f7f9 fdee 	bl	8000158 <__aeabi_dsub>
 800657c:	e6d7      	b.n	800632e <__ieee754_log+0x26>
 800657e:	a322      	add	r3, pc, #136	; (adr r3, 8006608 <__ieee754_log+0x300>)
 8006580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006588:	f7f9 ff9e 	bl	80004c8 <__aeabi_dmul>
 800658c:	a320      	add	r3, pc, #128	; (adr r3, 8006610 <__ieee754_log+0x308>)
 800658e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006592:	4604      	mov	r4, r0
 8006594:	460d      	mov	r5, r1
 8006596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800659a:	f7f9 ff95 	bl	80004c8 <__aeabi_dmul>
 800659e:	4642      	mov	r2, r8
 80065a0:	464b      	mov	r3, r9
 80065a2:	f7f9 fddb 	bl	800015c <__adddf3>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4630      	mov	r0, r6
 80065ac:	4639      	mov	r1, r7
 80065ae:	f7f9 fdd3 	bl	8000158 <__aeabi_dsub>
 80065b2:	4652      	mov	r2, sl
 80065b4:	465b      	mov	r3, fp
 80065b6:	f7f9 fdcf 	bl	8000158 <__aeabi_dsub>
 80065ba:	4602      	mov	r2, r0
 80065bc:	460b      	mov	r3, r1
 80065be:	4620      	mov	r0, r4
 80065c0:	4629      	mov	r1, r5
 80065c2:	e7d9      	b.n	8006578 <__ieee754_log+0x270>
 80065c4:	4602      	mov	r2, r0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4650      	mov	r0, sl
 80065ca:	4659      	mov	r1, fp
 80065cc:	f7f9 fdc4 	bl	8000158 <__aeabi_dsub>
 80065d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065d4:	f7f9 ff78 	bl	80004c8 <__aeabi_dmul>
 80065d8:	4606      	mov	r6, r0
 80065da:	460f      	mov	r7, r1
 80065dc:	2c00      	cmp	r4, #0
 80065de:	f43f af23 	beq.w	8006428 <__ieee754_log+0x120>
 80065e2:	a309      	add	r3, pc, #36	; (adr r3, 8006608 <__ieee754_log+0x300>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ec:	f7f9 ff6c 	bl	80004c8 <__aeabi_dmul>
 80065f0:	a307      	add	r3, pc, #28	; (adr r3, 8006610 <__ieee754_log+0x308>)
 80065f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f6:	4604      	mov	r4, r0
 80065f8:	460d      	mov	r5, r1
 80065fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065fe:	e727      	b.n	8006450 <__ieee754_log+0x148>
 8006600:	2000      	movs	r0, #0
 8006602:	2100      	movs	r1, #0
 8006604:	e693      	b.n	800632e <__ieee754_log+0x26>
 8006606:	bf00      	nop
 8006608:	fee00000 	.word	0xfee00000
 800660c:	3fe62e42 	.word	0x3fe62e42
 8006610:	35793c76 	.word	0x35793c76
 8006614:	3dea39ef 	.word	0x3dea39ef
 8006618:	55555555 	.word	0x55555555
 800661c:	3fd55555 	.word	0x3fd55555
 8006620:	df3e5244 	.word	0xdf3e5244
 8006624:	3fc2f112 	.word	0x3fc2f112
 8006628:	96cb03de 	.word	0x96cb03de
 800662c:	3fc74664 	.word	0x3fc74664
 8006630:	94229359 	.word	0x94229359
 8006634:	3fd24924 	.word	0x3fd24924
 8006638:	55555593 	.word	0x55555593
 800663c:	3fe55555 	.word	0x3fe55555
 8006640:	d078c69f 	.word	0xd078c69f
 8006644:	3fc39a09 	.word	0x3fc39a09
 8006648:	1d8e78af 	.word	0x1d8e78af
 800664c:	3fcc71c5 	.word	0x3fcc71c5
 8006650:	9997fa04 	.word	0x9997fa04
 8006654:	3fd99999 	.word	0x3fd99999
 8006658:	c3500000 	.word	0xc3500000
 800665c:	43500000 	.word	0x43500000
 8006660:	7fefffff 	.word	0x7fefffff
 8006664:	3ff00000 	.word	0x3ff00000
 8006668:	3fe00000 	.word	0x3fe00000

0800666c <nan>:
 800666c:	2000      	movs	r0, #0
 800666e:	4901      	ldr	r1, [pc, #4]	; (8006674 <nan+0x8>)
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	7ff80000 	.word	0x7ff80000

08006678 <_init>:
 8006678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800667a:	bf00      	nop
 800667c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800667e:	bc08      	pop	{r3}
 8006680:	469e      	mov	lr, r3
 8006682:	4770      	bx	lr

08006684 <_fini>:
 8006684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006686:	bf00      	nop
 8006688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800668a:	bc08      	pop	{r3}
 800668c:	469e      	mov	lr, r3
 800668e:	4770      	bx	lr
