#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Nov 06 20:21:05 2017
# Process ID: 9372
# Current directory: C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8116 C:\JPEG_Thesis\Huffman\HUFFMAN_TEST_MAIN\HUFFMAN_TEST_MAIN.xpr
# Log file: C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/vivado.log
# Journal file: C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN\vivado.jou
#-----------------------------------------------------------
ststart_guopen_project C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.xpr
ScScanning sources..FiFinished scanning sourceWAWARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.cache/ip'INFO: [IP_Flow 19-234] Refreshing IP repositories
ININFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'ININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'opopen_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 799.117 ; gain = 170.09exreset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.srcs/sources_1/imports/huffman_try/huffman_E.v" into library work [C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.srcs/sources_1/imports/huffman_try/huffman_E.v:1]
[Mon Nov 06 20:25:23 2017] Launched synth_2...
Run output will be captured here: C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 1291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 68 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1139.988 ; gain = 331.875
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.v"
write_verilog: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.695 ; gain = 92.898
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.637 ; gain = 352.941
INFO: [SIM-utils-36] Netlist generated:C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'huffman_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj huffman_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/huffman_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD1
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD12
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD13
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD14
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD15
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD2
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD3
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD30
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD31
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD32
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD33
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD34
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD35
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD36
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD37
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD38
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD39
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD40
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD41
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD42
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD43
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD44
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD45
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD46
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD47
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD48
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD49
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD50
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD51
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD52
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD53
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD54
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD55
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD56
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD57
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD58
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD59
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD6
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD60
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD61
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD62
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD63
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD64
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD65
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD66
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD67
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD7
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD8
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD9
INFO: [VRFC 10-311] analyzing module huffman
INFO: [VRFC 10-311] analyzing module huffman_MEMB9W128
INFO: [VRFC 10-311] analyzing module huffman_MEMB9W128_sub
INFO: [VRFC 10-311] analyzing module huffman_MEM_ac_code
INFO: [VRFC 10-311] analyzing module huffman_MEM_ac_code_subD
INFO: [VRFC 10-311] analyzing module huffman_MEM_dc_code
INFO: [VRFC 10-311] analyzing module huffman_MEM_dc_code_subD
INFO: [VRFC 10-311] analyzing module huffman_MEM_encode_output
INFO: [VRFC 10-311] analyzing module huffman_MEM_encode_output_subD
INFO: [VRFC 10-311] analyzing module huffman_add12s_10
INFO: [VRFC 10-311] analyzing module huffman_add12u_9
INFO: [VRFC 10-311] analyzing module huffman_add32s
INFO: [VRFC 10-311] analyzing module huffman_add32s_32
INFO: [VRFC 10-311] analyzing module huffman_add8s
INFO: [VRFC 10-311] analyzing module huffman_dat
INFO: [VRFC 10-311] analyzing module huffman_decr12s_10
INFO: [VRFC 10-311] analyzing module huffman_fsm
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1_1
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1_1_1
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1_1_2
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1_1_3
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1_1_4
INFO: [VRFC 10-311] analyzing module huffman_geop12s_1_1_5
INFO: [VRFC 10-311] analyzing module huffman_gop8s_1
INFO: [VRFC 10-311] analyzing module huffman_incr32s
INFO: [VRFC 10-311] analyzing module huffman_lop36u_1
INFO: [VRFC 10-311] analyzing module huffman_lop36u_1_1
INFO: [VRFC 10-311] analyzing module huffman_lop8s_1
INFO: [VRFC 10-311] analyzing module huffman_sub8s_7
INFO: [VRFC 10-311] analyzing module huffman_sub8s_7_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.srcs/sim_1/imports/new/huffman_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 6d75815a1daa42e6826c3dbb04526304 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot huffman_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.huffman_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "huffman_test_time_synth.sdf", for root module "huffman_test/huffman0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "huffman_test_time_synth.sdf", for root module "huffman_test/huffman0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.huffman_add12s_10
Compiling module xil_defaultlib.huffman_add12u_9
Compiling module xil_defaultlib.huffman_add32s
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.huffman_add32s_32
Compiling module xil_defaultlib.huffman_add8s
Compiling module xil_defaultlib.huffman_decr12s_10
Compiling module xil_defaultlib.huffman_geop12s_1
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.huffman_geop12s_1_1
Compiling module xil_defaultlib.huffman_geop12s_1_1_1
Compiling module xil_defaultlib.huffman_geop12s_1_1_2
Compiling module xil_defaultlib.huffman_geop12s_1_1_3
Compiling module xil_defaultlib.huffman_geop12s_1_1_4
Compiling module xil_defaultlib.huffman_geop12s_1_1_5
Compiling module xil_defaultlib.huffman_gop8s_1
Compiling module xil_defaultlib.huffman_incr32s
Compiling module xil_defaultlib.huffman_lop36u_1
Compiling module xil_defaultlib.huffman_lop36u_1_1
Compiling module xil_defaultlib.huffman_lop8s_1
Compiling module xil_defaultlib.huffman_sub8s_7
Compiling module xil_defaultlib.huffman_sub8s_7_0
Compiling module simprims_ver.RAMD32
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD1
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.huffman_MEM_ac_code_subD
Compiling module xil_defaultlib.huffman_MEM_ac_code
Compiling module xil_defaultlib.RAM32X1D_HD2
Compiling module xil_defaultlib.RAM32X1D_HD3
Compiling module xil_defaultlib.huffman_MEM_dc_code_subD
Compiling module xil_defaultlib.huffman_MEM_dc_code
Compiling module xil_defaultlib.RAM32X1D_HD4
Compiling module xil_defaultlib.RAM32X1D_HD5
Compiling module xil_defaultlib.RAM32X1D_HD6
Compiling module xil_defaultlib.RAM32X1D_HD7
Compiling module xil_defaultlib.RAM32X1D_HD8
Compiling module xil_defaultlib.RAM32X1D_HD9
Compiling module xil_defaultlib.RAM32X1D_HD10
Compiling module xil_defaultlib.RAM32X1D_HD11
Compiling module xil_defaultlib.RAM32X1D_HD12
Compiling module xil_defaultlib.RAM32X1D_HD13
Compiling module xil_defaultlib.RAM32X1D_HD14
Compiling module xil_defaultlib.RAM32X1D_HD15
Compiling module xil_defaultlib.RAM32X1D_HD16
Compiling module xil_defaultlib.RAM32X1D_HD17
Compiling module xil_defaultlib.RAM32X1D_HD18
Compiling module xil_defaultlib.RAM32X1D_HD19
Compiling module xil_defaultlib.RAM32X1D_HD20
Compiling module xil_defaultlib.RAM32X1D_HD21
Compiling module xil_defaultlib.RAM32X1D_HD22
Compiling module xil_defaultlib.RAM32X1D_HD23
Compiling module xil_defaultlib.RAM32X1D_HD24
Compiling module xil_defaultlib.RAM32X1D_HD25
Compiling module xil_defaultlib.RAM32X1D_HD26
Compiling module xil_defaultlib.RAM32X1D_HD27
Compiling module xil_defaultlib.RAM32X1D_HD28
Compiling module xil_defaultlib.RAM32X1D_HD29
Compiling module xil_defaultlib.RAM32X1D_HD30
Compiling module xil_defaultlib.RAM32X1D_HD31
Compiling module xil_defaultlib.RAM32X1D_HD32
Compiling module xil_defaultlib.RAM32X1D_HD33
Compiling module xil_defaultlib.RAM32X1D_HD34
Compiling module xil_defaultlib.RAM32X1D_HD35
Compiling module xil_defaultlib.RAM32X1D_HD36
Compiling module xil_defaultlib.RAM32X1D_HD37
Compiling module xil_defaultlib.RAM32X1D_HD38
Compiling module xil_defaultlib.RAM32X1D_HD39
Compiling module xil_defaultlib.RAM32X1D_HD40
Compiling module xil_defaultlib.RAM32X1D_HD41
Compiling module xil_defaultlib.RAM32X1D_HD42
Compiling module xil_defaultlib.RAM32X1D_HD43
Compiling module xil_defaultlib.RAM32X1D_HD44
Compiling module xil_defaultlib.RAM32X1D_HD45
Compiling module xil_defaultlib.RAM32X1D_HD46
Compiling module xil_defaultlib.RAM32X1D_HD47
Compiling module xil_defaultlib.RAM32X1D_HD48
Compiling module xil_defaultlib.RAM32X1D_HD49
Compiling module xil_defaultlib.RAM32X1D_HD50
Compiling module xil_defaultlib.RAM32X1D_HD51
Compiling module xil_defaultlib.RAM32X1D_HD52
Compiling module xil_defaultlib.RAM32X1D_HD53
Compiling module xil_defaultlib.RAM32X1D_HD54
Compiling module xil_defaultlib.RAM32X1D_HD55
Compiling module xil_defaultlib.RAM32X1D_HD56
Compiling module xil_defaultlib.RAM32X1D_HD57
Compiling module xil_defaultlib.RAM32X1D_HD58
Compiling module xil_defaultlib.RAM32X1D_HD59
Compiling module xil_defaultlib.RAM32X1D_HD60
Compiling module xil_defaultlib.RAM32X1D_HD61
Compiling module xil_defaultlib.RAM32X1D_HD62
Compiling module xil_defaultlib.RAM32X1D_HD63
Compiling module xil_defaultlib.RAM32X1D_HD64
Compiling module xil_defaultlib.RAM32X1D_HD65
Compiling module xil_defaultlib.RAM32X1D_HD66
Compiling module xil_defaultlib.RAM32X1D_HD67
Compiling module xil_defaultlib.huffman_MEM_encode_output_subD
Compiling module xil_defaultlib.huffman_MEM_encode_output
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.huffman_MEMB9W128_sub
Compiling module xil_defaultlib.huffman_MEMB9W128
Compiling module xil_defaultlib.huffman_dat
Compiling module xil_defaultlib.huffman_fsm
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.huffman
Compiling module xil_defaultlib.huffman_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot huffman_test_time_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/xsim.dir/huffman_test_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing/xsim.dir/huffman_test_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 06 20:30:25 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 06 20:30:25 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1587.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JPEG_Thesis/Huffman/HUFFMAN_TEST_MAIN/HUFFMAN_TEST_MAIN.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "huffman_test_time_synth -key {Post-Synthesis:sim_1:Timing:huffman_test} -tclbatch {huffman_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source huffman_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'huffman_test_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:01:48 . Memory (MB): peak = 1701.602 ; gain = 893.488
run 50 us
Memory Collision Error on RAMB18E1 : huffman_test.huffman0.INST_dat.rl.INST_MEMB9W128_sub_1.MEMB9W128_r_reg.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 1462.405 ns.
A read was performed on address 380f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : huffman_test.huffman0.INST_dat.rl.INST_MEMB9W128_sub_1.MEMB9W128_r_reg.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 33182.405 ns.
A read was performed on address 380f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1701.602 ; gain = 0.000
add_force {/huffman_test/rst} -radix bin {0 0ns}
run 10 us
create_peripheral xilinx.com user DARC_HUFFMAN_1 1.0 -dir C:/JPEG_Thesis/Huffman/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN_1:1.0]
set_property VALUE 150 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN_1:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN_1:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN_1:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0 C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::edit_ip_in_project -upgrade true -name edit_DARC_HUFFMAN_1_v1_0 -directory C:/JPEG_Thesis/Huffman/ip_repo c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.484 ; gain = 117.031
add_files -norecurse -copy_to C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0/src C:/JPEG_Thesis/Huffman/no_add_zerof/huffman_E.v
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis/huffman/ip_repo/edit_DARC_HUFFMAN_1_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis/huffman/ip_repo/edit_DARC_HUFFMAN_1_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Nov 06 20:46:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 06 20:46:38 2017...
create_peripheral xilinx.com user DARC_HUFFMAN 1.0 -dir C:/JPEG_Thesis/Huffman/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN:1.0]
set_property VALUE 150 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:DARC_HUFFMAN:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0 C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0 C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_DARC_HUFFMAN_v1_0 -directory C:/JPEG_Thesis/Huffman/ip_repo c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
add_files -norecurse -copy_to C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0/src C:/JPEG_Thesis/Huffman/no_add_zerof/huffman_E.v
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis/huffman/ip_repo/edit_DARC_HUFFMAN_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis/huffman/ip_repo/edit_DARC_HUFFMAN_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Nov 06 20:48:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 06 20:48:41 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'
create_peripheral xilinx.com user dummy 1.0 -dir C:/JPEG_Thesis/Huffman/ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:dummy:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:dummy:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:dummy:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis/Huffman/ip_repo/dummy_1.0 C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0 C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0 C:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/dummy_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_dummy_v1_0 -directory C:/JPEG_Thesis/Huffman/ip_repo c:/JPEG_Thesis/Huffman/ip_repo/dummy_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1861.379 ; gain = 2.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/dummy_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Huffman/ip_repo/DARC_HUFFMAN_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 2.105
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis/huffman/ip_repo/edit_dummy_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis/huffman/ip_repo/edit_dummy_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 07 17:44:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 07 17:44:13 2017...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1867.434 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 08 15:05:30 2017...
