// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2013-2016, Linux Foundation. All rights reserved.
 */

#ifndef _UFS_CAL_TABLE_
#define _UFS_CAL_TABLE_

#define UFS_CAL_VER 0
#include "ufs-cal-if.h"

struct ufs_cal_phy_cfg {
	u32 mib;
	u32 addr;
	u32 val;
	u32 flg;
	u32 lyr;
	u8 board;
};

enum {
	PHY_CFG_NONE = 0,
	PHY_PCS_COMN,
	PHY_PMA_COMN,
	PHY_PMA_TRSV,
	PHY_PLL_WAIT,
	PHY_CDR_WAIT,
	PHY_CDR_AFC_WAIT,
	UNIPRO_STD_MIB,
	UNIPRO_DBG_MIB,
	UNIPRO_DBG_APB,

	PHY_PCS_RX,
	PHY_PCS_TX,
	PHY_PCS_CFG_CLK,
	UNIPRO_DBG_PRD,
	PHY_PMA_TRSV_LANE1_SQ_OFF,
	PHY_PMA_TRSV_SQ,
	COMMON_WAIT,

	UNIPRO_ADAPT_LENGTH,
	PHY_EMB_CDR_WAIT,
	PHY_EMB_CAL_WAIT,

	HCI_AH8_THIBERN,
	HCI_AH8_REFCLKGATINGTING,
	HCI_AH8_ACTIVE_LANE,
	HCI_AH8_CMN,
	HCI_AH8_TRSV,
	HCI_STD,

	PHY_PCS_APB_COMN,
	PHY_PCS_APB_TX,
	PHY_PCS_APB_RX,
	PHY_BIAS_CAL,
	FROM_PCS_TO_PMA,
	FROM_PCS_TO_PMA_BIT,
	PHY_PMA_SAVE_RESTORE,
	PHY_PMA_REF_CLK_SEL,
};

enum {
	PMD_PWM_G1 = 0,
	PMD_PWM_G2,
	PMD_PWM_G3,
	PMD_PWM_G4,
	PMD_PWM_G5,
	PMD_PWM,

	PMD_HS_G1,
	PMD_HS_G2,
	PMD_HS_G3,
	PMD_HS_G4,
	PMD_HS,

	PMD_ALL,
};

#undef USE_38_4_MHZ
#define USE_38_4_MHZ	 /* 38.4MHz */

static struct ufs_cal_phy_cfg init_cfg_evt0_g5[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x0044, 0x00, PMD_ALL, UNIPRO_DBG_PRD, BRD_ALL},
	{0x0000, 0x7C04, 0x00, PMD_ALL, UNIPRO_DBG_PRD, BRD_ALL},

	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
//	{0x0000, 0x0A80, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0A8C, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0A94, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0A9C, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0AA4, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0CD0, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},

	{0x0000, 0x0A80, 0x4C, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A84, 0x01, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A8C, 0x4C, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A90, 0x01, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A94, 0xA6, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A98, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A9C, 0x53, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA0, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA4, 0x2A, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA8, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0CD0, 0x4C, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0CD4, 0x01, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0B1C, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B20, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C8C, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C90, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0184, 0x01, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x022C, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0250, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0254, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x026C, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x01C4, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0238, 0x1F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0184, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},

	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0D90, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},

	{0x155E, 0x3178, 0x00, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x3000, 0x5000, 0x00, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x3001, 0x5004, 0x01, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x4021, 0x6084, 0x01, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x4020, 0x6080, 0x01, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},

	{0x0000, 0x0A00, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0054, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x00A0, 0x80, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0214, 0x0B, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0220, 0x20, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0224, 0x40, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x02A8, 0x0B, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0320, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0340, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0804, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0810, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0834, 0x52, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0838, 0x52, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x083C, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0840, 0x25, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0844, 0x25, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0848, 0x07, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x084C, 0x12, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0850, 0x12, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0A8C, 0x32, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0614, 0x20, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0618, 0x41, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x02FC, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0300, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x122C, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x14E4, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1620, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1554, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1558, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x155C, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1560, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1564, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1568, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x156C, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1570, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1574, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x15E8, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15EC, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x15F0, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15F4, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15F8, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15FC, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1600, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1604, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1608, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1008, 0x8E, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x100C, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1010, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1014, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1018, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x101C, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1024, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1028, 0x01, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x102C, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1B04, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1050, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1054, 0x02, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1058, 0x08, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x105c, 0x08, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1078, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1AC8, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x12AC, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x12B0, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1330, 0x23, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x135C, 0xDC, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1334, 0x22, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1340, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1360, 0xCA, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1338, 0x03, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1344, 0x05, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1364, 0x08, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1378, 0x23, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13A4, 0xDC, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x137C, 0x22, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1388, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13A8, 0xCA, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1380, 0x03, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x138C, 0x05, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13AC, 0x05, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13DC, 0x23, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13F4, 0xA9, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13E0, 0x34, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13EC, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13F8, 0x98, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13E4, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13F0, 0x03, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13FC, 0x02, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x15AC, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15B0, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15B4, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15B8, 0x39, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15BC, 0x39, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x19AC, 0x06, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x19B0, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1524, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x158C, 0x33, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15FC, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1608, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x160C, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1610, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x17CC, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x17EC, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1808, 0x02, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0xA00, 0x11, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0xA00, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
//	{0x0000, 0x1F5C, 0x01, PMD_ALL, PHY_EMB_CAL_WAIT, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg init_cfg_evt0_g4[] = {
	/* mib(just to monitor), sfr offset, value, .. */

	{0x0000, 0x0044, 0x00, PMD_ALL, UNIPRO_DBG_PRD, BRD_ALL},
	{0x0000, 0x7C04, 0x00, PMD_ALL, UNIPRO_DBG_PRD, BRD_ALL},
	{0x0000, 0x7A44, 0x1111, PMD_ALL, UNIPRO_DBG_APB, BRD_ALL},

	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

//	{0x0000, 0x0A80, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0A8C, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0A94, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0A9C, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0AA4, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
//	{0x0000, 0x0CD0, 0x00, PMD_ALL, PHY_PCS_CFG_CLK, BRD_ALL},
	{0x0000, 0x0A80, 0xB2, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A84, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A8C, 0xB2, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A90, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A94, 0x59, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A98, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A9C, 0x2D, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA0, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA4, 0x16, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA8, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0CD0, 0xB2, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0CD4, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0B1C, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B20, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C8C, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C90, 0x08, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0184, 0x01, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x022C, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0250, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0254, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x026C, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x01C4, 0x4F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0238, 0x1F, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0184, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},

	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0D90, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},

	{0x155E, 0x3178, 0x00, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x3000, 0x5000, 0x00, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x3001, 0x5004, 0x01, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x4021, 0x6084, 0x01, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},
	{0x4020, 0x6080, 0x01, PMD_ALL, UNIPRO_STD_MIB, BRD_ALL},

	{0x0000, 0x0A00, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0078, 0x01, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0054, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x007C, 0x34, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0084, 0x33, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x00A0, 0x80, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0214, 0x0B, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0220, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0224, 0x30, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0228, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0230, 0xFF, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0258, 0x35, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x025C, 0x35, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0260, 0x13, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0264, 0x13, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x027C, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x02A8, 0x0B, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0320, 0x21, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0340, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0354, 0x50, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0804, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0810, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0834, 0x52, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0838, 0x52, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0840, 0x25, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0844, 0x25, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x084C, 0x12, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0850, 0x12, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0A8C, 0x32, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x0614, 0x20, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0618, 0x41, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x02F8, 0x22, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x02FC, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0300, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0308, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x030C, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0x0000, 0x122C, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x14E4, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1620, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1554, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1558, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1560, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1564, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x156C, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1570, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x15E8, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15EC, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x15F4, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15F8, 0x53, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1600, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1604, 0x24, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1008, 0x8E, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x100C, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1010, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1014, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1018, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1024, 0x01, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x102C, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1B04, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1050, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1054, 0x02, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1058, 0x08, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x105c, 0x08, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1078, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1AC8, 0x04, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x12AC, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x12B0, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1330, 0x23, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x135C, 0xDC, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1334, 0x22, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1340, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1360, 0xCA, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1378, 0x23, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13A4, 0xDC, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x137C, 0x22, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1388, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13A8, 0xCA, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x13DC, 0x23, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13F4, 0xA9, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13E0, 0x34, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13EC, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x13F8, 0x98, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x15AC, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15B0, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15B4, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15B8, 0x39, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x19AC, 0x06, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x1524, 0x07, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x158C, 0x33, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x160C, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1610, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0x17C0, 0xA9, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x17C4, 0xF0, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x17CC, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x17EC, 0x17, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1808, 0x02, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},

	{0x0000, 0xA00, 0x11, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0xA00, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
//	{0x0000, 0x1F5C, 0x01, PMD_ALL, PHY_EMB_CAL_WAIT, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg init_cfg_evt1[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_init_cfg_evt0[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x15D2, 0x3348, 0x00, PMD_ALL, UNIPRO_ADAPT_LENGTH, BRD_ALL},
	{0x15D3, 0x334C, 0x00, PMD_ALL, UNIPRO_ADAPT_LENGTH, BRD_ALL},

	{0x0000, 0x153C, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_init_cfg_evt1[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg calib_of_pwm[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x2041, 0x4104, 8064, PMD_PWM, UNIPRO_STD_MIB, BRD_ALL},
	{0x2042, 0x4108, 28224, PMD_PWM, UNIPRO_STD_MIB, BRD_ALL},
	{0x2043, 0x410C, 20160, PMD_PWM, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B0, 0x32C0, 12000, PMD_PWM, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B1, 0x32C4, 32000, PMD_PWM, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B2, 0x32C8, 16000, PMD_PWM, UNIPRO_STD_MIB, BRD_ALL},

	{0x0000, 0x7888, 8064, PMD_PWM, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x788C, 28224, PMD_PWM, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x7890, 20160, PMD_PWM, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78B8, 12000, PMD_PWM, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78BC, 32000, PMD_PWM, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78C0, 16000, PMD_PWM, UNIPRO_DBG_APB, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_calib_of_pwm[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg calib_of_hs_rate_a[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x15D4, 0x3350, 0x1, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},

	{0x2041, 0x4104, 8064, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x2042, 0x4108, 28224, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x2043, 0x410C, 20160, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B0, 0x32C0, 12000, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B1, 0x32C4, 32000, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B2, 0x32C8, 16000, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},

	{0x0000, 0x7888, 8064, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x788C, 28224, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x7890, 20160, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78B8, 12000, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78BC, 32000, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78C0, 16000, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_calib_of_hs_rate_a[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg calib_of_hs_rate_b[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x15D4, 0x3350, 0x1, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},

	{0x2041, 0x4104, 8064, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x2042, 0x4108, 28224, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x2043, 0x410C, 20160, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B0, 0x32C0, 12000, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B1, 0x32C4, 32000, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},
	{0x15B2, 0x32C8, 16000, PMD_HS, UNIPRO_STD_MIB, BRD_ALL},

	{0x0000, 0x7888, 8064, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x788C, 28224, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x7890, 20160, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78B8, 12000, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78BC, 32000, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},
	{0x0000, 0x78C0, 16000, PMD_HS, UNIPRO_DBG_APB, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_calib_of_hs_rate_b[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_ah8_cfg_evt0[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x504, 0x00, PMD_HS, HCI_AH8_THIBERN, BRD_ALL},
	{0x0000, 0x508, 0x00, PMD_HS, HCI_AH8_REFCLKGATINGTING, BRD_ALL},
	{0x0000, 0x51C, 0x00, PMD_HS, HCI_AH8_ACTIVE_LANE, BRD_ALL},
	{0x0000, 0x524, 0x35B60, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	// Retry Number & Access Number
	{0x0000, 0x520, 0x120013, PMD_HS, HCI_AH8_CMN, BRD_ALL},

	// need to lane# check
	{0x0000, 0x610, 0x00001584, PMD_HS, HCI_AH8_TRSV, BRD_ALL},
	{0x0000, 0x650, 0x00000021, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x614, 0x00001588, PMD_HS, HCI_AH8_TRSV, BRD_ALL},
	{0x0000, 0x654, 0x00000020, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x618, 0x00000A20, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x658, 0x00000010, PMD_HS, HCI_AH8_CMN, BRD_ALL},

	{0x0000, 0x690, 0x00000A20, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x6D0, 0x00000000, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x694, 0x401E0000, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x6D4, 0x00000000, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x698, 0x00001584, PMD_HS, HCI_AH8_TRSV, BRD_ALL},
	{0x0000, 0x6D8, 0x00000001, PMD_HS, HCI_AH8_CMN, BRD_ALL},
	{0x0000, 0x69C, 0x00001588, PMD_HS, HCI_AH8_TRSV, BRD_ALL},
	{0x0000, 0x6DC, 0x00000000, PMD_HS, HCI_AH8_CMN, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg save_sfr_register[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x3184, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3204, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3180, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3200, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x31A0, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x320C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x31A4, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3210, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x31C4, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x31A8, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3284, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3288, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x328C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3290, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x329C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x32A0, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x32A8, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3214, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x316C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3170, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3174, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x321C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3190, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3280, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x3148, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x314C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3150, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3154, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3158, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x315C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x3340, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3344, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3358, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x335C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3348, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x334C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x3360, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3364, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3A68, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3350, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x4104, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x4108, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x410C, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x4184, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_APB_COMN, BRD_ALL},

	{0x0000, 0x0A80, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A84, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0CD0, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0CD4, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0A8C, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A90, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A94, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A98, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0A9C, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA0, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA4, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0AA8, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0B10, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B14, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B18, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B1C, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B20, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0B24, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0C80, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C84, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C88, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C8C, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0C90, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x0C94, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0408, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},
	{0x0000, 0x040C, 0x00, PMD_ALL, PHY_PCS_COMN, BRD_ALL},

	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_APB_COMN, BRD_ALL},

	{0x0000, 0x0184, 0x01, PMD_ALL, PHY_PCS_APB_TX, BRD_ALL},
	{0x0000, 0x0084, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x0088, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x008c, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00a0, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00a4, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00a8, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00b4, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00cc, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00d4, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00d8, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00e0, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00e4, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},
	{0x0000, 0x00e8, 0x00, PMD_ALL, PHY_PCS_TX, BRD_ALL},

	{0x0000, 0x0184, 0x00, PMD_ALL, PHY_PCS_APB_TX, BRD_ALL},

	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_APB_TX, BRD_ALL},
	{0x0000, 0x0400, 0x01, PMD_ALL, PHY_PCS_APB_TX, BRD_ALL},
	{0x0000, 0x0400, 0x00, PMD_ALL, PHY_PCS_APB_TX, BRD_ALL},
	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_APB_TX, BRD_ALL},

	{0x0000, 0x0184, 0x01, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},

	{0x0000, 0x0284, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0288, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x028c, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x022c, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0250, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x0254, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x026c, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},
	{0x0000, 0x01c4, 0x00, PMD_ALL, PHY_PCS_RX, BRD_ALL},

	{0x0000, 0x0184, 0x00, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},
	{0x0000, 0x0188, 0x01, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},
	{0x0000, 0x0400, 0x01, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},
	{0x0000, 0x0400, 0x00, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},
	{0x0000, 0x0D90, 0x00, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},
	{0x0000, 0x0188, 0x00, PMD_ALL, PHY_PCS_APB_RX, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg override_mphy_sfr[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x0044, 0x00, PMD_ALL, PHY_BIAS_CAL, BRD_ALL},

	{0x0000, 0x0A10, 0x02, PMD_ALL, PHY_PMA_SAVE_RESTORE, BRD_ALL},
	{0x0000, 0x0324, 0x00, PMD_ALL, PHY_PMA_REF_CLK_SEL, BRD_ALL},
	{0x0000, 0x0A0C, 0x01, PMD_ALL, PHY_PMA_SAVE_RESTORE, BRD_ALL},

	{0x4088, 0x0A14, 0x00, PMD_ALL, FROM_PCS_TO_PMA_BIT, BRD_ALL},
	{0x828C, 0x0A18, 0x00, PMD_ALL, FROM_PCS_TO_PMA, BRD_ALL},
	{0x408C, 0x0A1C, 0x00, PMD_ALL, FROM_PCS_TO_PMA, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg hcs_dp_enable[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x7d04, 0x0D, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x7d04, 0x08, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x7b00, 0xFFFFFFFF, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg unipro_resume_hibern[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x5004, 0x01, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x6084, 0x01, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x6080, 0x01, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x0044, 0x00, PMD_ALL, UNIPRO_DBG_PRD, BRD_ALL},
	{0x0000, 0x7C04, 0x00, PMD_ALL, UNIPRO_DBG_PRD, BRD_ALL},
	{0x0000, 0x3aa4, 0x22222110, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x7824, 0x00, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3968, 0xFFFFFFFF, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},
	{0x0000, 0x3940, 0x01, PMD_ALL, UNIPRO_DBG_MIB, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_ah8_cfg_evt1[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x504, 0x00, PMD_HS, HCI_AH8_THIBERN, BRD_ALL},
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg lane1_sq_off[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x1584, 0x21, PMD_ALL, PHY_PMA_TRSV_LANE1_SQ_OFF, BRD_ALL},
	{0x0000, 0x1588, 0x20, PMD_ALL, PHY_PMA_TRSV_LANE1_SQ_OFF, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_h8_enter[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x1584, 0x21, PMD_ALL, PHY_PMA_TRSV_SQ, BRD_ALL},
	{0x0000, 0x1588, 0x20, PMD_ALL, PHY_PMA_TRSV_SQ, BRD_ALL},
	{0x0000, 0x0A20, 0x10, PMD_ALL, PHY_PMA_COMN, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg pre_h8_exit[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x0A20, 0x00, PMD_ALL, PHY_PMA_COMN, BRD_ALL},
	{0x0000, 0x0000, 0x0A, PMD_ALL, COMMON_WAIT, BRD_ALL},
	{0x0000, 0x1584, 0x01, PMD_ALL, PHY_PMA_TRSV_SQ, BRD_ALL},
	{0x0000, 0x1588, 0x00, PMD_ALL, PHY_PMA_TRSV_SQ, BRD_ALL},

	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg loopback_init[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x1594, 0x01, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1598, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1530, 0x12, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1074, 0x01, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1428, 0x30, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x15A0, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1A68, 0x01, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1028, 0x00, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL},
};

static struct ufs_cal_phy_cfg loopback_set_1[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x1724, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1724, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1724, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg loopback_set_2[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0x0000, 0x1728, 0x10, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0x0000, 0x1724, 0x11, PMD_ALL, PHY_PMA_TRSV, BRD_ALL},
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg eom_prepare[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg init_cfg_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_init_cfg_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg calib_of_pwm_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_calib_of_pwm_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg calib_of_hs_rate_a_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_calib_of_hs_rate_a_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg calib_of_hs_rate_b_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_calib_of_hs_rate_b_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg lane1_sq_off_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg post_h8_enter_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg pre_h8_exit_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg loopback_init_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg loopback_set_1_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};

static struct ufs_cal_phy_cfg loopback_set_2_card[] = {
	/* mib(just to monitor), sfr offset, value, .. */
	{0, 0, 0, 0, PHY_CFG_NONE, BRD_ALL}
};
#endif	/* _UFS_CAL_TABLE_ */
