# This is a makefile that compiles and links multiple source files to create an executable
# Author: John Smith

# Variable definitions
CC = gcc                 # C compiler
CFLAGS = -Wall -g        # Compiler flags
OBJS = main.o func.o     # Object files
EXEC = program           # Executable name

# The first target is the executable
$(EXEC): $(OBJS)
	$(CC) $(CFLAGS) -o $(EXEC) $^

# Target for source file main.c
main.o: main.c func.h
	$(CC) $(CFLAGS) -c $<

# Target for source file func.c
func.o: func.c func.h
	$(CC) $(CFLAGS) -c $<

# Clean target to remove executable and object files
clean:
	rm -f $(EXEC) $(OBJS)

# Phony target to ensure 'clean' target is always run
.PHONY: clean

# End of makefile