.. _user_guide:

User Guide
===============================================================================

`Analog Devices Inc. <https://www.analog.com>`__
provides FPGA reference designs for selected hardware
featuring some of our products interfacing to publicly available FPGA
evaluation boards.

This documentation explains the HDL resources of these reference designs.

Contents
-------------------------------------------------------------------------------

.. toctree::
   :hidden:

   Introduction <introduction>
   Git repository <git_repository>
   Releases <releases>
   Build an HDL project <build_hdl>
   Build the BOOT.BIN <build_boot_bin>
   Build the Intel Boot Image <build_intel_boot_image>
   HDL architecture <architecture>
   IP cores <ip_cores/index>
   Porting HDL projects <porting_project>
   Customize HDL projects <customize_hdl>
   HDL coding guidelines <hdl_coding_guidelines>
   Documentation guidelines <docs_guidelines>
   Contributing to HDL <contributing>
   Third party forks <third_party>

#. :ref:`introduction`
#. :ref:`git_repository`: Our HDL GitHub repository
#. :ref:`releases`: Releases and supported tool versions
#. :ref:`build_hdl`: Building and generating the programming files
#. :ref:`build_boot_bin`: Generating the BOOT.BIN for AMD Xilinx projects
#. :ref:`build_intel_boot_image`: Building and generating the programming files
   for Intel projects
#. :ref:`architecture`: HDL project architecture explained
#. :ref:`user_guide ip_cores`: List of IP cores and IP guides.
#. :ref:`porting_project`: How to port a project to a non-supported carrier
#. :ref:`customize_hdl`: Using and modifying the HDL design
#. :ref:`hdl_coding_guidelines`: The Verilog/VHDL coding guidelines that the
   HDL team follows
#. :ref:`docs_guidelines`: Documentation guidelines
#. :ref:`contributing`: How to contribute to our HDL repository
#. :ref:`third_party`: Third party forks with derived work
#. :dokuwiki:`Reference designs using AMD Xilinx hardware <resources/alliances/xilinx>`
#. :dokuwiki:`Reference designs using Intel hardware <resources/alliances/altera>`
