<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AWatering: C:/Users/mnich/Desktop/AWatering/Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f334x8.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AWatering
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d522931ffa1371640980b621734a4381.html">Users</a></li><li class="navelem"><a class="el" href="dir_3cc0367cb661f76f78eb5ce96b1e8f1b.html">mnich</a></li><li class="navelem"><a class="el" href="dir_50f336f51fffdf1ee3547914d4a1aebc.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_e62391ac6d793e07045e631e11b91adf.html">AWatering</a></li><li class="navelem"><a class="el" href="dir_8da1178efada2d49fd9b631ba4c26a52.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_d7b114dc74fed83ba5b3fd0c9e5f0de9.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_fb08aa502f8e857c41120d4b0eeb14ef.html">Device</a></li><li class="navelem"><a class="el" href="dir_e45d71c5aba36e35171cc4ea90f81b42.html">ST</a></li><li class="navelem"><a class="el" href="dir_1dbe56c8f50059fb67f91d4249c16bb6.html">STM32F3xx</a></li><li class="navelem"><a class="el" href="dir_cc1a3554946e5a40bf3f5753aaf8de34.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f334x8.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f334x8_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __STM32F334x8_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __STM32F334x8_H</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   48</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   49</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0U       </span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   50</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   51</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   52</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1U       </span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   69</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   70</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   71</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   72</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   73</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   74</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   75</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   76</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   77</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   79</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   80</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   81</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   82</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   83</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   84</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   85</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   86</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a>              = 8,      </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a>                 = 18,     </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a>                 = 19,     </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a>                = 20,     </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a>                = 21,     </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a>                = 22,     </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a>         = 24,     </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a>              = 54,     </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a>              = 55,     </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a>                  = 64,     </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a>                = 65,     </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">HRTIM1_Master_IRQn</a>          = 67,     </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">HRTIM1_TIMA_IRQn</a>            = 68,     </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">HRTIM1_TIMB_IRQn</a>            = 69,     </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">HRTIM1_TIMC_IRQn</a>            = 70,     </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">HRTIM1_TIMD_IRQn</a>            = 71,     </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">HRTIM1_TIME_IRQn</a>            = 72,     </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">HRTIM1_FLT_IRQn</a>             = 73,     </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,      </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>            <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f3xx_8h.html">system_stm32f3xx.h</a>&quot;</span>    <span class="comment">/* STM32F3xx System Header */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  147</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gadd06351bbb4cf771125247d62b145d75">  149</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gadd06351bbb4cf771125247d62b145d75">ISR</a>;              </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga78d24b9deed83e90a2ff96c95ba94934">  150</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga78d24b9deed83e90a2ff96c95ba94934">IER</a>;              </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6126350919b341bfb13c0b24b30dc22a">  151</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6126350919b341bfb13c0b24b30dc22a">CR</a>;               </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga40a83116e2176d7197fc4b7d0eb08609">  152</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga40a83116e2176d7197fc4b7d0eb08609">CFGR</a>;             </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf740868b36d8ec3898c3567f2cfaac63">  153</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#gaf740868b36d8ec3898c3567f2cfaac63">RESERVED0</a>;        </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga73009a8122fcc628f467a4e997109347">  154</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga73009a8122fcc628f467a4e997109347">SMPR1</a>;            </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9e68fe36c4c8fbbac294b5496ccf7130">  155</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9e68fe36c4c8fbbac294b5496ccf7130">SMPR2</a>;            </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga54d49ecc780f3fd305613ecf4f817f80">  156</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga54d49ecc780f3fd305613ecf4f817f80">RESERVED1</a>;        </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga052b985734ae89cc566b5eebcbccb790">  157</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga052b985734ae89cc566b5eebcbccb790">TR1</a>;              </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf12d65ad51bd7bd8218b247a89e3c1b8">  158</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf12d65ad51bd7bd8218b247a89e3c1b8">TR2</a>;              </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaae8c3abfca538d1846ee561af9ef9f22">  159</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaae8c3abfca538d1846ee561af9ef9f22">TR3</a>;              </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga30aca300e6a05f1afa16406770c0dd52">  160</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga30aca300e6a05f1afa16406770c0dd52">RESERVED2</a>;        </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0185aa54962ba987f192154fb7a2d673">  161</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0185aa54962ba987f192154fb7a2d673">SQR1</a>;             </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6b6e55e6c667042e5a46a76518b73d5a">  162</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6b6e55e6c667042e5a46a76518b73d5a">SQR2</a>;             </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga51dbdba74c4d3559157392109af68fc6">  163</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga51dbdba74c4d3559157392109af68fc6">SQR3</a>;             </div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab66c9816c1ca151a6ec728ec55655264">  164</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab66c9816c1ca151a6ec728ec55655264">SQR4</a>;             </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga84114accead82bd11a0e12a429cdfed9">  165</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga84114accead82bd11a0e12a429cdfed9">DR</a>;               </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad4ffd02fea1594fdd917132e217e466a">  166</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#gad4ffd02fea1594fdd917132e217e466a">RESERVED3</a>;        </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga09db4799beea24a29003049cd0c37c0f">  167</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga09db4799beea24a29003049cd0c37c0f">RESERVED4</a>;        </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5438a76a93ac1bd2526e92ef298dc193">  168</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5438a76a93ac1bd2526e92ef298dc193">JSQR</a>;             </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga493d06dfdd25a614290df54467a78348">  169</a></span>&#160;  uint32_t      RESERVED5[4];     </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga97988c41c381690e8a38fec8d2d24ca5">  170</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga97988c41c381690e8a38fec8d2d24ca5">OFR1</a>;             </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae446fdae782b6dd059e348fc877681a6">  171</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae446fdae782b6dd059e348fc877681a6">OFR2</a>;             </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga23083f97baee16e0002366547c8cb5ea">  172</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga23083f97baee16e0002366547c8cb5ea">OFR3</a>;             </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga232fcdf46374a9c267c2a6533a777fac">  173</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga232fcdf46374a9c267c2a6533a777fac">OFR4</a>;             </div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga88e899f86a7e3c7af30d561c59673812">  174</a></span>&#160;  uint32_t      RESERVED6[4];     </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">  175</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>;             </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga898b87cab4f099bcca981cc4c9318b51">  176</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga898b87cab4f099bcca981cc4c9318b51">JDR2</a>;             </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga40999cd0a255ef62b2340e2726695063">  177</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga40999cd0a255ef62b2340e2726695063">JDR3</a>;             </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gabae6e9d688b16ef350878998f5e21c0b">  178</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gabae6e9d688b16ef350878998f5e21c0b">JDR4</a>;             </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5bc7bf8bf72fa68fa6fe17e3f70ed892">  179</a></span>&#160;  uint32_t      RESERVED7[4];     </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga02a34c693903ef6ac7326ed02582fdcf">  180</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga02a34c693903ef6ac7326ed02582fdcf">AWD2CR</a>;           </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3be9b42a9cf52d1b6776c2cfa439592f">  181</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3be9b42a9cf52d1b6776c2cfa439592f">AWD3CR</a>;           </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0ba5631f55ff82a9a375d4b0e6b63467">  182</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga0ba5631f55ff82a9a375d4b0e6b63467">RESERVED8</a>;        </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga35454801a099515a661b1fee41e4736b">  183</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga35454801a099515a661b1fee41e4736b">RESERVED9</a>;        </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6c97f0e1681230af109fddac27de9271">  184</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6c97f0e1681230af109fddac27de9271">DIFSEL</a>;           </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga685111833b5ed05fa8199fcac1f404b6">  185</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga685111833b5ed05fa8199fcac1f404b6">CALFACT</a>;          </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  189</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac38e24f600f9e134a54a0c43b976a4f4">  191</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac38e24f600f9e134a54a0c43b976a4f4">CSR</a>;            </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5206a0915a426980291c55c79db38890">  192</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga5206a0915a426980291c55c79db38890">RESERVED</a>;       </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaee6d4af7571a1bad2fec9e7b53733277">  193</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaee6d4af7571a1bad2fec9e7b53733277">CCR</a>;            </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6f7399bf70f677ef5de46a3038f414e1">  194</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6f7399bf70f677ef5de46a3038f414e1">CDR</a>;            </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html">  201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga22f525c909de2dcec1d4093fe1d562b8">  203</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga22f525c909de2dcec1d4093fe1d562b8">TIR</a>;  </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2351cb865d064cf75f61642aaa887f76">  204</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2351cb865d064cf75f61642aaa887f76">TDTR</a>; </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga408c96501b1cc8bd527432736d132a39">  205</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga408c96501b1cc8bd527432736d132a39">TDLR</a>; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">  206</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">TDHR</a>; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">  212</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga034504d43f7b16b320745a25b3a8f12d">  214</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga034504d43f7b16b320745a25b3a8f12d">RIR</a>;  </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">  215</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">RDTR</a>; </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac7d62861de29d0b4fcf11fabbdbd76e7">  216</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac7d62861de29d0b4fcf11fabbdbd76e7">RDLR</a>; </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga95890984bd67845015d40e82fb091c93">  217</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga95890984bd67845015d40e82fb091c93">RDHR</a>; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html">  223</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac9bc1e42212239d6830582bf0c696fc5">  225</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac9bc1e42212239d6830582bf0c696fc5">FR1</a>; </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga77959e28a302b05829f6a1463be7f800">  226</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga77959e28a302b05829f6a1463be7f800">FR2</a>; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html">  232</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1282eee79a22003257a7a5daa7f4a35f">  234</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#ga1282eee79a22003257a7a5daa7f4a35f">MCR</a>;                 </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf98b957a4e887751fbd407d3e2cf93b5">  235</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gaf98b957a4e887751fbd407d3e2cf93b5">MSR</a>;                 </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacbc82ac4e87e75350fc586be5e56d95b">  236</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gacbc82ac4e87e75350fc586be5e56d95b">TSR</a>;                 </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad8e858479e26ab075ee2ddb630e8769d">  237</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gad8e858479e26ab075ee2ddb630e8769d">RF0R</a>;                </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga69a528d1288c1de666df68655af1d20e">  238</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#ga69a528d1288c1de666df68655af1d20e">RF1R</a>;                </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">  239</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">IER</a>;                 </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab1a1b6a7c587443a03d654d3b9a94423">  240</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gab1a1b6a7c587443a03d654d3b9a94423">ESR</a>;                 </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaccad1e4155459a13369f5ad0e7c6da29">  241</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gaccad1e4155459a13369f5ad0e7c6da29">BTR</a>;                 </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad0cc7fb26376c435bbf148e962739337">  242</a></span>&#160;  uint32_t                   RESERVED0[88];       </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga328925e230f68a775f6f4ad1076c27ce">  243</a></span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa6053bc607535d9ecf7a3d887c0cc053">  244</a></span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga046ef464378aaaaafaf999c23a4dc55e">  245</a></span>&#160;  uint32_t                   RESERVED1[12];       </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">  246</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">FMR</a>;                 </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">  247</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">FM1R</a>;                </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab29069c9fd10eeec47414abd8d06822f">  248</a></span>&#160;  uint32_t                   <a class="code" href="group___c_m_s_i_s___device.html#gab29069c9fd10eeec47414abd8d06822f">RESERVED2</a>;           </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac6296402924b37966c67ccf14a381976">  249</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gac6296402924b37966c67ccf14a381976">FS1R</a>;                </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf730af32307f845895465e8ead57d20c">  250</a></span>&#160;  uint32_t                   <a class="code" href="group___c_m_s_i_s___device.html#gaf730af32307f845895465e8ead57d20c">RESERVED3</a>;           </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae2decd14b26f851e00a31b42d15293ce">  251</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gae2decd14b26f851e00a31b42d15293ce">FFA1R</a>;               </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga51c408c7c352b8080f0c6d42bf811d43">  252</a></span>&#160;  uint32_t                   <a class="code" href="group___c_m_s_i_s___device.html#ga51c408c7c352b8080f0c6d42bf811d43">RESERVED4</a>;           </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">  253</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="group___c_m_s_i_s___device.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">FA1R</a>;                </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad4339975b6064cfe2aaeb642f916d6e0">  254</a></span>&#160;  uint32_t                   RESERVED5[8];        </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga23a22b903fdc909ac9f61edd68029f35">  255</a></span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html">  261</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab894a4f70da24aa3c39b2c9a3790cbf8">  263</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab894a4f70da24aa3c39b2c9a3790cbf8">CSR</a>;         </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <a class="code" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___common___type_def.html">  266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab5d98b35671e3c035bdf64e8b4a0528c">  268</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab5d98b35671e3c035bdf64e8b4a0528c">CSR</a>;         </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <a class="code" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  275</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;{</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga50cb22870dbb9001241cec694994e5ef">  277</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga50cb22870dbb9001241cec694994e5ef">DR</a>;          </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad84e8694cd4b5375ee533c2d875c3b5a">  278</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="group___c_m_s_i_s___device.html#gad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>;         </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga70dfd1730dba65041550ef55a44db87c">  279</a></span>&#160;  uint8_t       <a class="code" href="group___c_m_s_i_s___device.html#ga70dfd1730dba65041550ef55a44db87c">RESERVED0</a>;   </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga8b205c6e25b1808ac016db2356b3021d">  280</a></span>&#160;  uint16_t      <a class="code" href="group___c_m_s_i_s___device.html#ga8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>;   </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf33fa5c173e1c102e6d0242fe60e569f">  281</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf33fa5c173e1c102e6d0242fe60e569f">CR</a>;          </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4dd260a7d589d62975619a42f9a6abe4">  282</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga4dd260a7d589d62975619a42f9a6abe4">RESERVED2</a>;   </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga13639f272f5093e184d726ed5a8945a3">  283</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga13639f272f5093e184d726ed5a8945a3">INIT</a>;        </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0a6a8675609cee77ff162e575cfc74e8">  284</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0a6a8675609cee77ff162e575cfc74e8">POL</a>;         </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga394324f0b573837ca15a87127b2a37ea">  293</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga394324f0b573837ca15a87127b2a37ea">CR</a>;       </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4ccb66068a1ebee1179574dda20206b6">  294</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a>;  </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gafbfd2855cdb81939b4efc58e08aaf3e5">  295</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>;  </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5eb63912e39085e3e13d64bdb0cf38bd">  296</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DHR12L1</a>;  </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3a382d341fb608a04390bacb8c00b0f0">  297</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3a382d341fb608a04390bacb8c00b0f0">DHR8R1</a>;   </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab1f777540c487c26bf27e6fa37a644cc">  298</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab1f777540c487c26bf27e6fa37a644cc">DHR12R2</a>;  </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9f612b6b3e065e810e5a2fb254d6a40b">  299</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9f612b6b3e065e810e5a2fb254d6a40b">DHR12L2</a>;  </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3b096b71656f8fb32cd18b4c8b1d2334">  300</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3b096b71656f8fb32cd18b4c8b1d2334">DHR8R2</a>;   </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">  301</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">DHR12RD</a>;  </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaea4d055e3697999b44cdcf2702d79d40">  302</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaea4d055e3697999b44cdcf2702d79d40">DHR12LD</a>;  </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga03f8d95bbf0ce3a53cb79506d5bf995a">  303</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga03f8d95bbf0ce3a53cb79506d5bf995a">DHR8RD</a>;   </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga50b4f0b0d2a376f729c8d7acf47864c3">  304</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a>;     </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1bde8391647d6422b39ab5ba4f13848b">  305</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga1bde8391647d6422b39ab5ba4f13848b">DOR2</a>;     </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">  306</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>;       </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  313</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0cc3561c124d06bb57dfa855e43ed99f">  315</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>;  </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga15981828f2b915d38570cf6684e99a53">  316</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga15981828f2b915d38570cf6684e99a53">CR</a>;      </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaac341c7e09cd5224327eeb7d9f122bed">  317</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>;  </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga011f892d86367dbe786964b14bc515a6">  318</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga011f892d86367dbe786964b14bc515a6">APB2FZ</a>;  </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  325</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa4938d438293f76ff6d9a262715c23eb">  327</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa4938d438293f76ff6d9a262715c23eb">CCR</a>;          </div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf1c675e412fb96e38b6b4630b88c5676">  328</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf1c675e412fb96e38b6b4630b88c5676">CNDTR</a>;        </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">  329</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a>;         </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">  330</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a>;         </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  333</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;{</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa341a859df2f59bf6c0f7a000ab8734b">  335</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa341a859df2f59bf6c0f7a000ab8734b">ISR</a>;          </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga30576220ca1968e61666d92092e8911e">  336</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga30576220ca1968e61666d92092e8911e">IFCR</a>;         </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  343</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;{</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga17d061db586d4a5aa646b68495a8e6a4">  345</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga17d061db586d4a5aa646b68495a8e6a4">IMR</a>;          </div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9c5bff67bf9499933959df7eb91a1bd6">  346</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;          </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac019d211d8c880b327a1b90a06cc0675">  347</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac019d211d8c880b327a1b90a06cc0675">RTSR</a>;         </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaee667dc148250bbf37fdc66dc4a9874d">  348</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaee667dc148250bbf37fdc66dc4a9874d">FTSR</a>;         </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5c1f538e64ee90918cd158b808f5d4de">  349</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5c1f538e64ee90918cd158b808f5d4de">SWIER</a>;        </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga133294b87dbe6a01e8d9584338abc39a">  350</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga133294b87dbe6a01e8d9584338abc39a">PR</a>;           </div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga022f7a6ab98b1cf66443e0af882122ef">  351</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga022f7a6ab98b1cf66443e0af882122ef">RESERVED1</a>;    </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae89cc25b732d7992ed136ee137ddd7d4">  352</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#gae89cc25b732d7992ed136ee137ddd7d4">RESERVED2</a>;    </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0d6bf1df9ad8ca71ac21d19a1a9c9375">  353</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0d6bf1df9ad8ca71ac21d19a1a9c9375">IMR2</a>;         </div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga36eec4d67b3fb7a34fe555be763e2347">  354</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga36eec4d67b3fb7a34fe555be763e2347">EMR2</a>;         </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9670b69baeb2f676b54403a6fd7482dc">  355</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9670b69baeb2f676b54403a6fd7482dc">RTSR2</a>;        </div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga518a0f964908240ac335bf137c2097f3">  356</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga518a0f964908240ac335bf137c2097f3">FTSR2</a>;        </div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac537696dafad0997c5ebc4f4d21abd16">  357</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac537696dafad0997c5ebc4f4d21abd16">SWIER2</a>;       </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga70a4f12449826cb6aeceed7ee6253752">  358</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga70a4f12449826cb6aeceed7ee6253752">PR2</a>;          </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}<a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaaf432a8a8948613f4f66fcace5d2e5fe">  367</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;          </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga802e9a26a89b44decd2d32d97f729dd3">  368</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga802e9a26a89b44decd2d32d97f729dd3">KEYR</a>;         </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga793cd13a4636c9785fdb99316f7fd7ab">  369</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>;      </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga52c4943c64904227a559bf6f14ce4de6">  370</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga52c4943c64904227a559bf6f14ce4de6">SR</a>;           </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7919306d0e032a855200420a57f884d7">  371</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7919306d0e032a855200420a57f884d7">CR</a>;           </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9cd77bc29038841798b4b63c5cecdb9d">  372</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9cd77bc29038841798b4b63c5cecdb9d">AR</a>;           </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0fcd52ab6fff5b2e6843ad029509913a">  373</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga0fcd52ab6fff5b2e6843ad029509913a">RESERVED</a>;     </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga24dece1e3b3185456afe34c3dc6add2e">  374</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga24dece1e3b3185456afe34c3dc6add2e">OBR</a>;          </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac1889c0e17d868ab991f267ceb9dbb4b">  375</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac1889c0e17d868ab991f267ceb9dbb4b">WRPR</a>;         </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad9f9ae594003c39cc27f147e29a130bb">  384</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#gad9f9ae594003c39cc27f147e29a130bb">RDP</a>;          </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab0292062a80446c97dac24604bd8ed8e">  385</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#gab0292062a80446c97dac24604bd8ed8e">USER</a>;         </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7570c0ba4b4d31c6061d595279e6b36e">  386</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#ga7570c0ba4b4d31c6061d595279e6b36e">Data0</a>;        </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4e0e4a89db7004fb08a8a19129e9970e">  387</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#ga4e0e4a89db7004fb08a8a19129e9970e">Data1</a>;        </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacee93898f092604a871e52d64560e7a9">  388</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#gacee93898f092604a871e52d64560e7a9">WRP0</a>;         </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad397993d8c149a64e3f2a8bc7ecdf1c5">  389</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#gad397993d8c149a64e3f2a8bc7ecdf1c5">WRP1</a>;         </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  396</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac2505d096b6b650f1647b8e0ff8b196b">  398</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac2505d096b6b650f1647b8e0ff8b196b">MODER</a>;        </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga910885e4d881c3a459dd11640237107f">  399</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga910885e4d881c3a459dd11640237107f">OTYPER</a>;       </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0d233d720f18ae2050f9131fa6faf7c6">  400</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0d233d720f18ae2050f9131fa6faf7c6">OSPEEDR</a>;      </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga44ada3bfbe891e2efc1e06bda4c8014e">  401</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga44ada3bfbe891e2efc1e06bda4c8014e">PUPDR</a>;        </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacf11156409414ad8841bb0b62959ee96">  402</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gacf11156409414ad8841bb0b62959ee96">IDR</a>;          </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">  403</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">ODR</a>;          </div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacd6f21e08912b484c030ca8b18e11cd6">  404</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gacd6f21e08912b484c030ca8b18e11cd6">BSRR</a>;         </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga95a59d4b1d52be521f3246028be32f3e">  405</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga95a59d4b1d52be521f3246028be32f3e">LCKR</a>;         </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2245603433e102f0fd8a85f7de020755">  406</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaab918bfbfae459789db1fd0b220c7f21">  407</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaab918bfbfae459789db1fd0b220c7f21">BRR</a>;          </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}<a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html">  414</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;{</div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa3123f8a6ca8605b6687b9ee3f11e8ef">  416</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa3123f8a6ca8605b6687b9ee3f11e8ef">CSR</a>;        </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* HRTIM master registers definition */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html">  423</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;{</div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9998b0987b32d9a4357c908b844b5499">  425</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9998b0987b32d9a4357c908b844b5499">MCR</a>;            </div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab6f74134bdf610c6d36be93f0ce8929d">  426</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab6f74134bdf610c6d36be93f0ce8929d">MISR</a>;           </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad98d31011d5949f78bd7ed04eef4daf3">  427</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad98d31011d5949f78bd7ed04eef4daf3">MICR</a>;           </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gadb180fbfd563ae250f243b4c212b78e2">  428</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gadb180fbfd563ae250f243b4c212b78e2">MDIER</a>;          </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga8757d4382d0b1e41fb980b96507f59b0">  429</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga8757d4382d0b1e41fb980b96507f59b0">MCNTR</a>;          </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga82126cf73ed90dfec65c8dbf7e00f876">  430</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga82126cf73ed90dfec65c8dbf7e00f876">MPER</a>;           </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gafd93522e257706f438c3ac0b90bbdad9">  431</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gafd93522e257706f438c3ac0b90bbdad9">MREP</a>;           </div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga665ab7f6359138e3ed90c2fef2c8d770">  432</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga665ab7f6359138e3ed90c2fef2c8d770">MCMP1R</a>;         </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac8164842c14abe920e74cdb3d5118f7d">  433</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#gac8164842c14abe920e74cdb3d5118f7d">RESERVED0</a>;     </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac8372aa15145dc78715585799d0d0e13">  434</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac8372aa15145dc78715585799d0d0e13">MCMP2R</a>;         </div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6ec37e45045f932ac961e6a1d7f164a9">  435</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6ec37e45045f932ac961e6a1d7f164a9">MCMP3R</a>;         </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaba50b97de51e4600d06fe3e9360f5325">  436</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaba50b97de51e4600d06fe3e9360f5325">MCMP4R</a>;         </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga143694aea9644b14ef27d32665846d48">  437</a></span>&#160;  uint32_t      RESERVED1[20];  </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;}<a class="code" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a>; </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* HRTIM Timer A to E registers definition */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html">  441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;{</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9173d3ec7c92223cf50a56603c81badf">  443</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9173d3ec7c92223cf50a56603c81badf">TIMxCR</a>;     </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2fa9028b493d2d6dcc89bfbb8b5ee966">  444</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2fa9028b493d2d6dcc89bfbb8b5ee966">TIMxISR</a>;    </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad5297297806a11928502dcb425980155">  445</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad5297297806a11928502dcb425980155">TIMxICR</a>;    </div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf006efa59d4c5abf790bd70a3efcf4c0">  446</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf006efa59d4c5abf790bd70a3efcf4c0">TIMxDIER</a>;   </div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga77e884b308a1a4585d824e0d5409e134">  447</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga77e884b308a1a4585d824e0d5409e134">CNTxR</a>;      </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf0c788126b805e9f93be51becea18c12">  448</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf0c788126b805e9f93be51becea18c12">PERxR</a>;      </div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac4df3ee9d5dd2f809b6def3fa76cdc33">  449</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac4df3ee9d5dd2f809b6def3fa76cdc33">REPxR</a>;      </div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga99afb27e2918e21b7e3b21e2f67669de">  450</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga99afb27e2918e21b7e3b21e2f67669de">CMP1xR</a>;     </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3487083f99a3af25430c110f4366ec80">  451</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3487083f99a3af25430c110f4366ec80">CMP1CxR</a>;    </div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0cca425b1c6a0c892cdf8759d43861b0">  452</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0cca425b1c6a0c892cdf8759d43861b0">CMP2xR</a>;     </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf076ad5f9041deb329c9c0e92aae6105">  453</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf076ad5f9041deb329c9c0e92aae6105">CMP3xR</a>;     </div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3fba4a76e2736a86f44e1f7588cc3e31">  454</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3fba4a76e2736a86f44e1f7588cc3e31">CMP4xR</a>;     </div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga79e2704f413deec31900cdbf751b689e">  455</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga79e2704f413deec31900cdbf751b689e">CPT1xR</a>;     </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga41ac0b59a9585af116bbae29dcf76c78">  456</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga41ac0b59a9585af116bbae29dcf76c78">CPT2xR</a>;     </div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga606bf1818b1a46dcf9b1c5b6332c10f2">  457</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga606bf1818b1a46dcf9b1c5b6332c10f2">DTxR</a>;       </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf66ec58de15ad11e193a131600a8ca79">  458</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf66ec58de15ad11e193a131600a8ca79">SETx1R</a>;     </div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga47efe68443b75c5539907d539ca9c668">  459</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga47efe68443b75c5539907d539ca9c668">RSTx1R</a>;     </div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3c9bfd9548d77716a2f5258b9aa1b3f9">  460</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3c9bfd9548d77716a2f5258b9aa1b3f9">SETx2R</a>;     </div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2a32d4e45ee9819ed5f2be2050c28b03">  461</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2a32d4e45ee9819ed5f2be2050c28b03">RSTx2R</a>;     </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga21f5ec80fdc4b1e67fccfdb18be44962">  462</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga21f5ec80fdc4b1e67fccfdb18be44962">EEFxR1</a>;     </div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4b47f7b4dcace4e42968ea4197082f22">  463</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga4b47f7b4dcace4e42968ea4197082f22">EEFxR2</a>;     </div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga8ac91eb77423dc5391d030c5be66fc5a">  464</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga8ac91eb77423dc5391d030c5be66fc5a">RSTxR</a>;      </div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga28e35cbbb5a692c210ac2463c018e4a7">  465</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga28e35cbbb5a692c210ac2463c018e4a7">CHPxR</a>;      </div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad17150de9b4e785a92682bf66d8c788a">  466</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad17150de9b4e785a92682bf66d8c788a">CPT1xCR</a>;    </div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5d91e254b579bd9e28e5a92b3039b067">  467</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5d91e254b579bd9e28e5a92b3039b067">CPT2xCR</a>;    </div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9f3842853c6157e11aface4a32f35a92">  468</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9f3842853c6157e11aface4a32f35a92">OUTxR</a>;      </div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf6f3963811d99c5adbf763eb411f7647">  469</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf6f3963811d99c5adbf763eb411f7647">FLTxR</a>;      </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa4536c87894593f3aaa9c98a88e1e144">  470</a></span>&#160;  uint32_t      RESERVED0[5];  </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}<a class="code" href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* HRTIM common register definition */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html">  474</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga89f4359b1525d1f2feefdf8a3ce35d04">  476</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga89f4359b1525d1f2feefdf8a3ce35d04">CR1</a>;        </div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2c6b54d79983f6826c486d803108b3ec">  477</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2c6b54d79983f6826c486d803108b3ec">CR2</a>;        </div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6af5256abc4772559db27a907d19fb54">  478</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6af5256abc4772559db27a907d19fb54">ISR</a>;        </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad110cb18195f415e8575c76d9795d66b">  479</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad110cb18195f415e8575c76d9795d66b">ICR</a>;        </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaaa46777127ca968055809f6939369b07">  480</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaaa46777127ca968055809f6939369b07">IER</a>;        </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga948696e86ea3388cb8cd94cb924e6adb">  481</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga948696e86ea3388cb8cd94cb924e6adb">OENR</a>;       </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gafc0d5fc22ce6426498473ec63be8577c">  482</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gafc0d5fc22ce6426498473ec63be8577c">ODISR</a>;      </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gabf167844da1fea363b0e0cfb2995b1f1">  483</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gabf167844da1fea363b0e0cfb2995b1f1">ODSR</a>;       </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga84677e09b97c210707927b4ee3d32942">  484</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga84677e09b97c210707927b4ee3d32942">BMCR</a>;       </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae2c73075443374fe48c5907ae64bda3d">  485</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae2c73075443374fe48c5907ae64bda3d">BMTRGR</a>;     </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae3cf0c13fecf45c47060f2c0f2232ae8">  486</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae3cf0c13fecf45c47060f2c0f2232ae8">BMCMPR</a>;     </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga94b0b54e3f736f3f945430499aaa8ef3">  487</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga94b0b54e3f736f3f945430499aaa8ef3">BMPER</a>;      </div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga65176a38f64ac9fc452595623c3fdfdf">  488</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga65176a38f64ac9fc452595623c3fdfdf">EECR1</a>;      </div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga84636e1b7e1f1968569803c24fb7db98">  489</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga84636e1b7e1f1968569803c24fb7db98">EECR2</a>;      </div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga41f36bdf56cf52b63b06cc8ddd54f235">  490</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga41f36bdf56cf52b63b06cc8ddd54f235">EECR3</a>;      </div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae6997817a642785a6b7bb6a9224d2663">  491</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae6997817a642785a6b7bb6a9224d2663">ADC1R</a>;      </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaca2a9247ff62e95c5ef837885aedcfa0">  492</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaca2a9247ff62e95c5ef837885aedcfa0">ADC2R</a>;      </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab369f305ef755734780685591352b6d5">  493</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab369f305ef755734780685591352b6d5">ADC3R</a>;      </div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga239081534d01e2a85a7eea45274fcd25">  494</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga239081534d01e2a85a7eea45274fcd25">ADC4R</a>;      </div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga165de25f7a95301f28092b8caa9a8375">  495</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga165de25f7a95301f28092b8caa9a8375">DLLCR</a>;      </div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6100cd9090828bfdbedb8d274b63983e">  496</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6100cd9090828bfdbedb8d274b63983e">FLTINR1</a>;    </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3535a7da497279a07685a59c8efc9169">  497</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3535a7da497279a07685a59c8efc9169">FLTINR2</a>;    </div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga70a17eae2ce7f3305d983fe6048cbc8a">  498</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga70a17eae2ce7f3305d983fe6048cbc8a">BDMUPR</a>;     </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7825b4fb16ed6c26323f3d8e5ecd5e6b">  499</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7825b4fb16ed6c26323f3d8e5ecd5e6b">BDTAUPR</a>;    </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gabc14aed1de9b5f0e8c82b37e1d757dce">  500</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gabc14aed1de9b5f0e8c82b37e1d757dce">BDTBUPR</a>;    </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga832e17c5a214273063420caa7c02caaa">  501</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga832e17c5a214273063420caa7c02caaa">BDTCUPR</a>;    </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gadf6e95bab456e42a39305cdd89c2d2d6">  502</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gadf6e95bab456e42a39305cdd89c2d2d6">BDTDUPR</a>;    </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1112a23e85aca1a05904f35a21ad3d12">  503</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga1112a23e85aca1a05904f35a21ad3d12">BDTEUPR</a>;    </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2f0ce2c57c227823c9878fbf43cf8c8f">  504</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2f0ce2c57c227823c9878fbf43cf8c8f">BDMADR</a>;     </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;}<a class="code" href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* HRTIM  register definition */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html">  508</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a> sMasterRegs;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a> sTimerxRegs[5];</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  uint32_t             RESERVED0[32];</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a> sCommonRegs;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}<a class="code" href="struct_h_r_t_i_m___type_def.html">HRTIM_TypeDef</a>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  519</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;{</div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5e0e229c223361eee4278d585787ace1">  521</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5e0e229c223361eee4278d585787ace1">CFGR1</a>;       </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6b19ffd6acd9c6a5103b93dd64281f63">  522</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6b19ffd6acd9c6a5103b93dd64281f63">RCR</a>;        </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga66a06b3aab7ff5c8fa342f7c1994bf7d">  523</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];   </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa643f1162e93489204200a465e11fd86">  524</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa643f1162e93489204200a465e11fd86">CFGR2</a>;       </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4046d6d0379d1b629665b866d0442ecd">  525</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga4046d6d0379d1b629665b866d0442ecd">RESERVED0</a>;   </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga20ecd04c6a42bac56f0dbd5640e6aaf0">  526</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga20ecd04c6a42bac56f0dbd5640e6aaf0">RESERVED1</a>;   </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga3fadb54ea7fd466c3e19c7478dca8da8">  527</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga3fadb54ea7fd466c3e19c7478dca8da8">RESERVED2</a>;   </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1b25444a1ddbe13adec6b33e9309dbe3">  528</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga1b25444a1ddbe13adec6b33e9309dbe3">RESERVED4</a>;   </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaec51337c62111f13e976f73f1f691861">  529</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaec51337c62111f13e976f73f1f691861">RESERVED5</a>;  </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7e407e96a4e0d2577d2ee1f6165965cb">  530</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7e407e96a4e0d2577d2ee1f6165965cb">RESERVED6</a>;   </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2e67d5f26fd40feba7cb0b45b7dc2016">  531</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2e67d5f26fd40feba7cb0b45b7dc2016">RESERVED7</a>;  </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga947b3938ff1174c1268db938e19eac6c">  532</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga947b3938ff1174c1268db938e19eac6c">RESERVED8</a>;  </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacb6d61abc4707e582365d274774a13c0">  533</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gacb6d61abc4707e582365d274774a13c0">RESERVED9</a>;   </div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5bf6d41770fd8dc6473d962b8770a00f">  534</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5bf6d41770fd8dc6473d962b8770a00f">RESERVED10</a>;  </div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga611b251f8aae29cb2a83a985596bb26e">  535</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga611b251f8aae29cb2a83a985596bb26e">RESERVED11</a>;  </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga89e0a9b959869be96bfef32c278c869a">  536</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga89e0a9b959869be96bfef32c278c869a">RESERVED12</a>;  </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae037e71a3c59a05d0f81128820b9d9a7">  537</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae037e71a3c59a05d0f81128820b9d9a7">RESERVED13</a>;  </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga86b9bede392fee8a53b449494d0856ec">  538</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga86b9bede392fee8a53b449494d0856ec">CFGR3</a>;      </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  545</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;{</div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga91782f7b81475b0e3c3779273abd26aa">  547</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga91782f7b81475b0e3c3779273abd26aa">CR1</a>;      </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga29eb47db03d5ad7e9b399f8895f1768c">  548</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga29eb47db03d5ad7e9b399f8895f1768c">CR2</a>;      </div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae8269169fcbdc2ecb580208d99c2f89f">  549</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae8269169fcbdc2ecb580208d99c2f89f">OAR1</a>;     </div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga73988a218be320999c74a641b3d6e3c1">  550</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga73988a218be320999c74a641b3d6e3c1">OAR2</a>;     </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga92514ade6721d7c8e35d95c5b5810852">  551</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga92514ade6721d7c8e35d95c5b5810852">TIMINGR</a>;  </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga95f1607b6254092066a3b6e35146e28a">  552</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga95f1607b6254092066a3b6e35146e28a">TIMEOUTR</a>; </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0f73f2b049d95841c54313f0cc949afe">  553</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0f73f2b049d95841c54313f0cc949afe">ISR</a>;      </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga790a1957ec69244915a9637f7d925cf7">  554</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga790a1957ec69244915a9637f7d925cf7">ICR</a>;      </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga64c9036c1b58778cda97efa2e8a4be97">  555</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga64c9036c1b58778cda97efa2e8a4be97">PECR</a>;     </div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga43d30d8efd8e4606663c7cb8d2565e12">  556</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga43d30d8efd8e4606663c7cb8d2565e12">RXDR</a>;     </div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad243ba45c86b31cb271ccfc09c920628">  557</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad243ba45c86b31cb271ccfc09c920628">TXDR</a>;     </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;}<a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  564</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">  566</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;   </div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5f2717885ff171e686e0347af9e6b68d">  567</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5f2717885ff171e686e0347af9e6b68d">PR</a>;   </div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa3703eaa40e447dcacc69c0827595532">  568</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa3703eaa40e447dcacc69c0827595532">RLR</a>;  </div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9bbfbe921f2acfaf58251849bd0a511c">  569</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9bbfbe921f2acfaf58251849bd0a511c">SR</a>;   </div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga88aff7f1de0043ecf1667bd40b8c99d1">  570</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga88aff7f1de0043ecf1667bd40b8c99d1">WINR</a>; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  577</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;{</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">  579</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;   </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae17097e69c88b6c00033d6fb84a8182b">  580</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae17097e69c88b6c00033d6fb84a8182b">CSR</a>;  </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  586</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gabcb9ff48b9afb990283fefad0554b5b3">  588</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gabcb9ff48b9afb990283fefad0554b5b3">CR</a>;         </div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0721b1b729c313211126709559fad371">  589</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0721b1b729c313211126709559fad371">CFGR</a>;       </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaeadf3a69dd5795db4638f71938704ff0">  590</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaeadf3a69dd5795db4638f71938704ff0">CIR</a>;        </div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4491ab20a44b70bf7abd247791676a59">  591</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>;   </div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga600f4d6d592f43edb2fc653c5cba023a">  592</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>;   </div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gabaebc9204bbc1708356435a5a01e70eb">  593</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gabaebc9204bbc1708356435a5a01e70eb">AHBENR</a>;     </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga619b4c22f630a269dfd0c331f90f6868">  594</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>;    </div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaec7622ba90341c9faf843d9ee54a759f">  595</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>;    </div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">  596</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a>;       </div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7e913b8bf59d4351e1f3d19387bd05b9">  597</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;        </div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga46a098b026c5e85770e7a7f05a35d49c">  598</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a>;    </div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf4b0f200c36cbfd1a449e2a85b372ef9">  599</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf4b0f200c36cbfd1a449e2a85b372ef9">CFGR2</a>;      </div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaefff89d2cb0047b1fbd254a034404acf">  600</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaefff89d2cb0047b1fbd254a034404acf">CFGR3</a>;      </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  607</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga2e8783857f8644a4eb80ebc51e1cba42">  609</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga2e8783857f8644a4eb80ebc51e1cba42">TR</a>;         </div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga8750eae683cb3d382476dc7cdcd92b96">  610</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga8750eae683cb3d382476dc7cdcd92b96">DR</a>;         </div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga731d9209ce40dce6ea61fcc6f818c892">  611</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga731d9209ce40dce6ea61fcc6f818c892">CR</a>;         </div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5a7b104d80b48b5708b50cdc487d6a78">  612</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;        </div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5f43a11e0873212f598e41db5f2dcf6a">  613</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5f43a11e0873212f598e41db5f2dcf6a">PRER</a>;       </div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad93017bb0a778a2aad9cd71211fc770a">  614</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad93017bb0a778a2aad9cd71211fc770a">WUTR</a>;       </div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga150d3ec74c7a8884d87bc15b9e878055">  615</a></span>&#160;  uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga150d3ec74c7a8884d87bc15b9e878055">RESERVED0</a>;       </div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">  616</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>;     </div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9816616e1f00955c8982469d0dd9c953">  617</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9816616e1f00955c8982469d0dd9c953">ALRMBR</a>;     </div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad54765af56784498a3ae08686b79a1ff">  618</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad54765af56784498a3ae08686b79a1ff">WPR</a>;        </div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaefbd38be87117d1fced289bf9c534414">  619</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaefbd38be87117d1fced289bf9c534414">SSR</a>;        </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6082856c9191f5003b6163c0d3afcaff">  620</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>;     </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">  621</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>;       </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa4633dbcdb5dd41a714020903fd67c82">  622</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa4633dbcdb5dd41a714020903fd67c82">TSDR</a>;       </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">  623</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>;      </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaea66ea813830c2f3ff207464794397a4">  624</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaea66ea813830c2f3ff207464794397a4">CALR</a>;       </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga498ecce9715c916dd09134fddd0072c0">  625</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga498ecce9715c916dd09134fddd0072c0">TAFCR</a>;      </div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">  626</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>;   </div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga249009cd672e7bcd52df1a41de4619e1">  627</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga249009cd672e7bcd52df1a41de4619e1">ALRMBSSR</a>;   </div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga09936292ef8d82974b55a03a1080534e">  628</a></span>&#160;  uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga09936292ef8d82974b55a03a1080534e">RESERVED7</a>;       </div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">  629</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a>;      </div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5439bfca3708c6b8be6a74626f06111f">  630</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5439bfca3708c6b8be6a74626f06111f">BKP1R</a>;      </div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa845c401b24d2ef1049f489f26d35626">  631</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa845c401b24d2ef1049f489f26d35626">BKP2R</a>;      </div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac3802c3b17482a0667fb34ddd1863434">  632</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac3802c3b17482a0667fb34ddd1863434">BKP3R</a>;      </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6131b2f2896c122cf223206e4cfd2bd0">  633</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a>;      </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  641</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6ecd5cb63b85c381bd67dc90dd4f573a">  643</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>;      </div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga38cb89a872e456e6ecd29b6c71d85600">  644</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga38cb89a872e456e6ecd29b6c71d85600">CR2</a>;      </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga33f3dd6a505d06fe6c466b63be451891">  645</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga33f3dd6a505d06fe6c466b63be451891">SR</a>;       </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga02ef206dd5bb270e1f17fedd71284422">  646</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga02ef206dd5bb270e1f17fedd71284422">DR</a>;       </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga609d2a279b1927846a991deb9d0dc0b0">  647</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>;    </div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga60f1f0e77c52e89cfd738999bee5c9d0">  648</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga60f1f0e77c52e89cfd738999bee5c9d0">RXCRCR</a>;   </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0b5a7f6383eb478bbcc22a36c5e95ae6">  649</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0b5a7f6383eb478bbcc22a36c5e95ae6">TXCRCR</a>;   </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  655</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;{</div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga9dafc8b03e8497203a8bb395db865328">  657</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga9dafc8b03e8497203a8bb395db865328">CR1</a>;         </div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6b1ae85138ed91686bf63699c61ef835">  658</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6b1ae85138ed91686bf63699c61ef835">CR2</a>;         </div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga67d30593bcb68b98186ebe5bc8dc34b1">  659</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>;        </div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga22a33c78ca5bec0e3e8559164a82b8ef">  660</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>;        </div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacedfc978c879835c05ef1788ad26b2ff">  661</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gacedfc978c879835c05ef1788ad26b2ff">SR</a>;          </div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga04248d87f48303fd2267810104a7878d">  662</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga04248d87f48303fd2267810104a7878d">EGR</a>;         </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0f2291e7efdf3222689ef13e9be2ea4a">  663</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>;       </div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa8129ca70a2232c91c8cfcaf375249f6">  664</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa8129ca70a2232c91c8cfcaf375249f6">CCMR2</a>;       </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad7271cc1eec9ef16e4ee5401626c0b3b">  665</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>;        </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6fdd2a7fb88d28670b472aaac0d9d262">  666</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;         </div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad03c852f58077a11e75f8af42fa6d921">  667</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad03c852f58077a11e75f8af42fa6d921">PSC</a>;         </div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">  668</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;         </div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad432e2a315abf68e6c295fb4ebc37534">  669</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad432e2a315abf68e6c295fb4ebc37534">RCR</a>;         </div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">  670</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;        </div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4d1171e9a61538424b8ef1f2571986d0">  671</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;        </div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac83441bfb8d0287080dcbd945a272a74">  672</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac83441bfb8d0287080dcbd945a272a74">CCR3</a>;        </div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">  673</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;        </div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga137d3523b60951eca1e4130257b2b23d">  674</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga137d3523b60951eca1e4130257b2b23d">BDTR</a>;        </div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7efe9ea8067044cac449ada756ebc2d1">  675</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7efe9ea8067044cac449ada756ebc2d1">DCR</a>;         </div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gafb7114ac49dba07ba5d250c507dbf23d">  676</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gafb7114ac49dba07ba5d250c507dbf23d">DMAR</a>;        </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gacb0e8a4efa46dac4a2fb1aa3d45924fd">  677</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gacb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>;          </div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gac0dcd8f9118b07b16cd79d03cb1a0904">  678</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gac0dcd8f9118b07b16cd79d03cb1a0904">CCMR3</a>;       </div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf30dc563e6c1b7b7e01e393feb484080">  679</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf30dc563e6c1b7b7e01e393feb484080">CCR5</a>;        </div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga374f851b5f1097a3ebd3f494ded6512a">  680</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga374f851b5f1097a3ebd3f494ded6512a">CCR6</a>;        </div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html">  686</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;{</div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5242c0f547b4c65ad619dae5cf670b17">  688</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5242c0f547b4c65ad619dae5cf670b17">CR</a>;            </div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6d83a90d85e3b545cf29e98eac11765e">  689</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6d83a90d85e3b545cf29e98eac11765e">IER</a>;           </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga447b91de2a50d7ebde5716a8e7eda3ee">  690</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga447b91de2a50d7ebde5716a8e7eda3ee">ICR</a>;           </div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7d65e605788d739a9b23a9b4a45fd10b">  691</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga7d65e605788d739a9b23a9b4a45fd10b">ISR</a>;           </div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga715fd9205b604d1dda5046a31996296a">  692</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga715fd9205b604d1dda5046a31996296a">IOHCR</a>;         </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga27f20ff0eccdc070477448b973ca8df7">  693</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga27f20ff0eccdc070477448b973ca8df7">RESERVED1</a>;     </div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf8a7f56b952ec2aba979eb8301e5800c">  694</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf8a7f56b952ec2aba979eb8301e5800c">IOASCR</a>;        </div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga7ff59eaa0f8c9e69e6736dddc514a037">  695</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga7ff59eaa0f8c9e69e6736dddc514a037">RESERVED2</a>;     </div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga95191a7f002c8738f835ffbb356e28c6">  696</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga95191a7f002c8738f835ffbb356e28c6">IOSCR</a>;         </div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga0d47873260f8f0c16b8ec77e1edc8789">  697</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga0d47873260f8f0c16b8ec77e1edc8789">RESERVED3</a>;     </div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gad468fece7d1f454e0f8967edc9068c73">  698</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gad468fece7d1f454e0f8967edc9068c73">IOCCR</a>;         </div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga75a37e293ded1627c94cf521df950e31">  699</a></span>&#160;  uint32_t      <a class="code" href="group___c_m_s_i_s___device.html#ga75a37e293ded1627c94cf521df950e31">RESERVED4</a>;     </div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa166b00195900a37903238cc8d50ba36">  700</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa166b00195900a37903238cc8d50ba36">IOGCSR</a>;        </div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga67d0b2e4315451b591e3d6b09c6c9cfc">  701</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[8];     </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;} <a class="code" href="struct_t_s_c___type_def.html">TSC_TypeDef</a>;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  708</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;{</div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6d7dcd3972a162627bc3470cbf992ec4">  710</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6d7dcd3972a162627bc3470cbf992ec4">CR1</a>;    </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaa7ede2de6204c3fc4bd9fb328801c99a">  711</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>;    </div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf2991da9a4e1539530cd6b7b327199cc">  712</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gaf2991da9a4e1539530cd6b7b327199cc">CR3</a>;    </div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6ef06ba9d8dc2dc2a0855766369fa7c9">  713</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a>;    </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gae23acff49b4ff96fd29093e80fc7d72e">  714</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>;   </div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga5732c379e1ce532552e80392db4eabf8">  715</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga5732c379e1ce532552e80392db4eabf8">RTOR</a>;   </div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gadd7a9e13a3281f6bea133b3693ce68f8">  716</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gadd7a9e13a3281f6bea133b3693ce68f8">RQR</a>;    </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga79ce09e9fbedb2d169b3a584ed003b02">  717</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga79ce09e9fbedb2d169b3a584ed003b02">ISR</a>;    </div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab6d6dd2af5463e9e3df458557e09f6cf">  718</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>;    </div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gab38dd649c7ec25ed70fe49791d45668d">  719</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#gab38dd649c7ec25ed70fe49791d45668d">RDR</a>;    </div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga6d78680272a465db0ee43eba4e9c54f3">  720</a></span>&#160;  uint16_t  <a class="code" href="group___c_m_s_i_s___device.html#ga6d78680272a465db0ee43eba4e9c54f3">RESERVED1</a>;  </div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga010c9ef83a8236947a3bfaab1ed29df4">  721</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___c_m_s_i_s___device.html#ga010c9ef83a8236947a3bfaab1ed29df4">TDR</a>;    </div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gaf2b7924854e56d0ebd3e8699dfd0e369">  722</a></span>&#160;  uint16_t  <a class="code" href="group___c_m_s_i_s___device.html#gaf2b7924854e56d0ebd3e8699dfd0e369">RESERVED2</a>;  </div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  728</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;{</div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga4caf530d45f7428c9700d9c0057135f8">  730</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga4caf530d45f7428c9700d9c0057135f8">CR</a>;   </div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#gadcd6a7e5d75022e46ce60291f4b8544c">  731</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#gadcd6a7e5d75022e46ce60291f4b8544c">CFR</a>;  </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___device.html#ga15655cda4854cc794db1f27b3c0bba38">  732</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___c_m_s_i_s___device.html#ga15655cda4854cc794db1f27b3c0bba38">SR</a>;   </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  739</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            0x08000000UL </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9">  740</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BASE       0x10000000UL </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  741</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             0x20000000UL </span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  742</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           0x40000000UL </span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  743</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          0x22000000UL </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        0x42000000UL </span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000UL)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define AHB3PERIPH_BASE       (PERIPH_BASE + 0x10000000UL)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160; </div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define CAN_BASE              (APB1PERIPH_BASE + 0x00006400UL)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x00007000UL)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define DAC1_BASE             (APB1PERIPH_BASE + 0x00007400UL)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define DAC2_BASE             (APB1PERIPH_BASE + 0x00009800UL)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define DAC_BASE               DAC1_BASE</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define COMP2_BASE            (APB2PERIPH_BASE + 0x00000020UL)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define COMP4_BASE            (APB2PERIPH_BASE + 0x00000028UL)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define COMP6_BASE            (APB2PERIPH_BASE + 0x00000030UL)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define COMP_BASE             COMP2_BASE</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define OPAMP2_BASE           (APB2PERIPH_BASE + 0x0000003CUL)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define OPAMP_BASE            OPAMP2_BASE</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x00004000UL)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define TIM17_BASE            (APB2PERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define HRTIM1_BASE           (APB2PERIPH_BASE + 0x00007400UL)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define HRTIM1_TIMA_BASE      (HRTIM1_BASE + 0x00000080UL)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define HRTIM1_TIMB_BASE      (HRTIM1_BASE + 0x00000100UL)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define HRTIM1_TIMC_BASE      (HRTIM1_BASE + 0x00000180UL)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define HRTIM1_TIMD_BASE      (HRTIM1_BASE + 0x00000200UL)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define HRTIM1_TIME_BASE      (HRTIM1_BASE + 0x00000280UL)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define HRTIM1_COMMON_BASE    (HRTIM1_BASE + 0x00000380UL)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (AHB1PERIPH_BASE + 0x00000008UL)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (AHB1PERIPH_BASE + 0x0000001CUL)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (AHB1PERIPH_BASE + 0x00000030UL)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (AHB1PERIPH_BASE + 0x00000044UL)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (AHB1PERIPH_BASE + 0x00000058UL)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (AHB1PERIPH_BASE + 0x0000006CUL)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (AHB1PERIPH_BASE + 0x00000080UL)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  804</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x00002000UL) </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  805</a></span>&#160;<span class="preprocessor">#define OB_BASE               0x1FFFF800UL         </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  806</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        0x1FFFF7CCUL         </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  807</a></span>&#160;<span class="preprocessor">#define UID_BASE              0x1FFFF7ACUL         </span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define TSC_BASE              (AHB1PERIPH_BASE + 0x00004000UL)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define ADC1_BASE             (AHB3PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define ADC2_BASE             (AHB3PERIPH_BASE + 0x00000100UL)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define ADC1_2_COMMON_BASE    (AHB3PERIPH_BASE + 0x00000300UL)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160; </div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  823</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           0xE0042000UL </span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define HRTIM1              ((HRTIM_TypeDef *) HRTIM1_BASE)</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define HRTIM1_TIMA         ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMA_BASE)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define HRTIM1_TIMB         ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMB_BASE)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define HRTIM1_TIMC         ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMC_BASE)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define HRTIM1_TIMD         ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMD_BASE)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define HRTIM1_TIME         ((HRTIM_Timerx_TypeDef *) HRTIM1_TIME_BASE)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define HRTIM1_COMMON       ((HRTIM_Common_TypeDef *) HRTIM1_COMMON_BASE)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define CAN                 ((CAN_TypeDef *) CAN_BASE)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC1_BASE)</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define DAC2                ((DAC_TypeDef *) DAC2_BASE)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define COMP2               ((COMP_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define COMP4               ((COMP_TypeDef *) COMP4_BASE)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define COMP6               ((COMP_TypeDef *) COMP6_BASE)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* Legacy define */</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define COMP                ((COMP_TypeDef *) COMP_BASE)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define OPAMP2              ((OPAMP_TypeDef *) OPAMP2_BASE)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define ADC12_COMMON        ((ADC_Common_TypeDef *) ADC1_2_COMMON_BASE)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define ADC1_2_COMMON       ADC12_COMMON</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160; </div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/*                        Analog to Digital Converter SAR (ADC)               */</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf98f3d0ccdeab40630a59d47b4462766">  915</a></span>&#160;<span class="preprocessor">#define ADC5_V1_1                                      </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8">  920</a></span>&#160;<span class="preprocessor">#define ADC_MULTIMODE_SUPPORT                          </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/********************  Bit definition for ADC_ISR register  ********************/</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Pos              (0U)                                    </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  924</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_ADRDY_Pos)             </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  925</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       </span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Pos              (1U)                                    </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  927</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Msk              (0x1UL &lt;&lt; ADC_ISR_EOSMP_Pos)             </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  928</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       </span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Pos                (2U)                                    </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">  930</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Msk                (0x1UL &lt;&lt; ADC_ISR_EOC_Pos)               </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  931</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         </span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Pos                (3U)                                    </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">  933</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Msk                (0x1UL &lt;&lt; ADC_ISR_EOS_Pos)               </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  934</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Pos                (4U)                                    </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">  936</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Msk                (0x1UL &lt;&lt; ADC_ISR_OVR_Pos)               </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  937</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         </span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define ADC_ISR_JEOC_Pos               (5U)                                    </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f">  939</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JEOC_Msk               (0x1UL &lt;&lt; ADC_ISR_JEOC_Pos)              </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74">  940</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JEOC                   ADC_ISR_JEOC_Msk                        </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define ADC_ISR_JEOS_Pos               (6U)                                    </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5">  942</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JEOS_Msk               (0x1UL &lt;&lt; ADC_ISR_JEOS_Pos)              </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4">  943</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JEOS                   ADC_ISR_JEOS_Msk                        </span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Pos               (7U)                                    </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">  945</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD1_Pos)              </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">  946</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD2_Pos               (8U)                                    </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">  948</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD2_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD2_Pos)              </span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">  949</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD3_Pos               (9U)                                    </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">  951</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD3_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD3_Pos)              </span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">  952</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        </span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define ADC_ISR_JQOVF_Pos              (10U)                                   </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13">  954</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JQOVF_Msk              (0x1UL &lt;&lt; ADC_ISR_JQOVF_Pos)             </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc">  955</a></span>&#160;<span class="preprocessor">#define ADC_ISR_JQOVF                  ADC_ISR_JQOVF_Msk                       </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRD            (ADC_ISR_ADRDY)</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160; </div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/********************  Bit definition for ADC_IER register  ********************/</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Pos            (0U)                                    </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">  962</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)           </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  963</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Pos            (1U)                                    </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">  965</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)           </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">  966</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     </span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Pos              (2U)                                    </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  968</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)             </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">  969</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Pos              (3U)                                    </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">  971</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOSIE_Pos)             </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">  972</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       </span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Pos              (4U)                                    </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  974</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Msk              (0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)             </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">  975</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       </span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define ADC_IER_JEOCIE_Pos             (5U)                                    </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">  977</a></span>&#160;<span class="preprocessor">#define ADC_IER_JEOCIE_Msk             (0x1UL &lt;&lt; ADC_IER_JEOCIE_Pos)            </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">  978</a></span>&#160;<span class="preprocessor">#define ADC_IER_JEOCIE                 ADC_IER_JEOCIE_Msk                      </span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define ADC_IER_JEOSIE_Pos             (6U)                                    </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">  980</a></span>&#160;<span class="preprocessor">#define ADC_IER_JEOSIE_Msk             (0x1UL &lt;&lt; ADC_IER_JEOSIE_Pos)            </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">  981</a></span>&#160;<span class="preprocessor">#define ADC_IER_JEOSIE                 ADC_IER_JEOSIE_Msk                      </span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Pos             (7U)                                    </span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">  983</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)            </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">  984</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      </span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define ADC_IER_AWD2IE_Pos             (8U)                                    </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">  986</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD2IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)            </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">  987</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      </span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define ADC_IER_AWD3IE_Pos             (9U)                                    </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">  989</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD3IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)            </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">  990</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define ADC_IER_JQOVFIE_Pos            (10U)                                   </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">  992</a></span>&#160;<span class="preprocessor">#define ADC_IER_JQOVFIE_Msk            (0x1UL &lt;&lt; ADC_IER_JQOVFIE_Pos)           </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">  993</a></span>&#160;<span class="preprocessor">#define ADC_IER_JQOVFIE                ADC_IER_JQOVFIE_Msk                     </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define ADC_IER_RDY             (ADC_IER_ADRDYIE)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMP           (ADC_IER_EOSMPIE)</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define ADC_IER_EOC             (ADC_IER_EOCIE)</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define ADC_IER_EOS             (ADC_IER_EOSIE)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define ADC_IER_OVR             (ADC_IER_OVRIE)</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define ADC_IER_JEOC            (ADC_IER_JEOCIE)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define ADC_IER_JEOS            (ADC_IER_JEOSIE)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define ADC_IER_AWD1            (ADC_IER_AWD1IE)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define ADC_IER_AWD2            (ADC_IER_AWD2IE)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define ADC_IER_AWD3            (ADC_IER_AWD3IE)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define ADC_IER_JQOVF           (ADC_IER_JQOVFIE)</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">/********************  Bit definition for ADC_CR register  ********************/</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Pos                (0U)                                    </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Msk                (0x1UL &lt;&lt; ADC_CR_ADEN_Pos)               </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b"> 1011</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Pos               (1U)                                    </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335"> 1013</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Msk               (0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)              </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Pos             (2U)                                    </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3"> 1016</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Msk             (0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)            </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218"> 1017</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define ADC_CR_JADSTART_Pos            (3U)                                    </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9"> 1019</a></span>&#160;<span class="preprocessor">#define ADC_CR_JADSTART_Msk            (0x1UL &lt;&lt; ADC_CR_JADSTART_Pos)           </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca"> 1020</a></span>&#160;<span class="preprocessor">#define ADC_CR_JADSTART                ADC_CR_JADSTART_Msk                     </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Pos               (4U)                                    </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8"> 1022</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Msk               (0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)              </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5"> 1023</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define ADC_CR_JADSTP_Pos              (5U)                                    </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a"> 1025</a></span>&#160;<span class="preprocessor">#define ADC_CR_JADSTP_Msk              (0x1UL &lt;&lt; ADC_CR_JADSTP_Pos)             </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9"> 1026</a></span>&#160;<span class="preprocessor">#define ADC_CR_JADSTP                  ADC_CR_JADSTP_Msk                       </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_Pos            (28U)                                   </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_Msk            (0x3UL &lt;&lt; ADC_CR_ADVREGEN_Pos)           </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493"> 1029</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e547428b0798e4590c91f91f135e1f"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_0              (0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)           </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5194da2923b931e1b7c2f732960e5a"> 1031</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_1              (0x2UL &lt;&lt; ADC_CR_ADVREGEN_Pos)           </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define ADC_CR_ADCALDIF_Pos            (30U)                                   </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCALDIF_Msk            (0x1UL &lt;&lt; ADC_CR_ADCALDIF_Pos)           </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCALDIF                ADC_CR_ADCALDIF_Msk                     </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Pos               (31U)                                   </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Msk               (0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)              </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a"> 1037</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/********************  Bit definition for ADC_CFGR register  ******************/</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMAEN_Pos             (0U)                                    </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7"> 1041</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DMAEN_Msk             (0x1UL &lt;&lt; ADC_CFGR_DMAEN_Pos)            </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5"> 1042</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DMAEN                 ADC_CFGR_DMAEN_Msk                      </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG_Pos            (1U)                                    </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841"> 1044</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG_Msk            (0x1UL &lt;&lt; ADC_CFGR_DMACFG_Pos)           </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863"> 1045</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG                ADC_CFGR_DMACFG_Msk                     </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_Pos               (3U)                                    </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06"> 1048</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_Msk               (0x3UL &lt;&lt; ADC_CFGR_RES_Pos)              </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba"> 1049</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES                   ADC_CFGR_RES_Msk                        </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb"> 1050</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_0                 (0x1UL &lt;&lt; ADC_CFGR_RES_Pos)              </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_1                 (0x2UL &lt;&lt; ADC_CFGR_RES_Pos)              </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN_Pos             (5U)                                    </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN_Msk             (0x1UL &lt;&lt; ADC_CFGR_ALIGN_Pos)            </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642"> 1055</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN                 ADC_CFGR_ALIGN_Msk                      </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_Pos            (6U)                                    </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_Msk            (0xFUL &lt;&lt; ADC_CFGR_EXTSEL_Pos)           </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a"> 1059</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL                ADC_CFGR_EXTSEL_Msk                     </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415"> 1060</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_0              (0x1UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)           </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115"> 1061</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_1              (0x2UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)           </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed"> 1062</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_2              (0x4UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)           </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_3              (0x8UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)           </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_Pos             (10U)                                   </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c"> 1066</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_Msk             (0x3UL &lt;&lt; ADC_CFGR_EXTEN_Pos)            </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df"> 1067</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN                 ADC_CFGR_EXTEN_Msk                      </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc"> 1068</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_0               (0x1UL &lt;&lt; ADC_CFGR_EXTEN_Pos)            </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d"> 1069</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_1               (0x2UL &lt;&lt; ADC_CFGR_EXTEN_Pos)            </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define ADC_CFGR_OVRMOD_Pos            (12U)                                   </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_OVRMOD_Msk            (0x1UL &lt;&lt; ADC_CFGR_OVRMOD_Pos)           </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14"> 1073</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_OVRMOD                ADC_CFGR_OVRMOD_Msk                     </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define ADC_CFGR_CONT_Pos              (13U)                                   </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b"> 1075</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_CONT_Msk              (0x1UL &lt;&lt; ADC_CFGR_CONT_Pos)             </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f"> 1076</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_CONT                  ADC_CFGR_CONT_Msk                       </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTDLY_Pos            (14U)                                   </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e"> 1078</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTDLY_Msk            (0x1UL &lt;&lt; ADC_CFGR_AUTDLY_Pos)           </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTDLY                ADC_CFGR_AUTDLY_Msk                     </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN_Pos            (16U)                                   </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN_Msk            (0x1UL &lt;&lt; ADC_CFGR_DISCEN_Pos)           </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2"> 1083</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN                ADC_CFGR_DISCEN_Msk                     </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_Pos           (17U)                                   </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_Msk           (0x7UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)          </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4"> 1087</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM               ADC_CFGR_DISCNUM_Msk                    </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36"> 1088</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_0             (0x1UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)          </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940"> 1089</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_1             (0x2UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)          </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026"> 1090</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_2             (0x4UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)          </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define ADC_CFGR_JDISCEN_Pos           (20U)                                   </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7"> 1093</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JDISCEN_Msk           (0x1UL &lt;&lt; ADC_CFGR_JDISCEN_Pos)          </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4"> 1094</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JDISCEN               ADC_CFGR_JDISCEN_Msk                    </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define ADC_CFGR_JQM_Pos               (21U)                                   </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JQM_Msk               (0x1UL &lt;&lt; ADC_CFGR_JQM_Pos)              </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0"> 1097</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JQM                   ADC_CFGR_JQM_Msk                        </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1SGL_Pos           (22U)                                   </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883"> 1099</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1SGL_Msk           (0x1UL &lt;&lt; ADC_CFGR_AWD1SGL_Pos)          </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4"> 1100</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1SGL               ADC_CFGR_AWD1SGL_Msk                    </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1EN_Pos            (23U)                                   </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24"> 1102</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1EN_Msk            (0x1UL &lt;&lt; ADC_CFGR_AWD1EN_Pos)           </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a"> 1103</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1EN                ADC_CFGR_AWD1EN_Msk                     </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define ADC_CFGR_JAWD1EN_Pos           (24U)                                   </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42"> 1105</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JAWD1EN_Msk           (0x1UL &lt;&lt; ADC_CFGR_JAWD1EN_Pos)          </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JAWD1EN               ADC_CFGR_JAWD1EN_Msk                    </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define ADC_CFGR_JAUTO_Pos             (25U)                                   </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d"> 1108</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JAUTO_Msk             (0x1UL &lt;&lt; ADC_CFGR_JAUTO_Pos)            </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b"> 1109</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_JAUTO                 ADC_CFGR_JAUTO_Msk                      </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_Pos            (26U)                                   </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b"> 1112</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_Msk            (0x1FUL &lt;&lt; ADC_CFGR_AWD1CH_Pos)          </span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02"> 1113</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH                ADC_CFGR_AWD1CH_Msk                     </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145"> 1114</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_0              (0x01UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)          </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_1              (0x02UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)          </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f"> 1116</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_2              (0x04UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)          </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf"> 1117</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_3              (0x08UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)          </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_4              (0x10UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)          </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTOFF_Pos            (15U)                                   </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05bc9539d3004b469c2c434a20972431"> 1122</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTOFF_Msk            (0x1UL &lt;&lt; ADC_CFGR_AUTOFF_Pos)           </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ba299d4290343aabf6e2d3f03760db"> 1123</a></span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTOFF                ADC_CFGR_AUTOFF_Msk                     </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/********************  Bit definition for ADC_SMPR1 register  *****************/</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_Pos             (0U)                                    </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358"> 1127</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP0_Pos)            </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095"> 1128</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0                 ADC_SMPR1_SMP0_Msk                      </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413"> 1129</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP0_Pos)            </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391"> 1130</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP0_Pos)            </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028"> 1131</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP0_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP0_Pos)            </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_Pos             (3U)                                    </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57"> 1134</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP1_Pos)            </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b"> 1135</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1                 ADC_SMPR1_SMP1_Msk                      </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083"> 1136</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP1_Pos)            </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a"> 1137</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP1_Pos)            </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918"> 1138</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP1_Pos)            </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_Pos             (6U)                                    </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54"> 1141</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP2_Pos)            </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616"> 1142</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2                 ADC_SMPR1_SMP2_Msk                      </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124"> 1143</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP2_Pos)            </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8"> 1144</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP2_Pos)            </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c"> 1145</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP2_Pos)            </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_Pos             (9U)                                    </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4"> 1148</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP3_Pos)            </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a"> 1149</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3                 ADC_SMPR1_SMP3_Msk                      </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b"> 1150</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP3_Pos)            </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973"> 1151</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP3_Pos)            </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed"> 1152</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP3_Pos)            </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_Pos             (12U)                                   </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20"> 1155</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP4_Pos)            </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041"> 1156</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4                 ADC_SMPR1_SMP4_Msk                      </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805"> 1157</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP4_Pos)            </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99"> 1158</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP4_Pos)            </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c"> 1159</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP4_Pos)            </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_Pos             (15U)                                   </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46"> 1162</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP5_Pos)            </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a"> 1163</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5                 ADC_SMPR1_SMP5_Msk                      </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb"> 1164</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP5_Pos)            </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51"> 1165</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP5_Pos)            </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135"> 1166</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP5_Pos)            </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_Pos             (18U)                                   </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48"> 1169</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP6_Pos)            </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a"> 1170</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6                 ADC_SMPR1_SMP6_Msk                      </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a"> 1171</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP6_Pos)            </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608"> 1172</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP6_Pos)            </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76"> 1173</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP6_Pos)            </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_Pos             (21U)                                   </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de"> 1176</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP7_Pos)            </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7"> 1177</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7                 ADC_SMPR1_SMP7_Msk                      </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6"> 1178</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP7_Pos)            </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd"> 1179</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP7_Pos)            </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6"> 1180</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP7_Pos)            </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_Pos             (24U)                                   </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952"> 1183</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP8_Pos)            </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04"> 1184</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8                 ADC_SMPR1_SMP8_Msk                      </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c"> 1185</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP8_Pos)            </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4"> 1186</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP8_Pos)            </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7"> 1187</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP8_Pos)            </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_Pos             (27U)                                   </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631"> 1190</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_Msk             (0x7UL &lt;&lt; ADC_SMPR1_SMP9_Pos)            </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d"> 1191</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9                 ADC_SMPR1_SMP9_Msk                      </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c"> 1192</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_0               (0x1UL &lt;&lt; ADC_SMPR1_SMP9_Pos)            </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa"> 1193</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_1               (0x2UL &lt;&lt; ADC_SMPR1_SMP9_Pos)            </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5"> 1194</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP9_2               (0x4UL &lt;&lt; ADC_SMPR1_SMP9_Pos)            </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/********************  Bit definition for ADC_SMPR2 register  *****************/</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_Pos            (0U)                                    </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a"> 1198</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP10_Pos)           </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812"> 1199</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10                ADC_SMPR2_SMP10_Msk                     </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173"> 1200</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP10_Pos)           </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498"> 1201</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP10_Pos)           </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a"> 1202</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP10_Pos)           </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_Pos            (3U)                                    </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847"> 1205</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP11_Pos)           </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344"> 1206</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11                ADC_SMPR2_SMP11_Msk                     </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90"> 1207</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP11_Pos)           </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db"> 1208</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP11_Pos)           </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310"> 1209</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP11_Pos)           </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_Pos            (6U)                                    </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7"> 1212</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP12_Pos)           </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257"> 1213</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12                ADC_SMPR2_SMP12_Msk                     </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9"> 1214</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP12_Pos)           </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185"> 1215</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP12_Pos)           </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f"> 1216</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP12_Pos)           </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_Pos            (9U)                                    </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c"> 1219</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP13_Pos)           </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa"> 1220</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13                ADC_SMPR2_SMP13_Msk                     </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf"> 1221</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP13_Pos)           </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353"> 1222</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP13_Pos)           </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f"> 1223</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP13_Pos)           </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_Pos            (12U)                                   </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9"> 1226</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP14_Pos)           </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997"> 1227</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14                ADC_SMPR2_SMP14_Msk                     </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91"> 1228</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP14_Pos)           </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50"> 1229</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP14_Pos)           </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc"> 1230</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP14_Pos)           </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_Pos            (15U)                                   </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe"> 1233</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP15_Pos)           </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3"> 1234</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15                ADC_SMPR2_SMP15_Msk                     </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee"> 1235</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP15_Pos)           </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249"> 1236</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP15_Pos)           </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1"> 1237</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP15_Pos)           </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_Pos            (18U)                                   </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00"> 1240</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP16_Pos)           </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e"> 1241</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16                ADC_SMPR2_SMP16_Msk                     </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307"> 1242</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP16_Pos)           </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195"> 1243</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP16_Pos)           </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1"> 1244</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP16_Pos)           </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_Pos            (21U)                                   </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b"> 1247</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP17_Pos)           </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf"> 1248</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17                ADC_SMPR2_SMP17_Msk                     </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645"> 1249</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP17_Pos)           </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d"> 1250</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP17_Pos)           </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60"> 1251</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP17_Pos)           </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_Pos            (24U)                                   </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3"> 1254</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_Msk            (0x7UL &lt;&lt; ADC_SMPR2_SMP18_Pos)           </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562"> 1255</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18                ADC_SMPR2_SMP18_Msk                     </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d"> 1256</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_0              (0x1UL &lt;&lt; ADC_SMPR2_SMP18_Pos)           </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11"> 1257</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_1              (0x2UL &lt;&lt; ADC_SMPR2_SMP18_Pos)           </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128"> 1258</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_2              (0x4UL &lt;&lt; ADC_SMPR2_SMP18_Pos)           </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">/********************  Bit definition for ADC_TR1 register  *******************/</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Pos                (0U)                                    </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545"> 1262</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8"> 1263</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9"> 1264</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_0                  (0x001UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e"> 1265</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_1                  (0x002UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1"> 1266</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_2                  (0x004UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be"> 1267</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_3                  (0x008UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04"> 1268</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_4                  (0x010UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa"> 1269</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_5                  (0x020UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c"> 1270</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_6                  (0x040UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_7                  (0x080UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8"> 1272</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_8                  (0x100UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09"> 1273</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_9                  (0x200UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0"> 1274</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_10                 (0x400UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a"> 1275</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_11                 (0x800UL &lt;&lt; ADC_TR1_LT1_Pos)             </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Pos                (16U)                                   </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7"> 1278</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1279</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8"> 1280</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_0                  (0x001UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2"> 1281</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_1                  (0x002UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a"> 1282</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_2                  (0x004UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2"> 1283</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_3                  (0x008UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a"> 1284</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_4                  (0x010UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5"> 1285</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_5                  (0x020UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a"> 1286</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_6                  (0x040UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91"> 1287</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_7                  (0x080UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0"> 1288</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_8                  (0x100UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512"> 1289</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_9                  (0x200UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8"> 1290</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_10                 (0x400UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114"> 1291</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_11                 (0x800UL &lt;&lt; ADC_TR1_HT1_Pos)             </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/********************  Bit definition for ADC_TR2 register  *******************/</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_Pos                (0U)                                    </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5"> 1295</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_Msk                (0xFFUL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144"> 1296</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47"> 1297</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_0                  (0x01UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a"> 1298</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_1                  (0x02UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d"> 1299</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_2                  (0x04UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d"> 1300</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_3                  (0x08UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597"> 1301</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_4                  (0x10UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2"> 1302</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_5                  (0x20UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8"> 1303</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_6                  (0x40UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5"> 1304</a></span>&#160;<span class="preprocessor">#define ADC_TR2_LT2_7                  (0x80UL &lt;&lt; ADC_TR2_LT2_Pos)              </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_Pos                (16U)                                   </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317"> 1307</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_Msk                (0xFFUL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f"> 1308</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef"> 1309</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_0                  (0x01UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81"> 1310</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_1                  (0x02UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935"> 1311</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_2                  (0x04UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a"> 1312</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_3                  (0x08UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db"> 1313</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_4                  (0x10UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5"> 1314</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_5                  (0x20UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317"> 1315</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_6                  (0x40UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8"> 1316</a></span>&#160;<span class="preprocessor">#define ADC_TR2_HT2_7                  (0x80UL &lt;&lt; ADC_TR2_HT2_Pos)              </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/********************  Bit definition for ADC_TR3 register  *******************/</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_Pos                (0U)                                    </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73"> 1320</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_Msk                (0xFFUL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be"> 1321</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b"> 1322</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_0                  (0x01UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612"> 1323</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_1                  (0x02UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189"> 1324</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_2                  (0x04UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"> 1325</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_3                  (0x08UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93"> 1326</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_4                  (0x10UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33"> 1327</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_5                  (0x20UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11"> 1328</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_6                  (0x40UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c"> 1329</a></span>&#160;<span class="preprocessor">#define ADC_TR3_LT3_7                  (0x80UL &lt;&lt; ADC_TR3_LT3_Pos)              </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_Pos                (16U)                                   </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f"> 1332</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_Msk                (0xFFUL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7"> 1333</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e"> 1334</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_0                  (0x01UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd"> 1335</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_1                  (0x02UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6"> 1336</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_2                  (0x04UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef"> 1337</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_3                  (0x08UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0"> 1338</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_4                  (0x10UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc"> 1339</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_5                  (0x20UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519"> 1340</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_6                  (0x40UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7"> 1341</a></span>&#160;<span class="preprocessor">#define ADC_TR3_HT3_7                  (0x80UL &lt;&lt; ADC_TR3_HT3_Pos)              </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/********************  Bit definition for ADC_SQR1 register  ******************/</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Pos                 (0U)                                    </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1345</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Msk                 (0xFUL &lt;&lt; ADC_SQR1_L_Pos)                </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1346</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L                     ADC_SQR1_L_Msk                          </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1347</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0                   (0x1UL &lt;&lt; ADC_SQR1_L_Pos)                </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1348</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1                   (0x2UL &lt;&lt; ADC_SQR1_L_Pos)                </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1349</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2                   (0x4UL &lt;&lt; ADC_SQR1_L_Pos)                </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1350</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3                   (0x8UL &lt;&lt; ADC_SQR1_L_Pos)                </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_Pos               (6U)                                    </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841"> 1353</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ1_Pos)             </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2"> 1354</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1                   ADC_SQR1_SQ1_Msk                        </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e"> 1355</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ1_Pos)             </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d"> 1356</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ1_Pos)             </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2"> 1357</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ1_Pos)             </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b"> 1358</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ1_Pos)             </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae"> 1359</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ1_Pos)             </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_Pos               (12U)                                   </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a"> 1362</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ2_Pos)             </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39"> 1363</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2                   ADC_SQR1_SQ2_Msk                        </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab"> 1364</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ2_Pos)             </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b"> 1365</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ2_Pos)             </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f"> 1366</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ2_Pos)             </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee"> 1367</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ2_Pos)             </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b"> 1368</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ2_Pos)             </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_Pos               (18U)                                   </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab"> 1371</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe"> 1372</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3                   ADC_SQR1_SQ3_Msk                        </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b"> 1373</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d"> 1374</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f"> 1375</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04"> 1376</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a"> 1377</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ3_Pos)             </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_Pos               (24U)                                   </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb"> 1380</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_Msk               (0x1FUL &lt;&lt; ADC_SQR1_SQ4_Pos)             </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e"> 1381</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4                   ADC_SQR1_SQ4_Msk                        </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4"> 1382</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_0                 (0x01UL &lt;&lt; ADC_SQR1_SQ4_Pos)             </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f"> 1383</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_1                 (0x02UL &lt;&lt; ADC_SQR1_SQ4_Pos)             </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310"> 1384</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_2                 (0x04UL &lt;&lt; ADC_SQR1_SQ4_Pos)             </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a"> 1385</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_3                 (0x08UL &lt;&lt; ADC_SQR1_SQ4_Pos)             </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec"> 1386</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_4                 (0x10UL &lt;&lt; ADC_SQR1_SQ4_Pos)             </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/********************  Bit definition for ADC_SQR2 register  ******************/</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_Pos               (0U)                                    </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952"> 1390</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ5_Pos)             </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0"> 1391</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5                   ADC_SQR2_SQ5_Msk                        </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9"> 1392</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ5_Pos)             </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5"> 1393</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ5_Pos)             </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654"> 1394</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ5_Pos)             </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36"> 1395</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ5_Pos)             </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70"> 1396</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ5_Pos)             </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_Pos               (6U)                                    </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e"> 1399</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ6_Pos)             </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c"> 1400</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6                   ADC_SQR2_SQ6_Msk                        </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960"> 1401</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ6_Pos)             </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded"> 1402</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ6_Pos)             </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c"> 1403</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ6_Pos)             </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c"> 1404</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ6_Pos)             </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20"> 1405</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ6_Pos)             </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Pos               (12U)                                   </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1408</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)             </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1409</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7                   ADC_SQR2_SQ7_Msk                        </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1410</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)             </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1411</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)             </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1412</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)             </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1413</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)             </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1414</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)             </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Pos               (18U)                                   </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1417</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)             </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1418</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8                   ADC_SQR2_SQ8_Msk                        </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1419</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)             </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1420</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)             </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1421</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)             </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1422</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)             </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1423</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)             </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Pos               (24U)                                   </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1426</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Msk               (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)             </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1427</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9                   ADC_SQR2_SQ9_Msk                        </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1428</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_0                 (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)             </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1429</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_1                 (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)             </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1430</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_2                 (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)             </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1431</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_3                 (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)             </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1432</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_4                 (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)             </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/********************  Bit definition for ADC_SQR3 register  ******************/</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_Pos              (0U)                                    </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791"> 1436</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ10_Pos)            </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263"> 1437</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10                  ADC_SQR3_SQ10_Msk                       </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2"> 1438</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_0                (0x01UL &lt;&lt; ADC_SQR3_SQ10_Pos)            </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1"> 1439</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_1                (0x02UL &lt;&lt; ADC_SQR3_SQ10_Pos)            </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c"> 1440</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_2                (0x04UL &lt;&lt; ADC_SQR3_SQ10_Pos)            </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9"> 1441</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_3                (0x08UL &lt;&lt; ADC_SQR3_SQ10_Pos)            </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231"> 1442</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_4                (0x10UL &lt;&lt; ADC_SQR3_SQ10_Pos)            </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_Pos              (6U)                                    </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372"> 1445</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ11_Pos)            </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b"> 1446</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11                  ADC_SQR3_SQ11_Msk                       </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7"> 1447</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_0                (0x01UL &lt;&lt; ADC_SQR3_SQ11_Pos)            </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d"> 1448</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_1                (0x02UL &lt;&lt; ADC_SQR3_SQ11_Pos)            </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196"> 1449</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_2                (0x04UL &lt;&lt; ADC_SQR3_SQ11_Pos)            </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d"> 1450</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_3                (0x08UL &lt;&lt; ADC_SQR3_SQ11_Pos)            </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a"> 1451</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_4                (0x10UL &lt;&lt; ADC_SQR3_SQ11_Pos)            </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_Pos              (12U)                                   </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f"> 1454</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ12_Pos)            </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd"> 1455</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12                  ADC_SQR3_SQ12_Msk                       </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54"> 1456</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_0                (0x01UL &lt;&lt; ADC_SQR3_SQ12_Pos)            </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa"> 1457</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_1                (0x02UL &lt;&lt; ADC_SQR3_SQ12_Pos)            </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18"> 1458</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_2                (0x04UL &lt;&lt; ADC_SQR3_SQ12_Pos)            </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211"> 1459</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_3                (0x08UL &lt;&lt; ADC_SQR3_SQ12_Pos)            </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee"> 1460</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_4                (0x10UL &lt;&lt; ADC_SQR3_SQ12_Pos)            </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_Pos              (18U)                                   </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883"> 1463</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ13_Pos)            </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a"> 1464</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13                  ADC_SQR3_SQ13_Msk                       </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161"> 1465</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_0                (0x01UL &lt;&lt; ADC_SQR3_SQ13_Pos)            </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483"> 1466</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_1                (0x02UL &lt;&lt; ADC_SQR3_SQ13_Pos)            </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec"> 1467</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_2                (0x04UL &lt;&lt; ADC_SQR3_SQ13_Pos)            </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d"> 1468</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_3                (0x08UL &lt;&lt; ADC_SQR3_SQ13_Pos)            </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa"> 1469</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_4                (0x10UL &lt;&lt; ADC_SQR3_SQ13_Pos)            </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_Pos              (24U)                                   </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7"> 1472</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_Msk              (0x1FUL &lt;&lt; ADC_SQR3_SQ14_Pos)            </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771"> 1473</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14                  ADC_SQR3_SQ14_Msk                       </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4"> 1474</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_0                (0x01UL &lt;&lt; ADC_SQR3_SQ14_Pos)            </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357"> 1475</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_1                (0x02UL &lt;&lt; ADC_SQR3_SQ14_Pos)            </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344"> 1476</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_2                (0x04UL &lt;&lt; ADC_SQR3_SQ14_Pos)            </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0"> 1477</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_3                (0x08UL &lt;&lt; ADC_SQR3_SQ14_Pos)            </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e"> 1478</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_4                (0x10UL &lt;&lt; ADC_SQR3_SQ14_Pos)            </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/********************  Bit definition for ADC_SQR4 register  ******************/</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_Pos              (0U)                                    </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5"> 1482</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_Msk              (0x1FUL &lt;&lt; ADC_SQR4_SQ15_Pos)            </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0"> 1483</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15                  ADC_SQR4_SQ15_Msk                       </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44"> 1484</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_0                (0x01UL &lt;&lt; ADC_SQR4_SQ15_Pos)            </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b"> 1485</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_1                (0x02UL &lt;&lt; ADC_SQR4_SQ15_Pos)            </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a"> 1486</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_2                (0x04UL &lt;&lt; ADC_SQR4_SQ15_Pos)            </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d"> 1487</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_3                (0x08UL &lt;&lt; ADC_SQR4_SQ15_Pos)            </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e"> 1488</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_4                (0x10UL &lt;&lt; ADC_SQR4_SQ15_Pos)            </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_Pos              (6U)                                    </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f"> 1491</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_Msk              (0x1FUL &lt;&lt; ADC_SQR4_SQ16_Pos)            </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327"> 1492</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16                  ADC_SQR4_SQ16_Msk                       </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c"> 1493</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_0                (0x01UL &lt;&lt; ADC_SQR4_SQ16_Pos)            </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36"> 1494</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_1                (0x02UL &lt;&lt; ADC_SQR4_SQ16_Pos)            </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b"> 1495</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_2                (0x04UL &lt;&lt; ADC_SQR4_SQ16_Pos)            </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c"> 1496</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_3                (0x08UL &lt;&lt; ADC_SQR4_SQ16_Pos)            </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632"> 1497</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_4                (0x10UL &lt;&lt; ADC_SQR4_SQ16_Pos)            </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_Pos               (0U)                                    </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7"> 1501</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_Msk               (0xFFFFUL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f"> 1502</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA                   ADC_DR_RDATA_Msk                        </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0"> 1503</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_0                 (0x0001UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062"> 1504</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_1                 (0x0002UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7"> 1505</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_2                 (0x0004UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182"> 1506</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_3                 (0x0008UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9"> 1507</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_4                 (0x0010UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb"> 1508</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_5                 (0x0020UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742"> 1509</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_6                 (0x0040UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913"> 1510</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_7                 (0x0080UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73"> 1511</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_8                 (0x0100UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb"> 1512</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_9                 (0x0200UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3"> 1513</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_10                (0x0400UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be"> 1514</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_11                (0x0800UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02"> 1515</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_12                (0x1000UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50"> 1516</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_13                (0x2000UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295"> 1517</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_14                (0x4000UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42"> 1518</a></span>&#160;<span class="preprocessor">#define ADC_DR_RDATA_15                (0x8000UL &lt;&lt; ADC_DR_RDATA_Pos)           </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">/********************  Bit definition for ADC_JSQR register  ******************/</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Pos                (0U)                                    </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1522</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Msk                (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)               </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1523</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL                    ADC_JSQR_JL_Msk                         </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1524</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0                  (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)               </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1525</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1                  (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)               </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_Pos           (2U)                                    </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4"> 1528</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_Msk           (0xFUL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)          </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96"> 1529</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL               ADC_JSQR_JEXTSEL_Msk                    </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b"> 1530</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_0             (0x1UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)          </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1"> 1531</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_1             (0x2UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)          </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf"> 1532</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_2             (0x4UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)          </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7"> 1533</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_3             (0x8UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)          </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_Pos            (6U)                                    </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17"> 1536</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_Msk            (0x3UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)           </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d"> 1537</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN                ADC_JSQR_JEXTEN_Msk                     </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8"> 1538</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_0              (0x1UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)           </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6"> 1539</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_1              (0x2UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)           </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Pos              (8U)                                    </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1542</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)            </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1543</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1                  ADC_JSQR_JSQ1_Msk                       </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1544</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)            </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1545</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)            </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1546</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)            </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1547</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)            </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1548</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)            </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Pos              (14U)                                   </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1551</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)            </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1552</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2                  ADC_JSQR_JSQ2_Msk                       </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1553</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)            </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1554</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)            </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1555</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)            </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1556</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)            </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1557</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)            </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Pos              (20U)                                   </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1560</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)            </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1561</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3                  ADC_JSQR_JSQ3_Msk                       </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1562</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)            </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1563</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)            </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1564</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)            </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1565</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)            </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1566</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)            </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Pos              (26U)                                   </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1569</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Msk              (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)            </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1570</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4                  ADC_JSQR_JSQ4_Msk                       </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1571</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0                (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)            </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1572</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1                (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)            </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1573</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2                (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)            </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1574</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3                (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)            </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1575</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4                (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)            </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">/********************  Bit definition for ADC_OFR1 register  ******************/</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_Pos           (0U)                                    </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914"> 1580</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_Msk           (0xFFFUL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f"> 1581</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1               ADC_OFR1_OFFSET1_Msk                    </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f"> 1582</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_0             (0x001UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54"> 1583</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_1             (0x002UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7"> 1584</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_2             (0x004UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8"> 1585</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_3             (0x008UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a"> 1586</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_4             (0x010UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b"> 1587</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_5             (0x020UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2"> 1588</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_6             (0x040UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef"> 1589</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_7             (0x080UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1"> 1590</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_8             (0x100UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3"> 1591</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_9             (0x200UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7"> 1592</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_10            (0x400UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7"> 1593</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_11            (0x800UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)        </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_Pos        (26U)                                   </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128"> 1596</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)      </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee"> 1597</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH            ADC_OFR1_OFFSET1_CH_Msk                 </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca"> 1598</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_0          (0x01UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)      </span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340"> 1599</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_1          (0x02UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)      </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448"> 1600</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_2          (0x04UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)      </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9"> 1601</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_3          (0x08UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)      </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1"> 1602</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_CH_4          (0x10UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)      </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_EN_Pos        (31U)                                   </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4"> 1605</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_EN_Msk        (0x1UL &lt;&lt; ADC_OFR1_OFFSET1_EN_Pos)       </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7"> 1606</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_EN            ADC_OFR1_OFFSET1_EN_Msk                 </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">/********************  Bit definition for ADC_OFR2 register  ******************/</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_Pos           (0U)                                    </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30"> 1610</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_Msk           (0xFFFUL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba"> 1611</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2               ADC_OFR2_OFFSET2_Msk                    </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f"> 1612</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_0             (0x001UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace"> 1613</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_1             (0x002UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d"> 1614</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_2             (0x004UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254"> 1615</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_3             (0x008UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b"> 1616</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_4             (0x010UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358"> 1617</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_5             (0x020UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8"> 1618</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_6             (0x040UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964"> 1619</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_7             (0x080UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6"> 1620</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_8             (0x100UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23"> 1621</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_9             (0x200UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75"> 1622</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_10            (0x400UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802"> 1623</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_11            (0x800UL &lt;&lt; ADC_OFR2_OFFSET2_Pos)        </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_Pos        (26U)                                   </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513"> 1626</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)      </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b"> 1627</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH            ADC_OFR2_OFFSET2_CH_Msk                 </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701"> 1628</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_0          (0x01UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)      </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7"> 1629</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_1          (0x02UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)      </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa"> 1630</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_2          (0x04UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)      </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a"> 1631</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_3          (0x08UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)      </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653"> 1632</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_CH_4          (0x10UL &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)      </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_EN_Pos        (31U)                                   </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb"> 1635</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_EN_Msk        (0x1UL &lt;&lt; ADC_OFR2_OFFSET2_EN_Pos)       </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4"> 1636</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_EN            ADC_OFR2_OFFSET2_EN_Msk                 </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/********************  Bit definition for ADC_OFR3 register  ******************/</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_Pos           (0U)                                    </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf"> 1640</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_Msk           (0xFFFUL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa"> 1641</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3               ADC_OFR3_OFFSET3_Msk                    </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023"> 1642</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_0             (0x001UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702"> 1643</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_1             (0x002UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b"> 1644</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_2             (0x004UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b"> 1645</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_3             (0x008UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9"> 1646</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_4             (0x010UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15"> 1647</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_5             (0x020UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d"> 1648</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_6             (0x040UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c"> 1649</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_7             (0x080UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b"> 1650</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_8             (0x100UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc"> 1651</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_9             (0x200UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018"> 1652</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_10            (0x400UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7"> 1653</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_11            (0x800UL &lt;&lt; ADC_OFR3_OFFSET3_Pos)        </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_Pos        (26U)                                   </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461"> 1656</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)      </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb"> 1657</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH            ADC_OFR3_OFFSET3_CH_Msk                 </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a"> 1658</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_0          (0x01UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)      </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d"> 1659</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_1          (0x02UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)      </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da"> 1660</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_2          (0x04UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)      </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605"> 1661</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_3          (0x08UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)      </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7"> 1662</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_CH_4          (0x10UL &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)      </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_EN_Pos        (31U)                                   </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3"> 1665</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_EN_Msk        (0x1UL &lt;&lt; ADC_OFR3_OFFSET3_EN_Pos)       </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6"> 1666</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_EN            ADC_OFR3_OFFSET3_EN_Msk                 </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">/********************  Bit definition for ADC_OFR4 register  ******************/</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_Pos           (0U)                                    </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122"> 1670</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_Msk           (0xFFFUL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a"> 1671</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4               ADC_OFR4_OFFSET4_Msk                    </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88"> 1672</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_0             (0x001UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017"> 1673</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_1             (0x002UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c"> 1674</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_2             (0x004UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88"> 1675</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_3             (0x008UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962"> 1676</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_4             (0x010UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a"> 1677</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_5             (0x020UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f"> 1678</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_6             (0x040UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328"> 1679</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_7             (0x080UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03"> 1680</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_8             (0x100UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b"> 1681</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_9             (0x200UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281"> 1682</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_10            (0x400UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1"> 1683</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_11            (0x800UL &lt;&lt; ADC_OFR4_OFFSET4_Pos)        </span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_Pos        (26U)                                   </span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b"> 1686</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_Msk        (0x1FUL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)      </span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b"> 1687</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH            ADC_OFR4_OFFSET4_CH_Msk                 </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc"> 1688</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_0          (0x01UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)      </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87"> 1689</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_1          (0x02UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)      </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4"> 1690</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_2          (0x04UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)      </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b"> 1691</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_3          (0x08UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)      </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160"> 1692</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_CH_4          (0x10UL &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)      </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_EN_Pos        (31U)                                   </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f"> 1695</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_EN_Msk        (0x1UL &lt;&lt; ADC_OFR4_OFFSET4_EN_Pos)       </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead"> 1696</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_EN            ADC_OFR4_OFFSET4_EN_Msk                 </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">/********************  Bit definition for ADC_JDR1 register  ******************/</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Pos             (0U)                                    </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1700</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1701</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA                 ADC_JDR1_JDATA_Msk                      </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395"> 1702</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c"> 1703</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3"> 1704</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015"> 1705</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95"> 1706</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908"> 1707</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221"> 1708</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4"> 1709</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0"> 1710</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f"> 1711</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f"> 1712</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f"> 1713</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000"> 1714</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b"> 1715</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582"> 1716</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09"> 1717</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR1_JDATA_Pos)         </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/********************  Bit definition for ADC_JDR2 register  ******************/</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Pos             (0U)                                    </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1721</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1722</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA                 ADC_JDR2_JDATA_Msk                      </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c"> 1723</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e"> 1724</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169"> 1725</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e"> 1726</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441"> 1727</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d"> 1728</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0"> 1729</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33"> 1730</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623"> 1731</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918"> 1732</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33"> 1733</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22"> 1734</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36"> 1735</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f"> 1736</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9"> 1737</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb"> 1738</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR2_JDATA_Pos)         </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">/********************  Bit definition for ADC_JDR3 register  ******************/</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Pos             (0U)                                    </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1742</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1743</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA                 ADC_JDR3_JDATA_Msk                      </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a"> 1744</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9"> 1745</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f"> 1746</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81"> 1747</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a"> 1748</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8"> 1749</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c"> 1750</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8"> 1751</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4"> 1752</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f"> 1753</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05"> 1754</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69"> 1755</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce"> 1756</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac"> 1757</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83"> 1758</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d"> 1759</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR3_JDATA_Pos)         </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/********************  Bit definition for ADC_JDR4 register  ******************/</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Pos             (0U)                                    </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1763</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Msk             (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1764</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA                 ADC_JDR4_JDATA_Msk                      </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec"> 1765</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_0               (0x0001UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e"> 1766</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_1               (0x0002UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364"> 1767</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_2               (0x0004UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e"> 1768</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_3               (0x0008UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058"> 1769</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_4               (0x0010UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9"> 1770</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_5               (0x0020UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d"> 1771</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_6               (0x0040UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75"> 1772</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_7               (0x0080UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8"> 1773</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_8               (0x0100UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5"> 1774</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_9               (0x0200UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0"> 1775</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_10              (0x0400UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4"> 1776</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_11              (0x0800UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745"> 1777</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_12              (0x1000UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b"> 1778</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_13              (0x2000UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea"> 1779</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_14              (0x4000UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4"> 1780</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_15              (0x8000UL &lt;&lt; ADC_JDR4_JDATA_Pos)         </span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/********************  Bit definition for ADC_AWD2CR register  ****************/</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Pos          (1U)                                    </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663"> 1784</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Msk          (0x3FFFFUL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66"> 1785</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f"> 1786</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_0            (0x00001UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442"> 1787</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_1            (0x00002UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405"> 1788</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_2            (0x00004UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9"> 1789</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_3            (0x00008UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b"> 1790</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_4            (0x00010UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e"> 1791</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_5            (0x00020UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6"> 1792</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_6            (0x00040UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c"> 1793</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_7            (0x00080UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633"> 1794</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_8            (0x00100UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4"> 1795</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_9            (0x00200UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320"> 1796</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_10           (0x00400UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da"> 1797</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_11           (0x00800UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1"> 1798</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_12           (0x01000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf"> 1799</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_13           (0x02000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1"> 1800</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_14           (0x04000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9"> 1801</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_15           (0x08000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735"> 1802</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_16           (0x10000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c"> 1803</a></span>&#160;<span class="preprocessor">#define ADC_AWD2CR_AWD2CH_17           (0x20000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)     </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/********************  Bit definition for ADC_AWD3CR register  ****************/</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Pos          (1U)                                    </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f"> 1807</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Msk          (0x3FFFFUL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de"> 1808</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d"> 1809</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_0            (0x00001UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220"> 1810</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_1            (0x00002UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4"> 1811</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_2            (0x00004UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d"> 1812</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_3            (0x00008UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3"> 1813</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_4            (0x00010UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b"> 1814</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_5            (0x00020UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021"> 1815</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_6            (0x00040UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf"> 1816</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_7            (0x00080UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f"> 1817</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_8            (0x00100UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b"> 1818</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_9            (0x00200UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93"> 1819</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_10           (0x00400UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7"> 1820</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_11           (0x00800UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35"> 1821</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_12           (0x01000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef"> 1822</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_13           (0x02000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216"> 1823</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_14           (0x04000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3"> 1824</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_15           (0x08000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235"> 1825</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_16           (0x10000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa"> 1826</a></span>&#160;<span class="preprocessor">#define ADC_AWD3CR_AWD3CH_17           (0x20000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)     </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">/********************  Bit definition for ADC_DIFSEL register  ****************/</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_Pos          (1U)                                    </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0"> 1830</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_Msk          (0x3FFFFUL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f"> 1831</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL              ADC_DIFSEL_DIFSEL_Msk                   </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a"> 1832</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_0            (0x00001UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a"> 1833</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_1            (0x00002UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1"> 1834</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_2            (0x00004UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7"> 1835</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_3            (0x00008UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b"> 1836</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_4            (0x00010UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203"> 1837</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_5            (0x00020UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc"> 1838</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_6            (0x00040UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088"> 1839</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_7            (0x00080UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba"> 1840</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_8            (0x00100UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190"> 1841</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_9            (0x00200UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e"> 1842</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_10           (0x00400UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0"> 1843</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_11           (0x00800UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159"> 1844</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_12           (0x01000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998"> 1845</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_13           (0x02000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3"> 1846</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_14           (0x04000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b"> 1847</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_15           (0x08000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81"> 1848</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_16           (0x10000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361"> 1849</a></span>&#160;<span class="preprocessor">#define ADC_DIFSEL_DIFSEL_17           (0x20000UL &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)     </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">/********************  Bit definition for ADC_CALFACT register  ***************/</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_Pos      (0U)                                    </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e"> 1853</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_Msk      (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1"> 1854</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S          ADC_CALFACT_CALFACT_S_Msk               </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d"> 1855</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_0        (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30"> 1856</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_1        (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6"> 1857</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_2        (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47"> 1858</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_3        (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7"> 1859</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_4        (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378"> 1860</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_5        (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44"> 1861</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_S_6        (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)    </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_Pos      (16U)                                   </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65"> 1864</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_Msk      (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057"> 1865</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D          ADC_CALFACT_CALFACT_D_Msk               </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229"> 1866</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_0        (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b"> 1867</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_1        (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351"> 1868</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_2        (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867"> 1869</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_3        (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e"> 1870</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_4        (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25"> 1871</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_5        (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899"> 1872</a></span>&#160;<span class="preprocessor">#define ADC_CALFACT_CALFACT_D_6        (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)    </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">/*************************  ADC Common registers  *****************************/</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">/***************  Bit definition for ADC12_COMMON_CSR register  ***************/</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_MST_Pos          (0U)                                  </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47dbcc36998f3fc07610fa2b7b8b5d3"> 1877</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_MST_Msk          (0x1UL &lt;&lt; ADC12_CSR_ADRDY_MST_Pos)     </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bef3b100f2281f2fd9fc7a39883bbf1"> 1878</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_MST              ADC12_CSR_ADRDY_MST_Msk               </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_MST_Pos    (1U)                                  </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0a77761254573afcc08f2ce10902d6"> 1880</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_MST_Msk    (0x1UL &lt;&lt; ADC12_CSR_ADRDY_EOSMP_MST_Pos) </span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f65d64222fa7cdcf7031df403b4f0f9"> 1881</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_MST        ADC12_CSR_ADRDY_EOSMP_MST_Msk         </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_MST_Pos      (2U)                                  </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57f798d9f15ddf8fd70f2a955c88cd7a"> 1883</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_MST_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_EOC_MST_Pos) </span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bd7daa35451395a7a96d1b7d9db2be9"> 1884</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_MST          ADC12_CSR_ADRDY_EOC_MST_Msk           </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_MST_Pos      (3U)                                  </span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82eb05fe27df70f4b90cd3e3183c1a75"> 1886</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_MST_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_EOS_MST_Pos) </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ee69d328e967adf0a6a110b82c83f3"> 1887</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_MST          ADC12_CSR_ADRDY_EOS_MST_Msk           </span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_MST_Pos      (4U)                                  </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467a3819cd40c3f736eb1787baac1612"> 1889</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_MST_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_OVR_MST_Pos) </span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814501c059a868012879954b01c91bf4"> 1890</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_MST          ADC12_CSR_ADRDY_OVR_MST_Msk           </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_MST_Pos     (5U)                                  </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4020cc0c3b408fe8c73b569f50ea48c9"> 1892</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_MST_Msk     (0x1UL &lt;&lt; ADC12_CSR_ADRDY_JEOC_MST_Pos) </span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02815cadbc7eae67964241d394a3ef5"> 1893</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_MST         ADC12_CSR_ADRDY_JEOC_MST_Msk          </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_MST_Pos     (6U)                                  </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c992d66c85ecb6cdaaf260837a3826"> 1895</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_MST_Msk     (0x1UL &lt;&lt; ADC12_CSR_ADRDY_JEOS_MST_Pos) </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3afc1cf80c49a2e22147139e1aace7"> 1896</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_MST         ADC12_CSR_ADRDY_JEOS_MST_Msk          </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_MST_Pos           (7U)                                  </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb8ba0c55003de7c5505744c8917fc6"> 1898</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_MST_Msk           (0x1UL &lt;&lt; ADC12_CSR_AWD1_MST_Pos)      </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c0fbdccc5319be4a4fa02d2313f46a"> 1899</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_MST               ADC12_CSR_AWD1_MST_Msk                </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_MST_Pos           (8U)                                  </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fa0f3bbaf267ae83038ead44224d16"> 1901</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_MST_Msk           (0x1UL &lt;&lt; ADC12_CSR_AWD2_MST_Pos)      </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb15670cd8247a996e9a449107d4aaf4"> 1902</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_MST               ADC12_CSR_AWD2_MST_Msk                </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_MST_Pos           (9U)                                  </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97092f4807b1f66665ce84a256b8f9ef"> 1904</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_MST_Msk           (0x1UL &lt;&lt; ADC12_CSR_AWD3_MST_Pos)      </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00d1cc31fef8c207ebef1a8850032abf"> 1905</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_MST               ADC12_CSR_AWD3_MST_Msk                </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_MST_Pos          (10U)                                 </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c6cb70f61d309c717065f3cb9a3929"> 1907</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_MST_Msk          (0x1UL &lt;&lt; ADC12_CSR_JQOVF_MST_Pos)     </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea329265e555eac3d203b69ff16441a"> 1908</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_MST              ADC12_CSR_JQOVF_MST_Msk               </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_SLV_Pos          (16U)                                 </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2dab50c24b4ad765680b3a07ff61324"> 1910</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_SLV_Msk          (0x1UL &lt;&lt; ADC12_CSR_ADRDY_SLV_Pos)     </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24c3545a1a27a393d4850316e76b9eca"> 1911</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_SLV              ADC12_CSR_ADRDY_SLV_Msk               </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_SLV_Pos    (17U)                                 </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e49ef4e4a965809f40bd4f53a89b398"> 1913</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_SLV_Msk    (0x1UL &lt;&lt; ADC12_CSR_ADRDY_EOSMP_SLV_Pos) </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4108fbbc1cd068ff86f05a5a9c8b12a7"> 1914</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOSMP_SLV        ADC12_CSR_ADRDY_EOSMP_SLV_Msk         </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_SLV_Pos      (18U)                                 </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a23eae7ee5655a23a2b84545f6a243"> 1916</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_SLV_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_EOC_SLV_Pos) </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c14535d8ef80d79f58bf85e8dbe699"> 1917</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOC_SLV          ADC12_CSR_ADRDY_EOC_SLV_Msk           </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_SLV_Pos      (19U)                                 </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72a429af1f6d14b902c48c63b129712"> 1919</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_SLV_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_EOS_SLV_Pos) </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7552c4498af384791b51efbcb1a07f"> 1920</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_EOS_SLV          ADC12_CSR_ADRDY_EOS_SLV_Msk           </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV_Pos      (20U)                                 </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_OVR_SLV_Pos) </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV          ADC12_CSR_ADRDY_OVR_SLV_Msk           </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_SLV_Pos     (21U)                                 </span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047905def86cd9797e7e492d3ff0252d"> 1925</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_SLV_Msk     (0x1UL &lt;&lt; ADC12_CSR_ADRDY_JEOC_SLV_Pos) </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37b352a9a304d009fdf7d9a5216a6da"> 1926</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOC_SLV         ADC12_CSR_ADRDY_JEOC_SLV_Msk          </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_SLV_Pos     (22U)                                 </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga745555fd02c0a15d0ae613de71c6bfb6"> 1928</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_SLV_Msk     (0x1UL &lt;&lt; ADC12_CSR_ADRDY_JEOS_SLV_Pos) </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7691f334f6045acfc6074412c2e6e3"> 1929</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_JEOS_SLV         ADC12_CSR_ADRDY_JEOS_SLV_Msk          </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_SLV_Pos           (23U)                                 </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e2f79e79cd5350fdc82a624e9c0f3"> 1931</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_SLV_Msk           (0x1UL &lt;&lt; ADC12_CSR_AWD1_SLV_Pos)      </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4154cdfee6668b9938503e643ba55be"> 1932</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD1_SLV               ADC12_CSR_AWD1_SLV_Msk                </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_SLV_Pos           (24U)                                 </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa1eb228374ca2c9bdc8ca0f4900f90"> 1934</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_SLV_Msk           (0x1UL &lt;&lt; ADC12_CSR_AWD2_SLV_Pos)      </span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c509f7841a090716141a49c6494aec4"> 1935</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD2_SLV               ADC12_CSR_AWD2_SLV_Msk                </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_SLV_Pos           (25U)                                 </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae548e6ce3d3baadeda23d41c8abfefd8"> 1937</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_SLV_Msk           (0x1UL &lt;&lt; ADC12_CSR_AWD3_SLV_Pos)      </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad976ae35704216d1dc0ffcbcb66bd52f"> 1938</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_AWD3_SLV               ADC12_CSR_AWD3_SLV_Msk                </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_SLV_Pos          (26U)                                 </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992cd32bbfa29b8c75ed5213ddc4e532"> 1940</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_SLV_Msk          (0x1UL &lt;&lt; ADC12_CSR_JQOVF_SLV_Pos)     </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ff8c1853e03eff852b39b6544c48b6a"> 1941</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_JQOVF_SLV              ADC12_CSR_JQOVF_SLV_Msk               </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">/***************  Bit definition for ADC34_COMMON_CSR register  ***************/</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_MST_Pos          (0U)                                  </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3896a9d4ed089b7c2ebc77a613c5dad"> 1945</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_MST_Msk          (0x1UL &lt;&lt; ADC34_CSR_ADRDY_MST_Pos)     </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0fdc7e669d7c30630b2f4cd7763c70"> 1946</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_MST              ADC34_CSR_ADRDY_MST_Msk               </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_MST_Pos    (1U)                                  </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2199f97f58c3f8adf92ee2f6da38f14d"> 1948</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_MST_Msk    (0x1UL &lt;&lt; ADC34_CSR_ADRDY_EOSMP_MST_Pos) </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81a1bed9455543c373f68f321180ac6"> 1949</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_MST        ADC34_CSR_ADRDY_EOSMP_MST_Msk         </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_MST_Pos      (2U)                                  </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f465b5fbb725b475e51cc67df0303ff"> 1951</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_MST_Msk      (0x1UL &lt;&lt; ADC34_CSR_ADRDY_EOC_MST_Pos) </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5367c1630aaacf60d8dc951239812820"> 1952</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_MST          ADC34_CSR_ADRDY_EOC_MST_Msk           </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_MST_Pos      (3U)                                  </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560ef90df5277f80617fec94cdbc1dba"> 1954</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_MST_Msk      (0x1UL &lt;&lt; ADC34_CSR_ADRDY_EOS_MST_Pos) </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f6ecc4e4b2c2e15e192ba083e453088"> 1955</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_MST          ADC34_CSR_ADRDY_EOS_MST_Msk           </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_OVR_MST_Pos      (4U)                                  </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf07ee07ce9cb4b54732bfcb97c70bdb1"> 1957</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_OVR_MST_Msk      (0x1UL &lt;&lt; ADC34_CSR_ADRDY_OVR_MST_Pos) </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fd068f14edf55a57278d8e6c765df97"> 1958</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_OVR_MST          ADC34_CSR_ADRDY_OVR_MST_Msk           </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_MST_Pos     (5U)                                  </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf31361f0d6e4ab4ea9c0ae7960529d39"> 1960</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_MST_Msk     (0x1UL &lt;&lt; ADC34_CSR_ADRDY_JEOC_MST_Pos) </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf741eae08a2662f0e54836596f25621e"> 1961</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_MST         ADC34_CSR_ADRDY_JEOC_MST_Msk          </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_MST_Pos     (6U)                                  </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5024a0aa770a38908f9c05385827a9f0"> 1963</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_MST_Msk     (0x1UL &lt;&lt; ADC34_CSR_ADRDY_JEOS_MST_Pos) </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ca152802e2ab7127b865d3a545948c"> 1964</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_MST         ADC34_CSR_ADRDY_JEOS_MST_Msk          </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_MST_Pos           (7U)                                  </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca4724384063e368cad5fead191ef41"> 1966</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_MST_Msk           (0x1UL &lt;&lt; ADC34_CSR_AWD1_MST_Pos)      </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2f0aa06c26b85a3b3c7c3f66da62ec1"> 1967</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_MST               ADC34_CSR_AWD1_MST_Msk                </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_MST_Pos           (8U)                                  </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd72e2f9c097911526249748bc3b67bb"> 1969</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_MST_Msk           (0x1UL &lt;&lt; ADC34_CSR_AWD2_MST_Pos)      </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b4b288612eb7047de9c2a5ec374a8"> 1970</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_MST               ADC34_CSR_AWD2_MST_Msk                </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_MST_Pos           (9U)                                  </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf9b20a8c2e694225c270ec0525d33c"> 1972</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_MST_Msk           (0x1UL &lt;&lt; ADC34_CSR_AWD3_MST_Pos)      </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e1f0f09f0f335e3d6dc56db38c5b85"> 1973</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_MST               ADC34_CSR_AWD3_MST_Msk                </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_MST_Pos          (10U)                                 </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1442e73d30a1375a85741fd11a2286de"> 1975</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_MST_Msk          (0x1UL &lt;&lt; ADC34_CSR_JQOVF_MST_Pos)     </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8418adaa21928492f439c7071efa69"> 1976</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_MST              ADC34_CSR_JQOVF_MST_Msk               </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_SLV_Pos          (16U)                                 </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dc8fbbb34dc95857361984a9671784f"> 1978</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_SLV_Msk          (0x1UL &lt;&lt; ADC34_CSR_ADRDY_SLV_Pos)     </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa18a9626395502d869ac4b83148fe1ef"> 1979</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_SLV              ADC34_CSR_ADRDY_SLV_Msk               </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_SLV_Pos    (17U)                                 </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e214c8e8a70506dff45f140805fa8de"> 1981</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_SLV_Msk    (0x1UL &lt;&lt; ADC34_CSR_ADRDY_EOSMP_SLV_Pos) </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fc90df8b3484af097d53c53e0f02a7"> 1982</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOSMP_SLV        ADC34_CSR_ADRDY_EOSMP_SLV_Msk         </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_SLV_Pos      (18U)                                 </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1093e5771df4e2c4d0c6d6e31ef80d"> 1984</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_SLV_Msk      (0x1UL &lt;&lt; ADC34_CSR_ADRDY_EOC_SLV_Pos) </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5bd1f1ea6e76442e893e2d6decb6b5"> 1985</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOC_SLV          ADC34_CSR_ADRDY_EOC_SLV_Msk           </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_SLV_Pos      (19U)                                 </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a53b9593cbce6240bd742435f0eb72"> 1987</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_SLV_Msk      (0x1UL &lt;&lt; ADC34_CSR_ADRDY_EOS_SLV_Pos) </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e39ffb8d1631017a690fb51feed869"> 1988</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_EOS_SLV          ADC34_CSR_ADRDY_EOS_SLV_Msk           </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV_Pos      (20U)                                 </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb294ffeb435f79a109c3723dc61441d"> 1990</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV_Msk      (0x1UL &lt;&lt; ADC12_CSR_ADRDY_OVR_SLV_Pos) </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72791ec1d152889a3be0c118685b6dd1"> 1991</a></span>&#160;<span class="preprocessor">#define ADC12_CSR_ADRDY_OVR_SLV          ADC12_CSR_ADRDY_OVR_SLV_Msk           </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_SLV_Pos     (21U)                                 </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2d7a882756d6ad89615ac03fabc162"> 1993</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_SLV_Msk     (0x1UL &lt;&lt; ADC34_CSR_ADRDY_JEOC_SLV_Pos) </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc607956ca7befafdb105bdc4adb50e2"> 1994</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOC_SLV         ADC34_CSR_ADRDY_JEOC_SLV_Msk          </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_SLV_Pos     (22U)                                 </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631697043162b95843867a074cd37caf"> 1996</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_SLV_Msk     (0x1UL &lt;&lt; ADC34_CSR_ADRDY_JEOS_SLV_Pos) </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04f59f024235dd9262e844691d1b4f5"> 1997</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_ADRDY_JEOS_SLV         ADC34_CSR_ADRDY_JEOS_SLV_Msk          </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_SLV_Pos           (23U)                                 </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d848be68436020090da8deaccd85c51"> 1999</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_SLV_Msk           (0x1UL &lt;&lt; ADC34_CSR_AWD1_SLV_Pos)      </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ebfab5076db2435f95298fdcf2e19a"> 2000</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD1_SLV               ADC34_CSR_AWD1_SLV_Msk                </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_SLV_Pos           (24U)                                 </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2e69c66d95bd80060fe7ea453af163"> 2002</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_SLV_Msk           (0x1UL &lt;&lt; ADC34_CSR_AWD2_SLV_Pos)      </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fb6ad02d77bb44d8397e4e51e24b68"> 2003</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD2_SLV               ADC34_CSR_AWD2_SLV_Msk                </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_SLV_Pos           (25U)                                 </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ef651720ddde63c8bb8e907e3a823"> 2005</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_SLV_Msk           (0x1UL &lt;&lt; ADC34_CSR_AWD3_SLV_Pos)      </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcaa0db682d3f5dfaacc77ce2d86fdc"> 2006</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_AWD3_SLV               ADC34_CSR_AWD3_SLV_Msk                </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_SLV_Pos          (26U)                                 </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f82c18e20cac0ad8461ec62fee2589"> 2008</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_SLV_Msk          (0x1UL &lt;&lt; ADC34_CSR_JQOVF_SLV_Pos)     </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad79fae6a166799f668a7c804546230c"> 2009</a></span>&#160;<span class="preprocessor">#define ADC34_CSR_JQOVF_SLV              ADC34_CSR_JQOVF_SLV_Msk               </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">/***************  Bit definition for ADC12_COMMON_CCR register  ***************/</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_Pos              (0U)                                  </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7baf2d3e097e63080b99f0fd1134ab2f"> 2013</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_Msk              (0x1FUL &lt;&lt; ADC12_CCR_MULTI_Pos)        </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955ccefa3d5625f51ee9e578c72d582a"> 2014</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI                  ADC12_CCR_MULTI_Msk                   </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef708c352c0011a648072ef2483d371"> 2015</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_0                (0x01UL &lt;&lt; ADC12_CCR_MULTI_Pos)        </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780b213ca8486ed9914e495334eda19a"> 2016</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_1                (0x02UL &lt;&lt; ADC12_CCR_MULTI_Pos)        </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3bd814ad07af96cbd0ab080fa6e90e"> 2017</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_2                (0x04UL &lt;&lt; ADC12_CCR_MULTI_Pos)        </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b007c468ecbe29024735e2da09fd279"> 2018</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_3                (0x08UL &lt;&lt; ADC12_CCR_MULTI_Pos)        </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33d9e767ce5b7d2151a85d755794c26"> 2019</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MULTI_4                (0x10UL &lt;&lt; ADC12_CCR_MULTI_Pos)        </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_Pos              (8U)                                  </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9a7f9852e3f055220223c6e586f2d5c"> 2021</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_Msk              (0xFUL &lt;&lt; ADC12_CCR_DELAY_Pos)         </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b518db5e3bba79174cc53a50160f407"> 2022</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY                  ADC12_CCR_DELAY_Msk                   </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44ecb64a2ecd6d01b2f2f2db1296382"> 2023</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_0                (0x1UL &lt;&lt; ADC12_CCR_DELAY_Pos)         </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab931fa9870fc93e5ad617b8d8951b48b"> 2024</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_1                (0x2UL &lt;&lt; ADC12_CCR_DELAY_Pos)         </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492bbe3c5407d8bfd966d61e5d626355"> 2025</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_2                (0x4UL &lt;&lt; ADC12_CCR_DELAY_Pos)         </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf3d91d43a8566326873bb8e2e25ae1"> 2026</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DELAY_3                (0x8UL &lt;&lt; ADC12_CCR_DELAY_Pos)         </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define ADC12_CCR_DMACFG_Pos             (13U)                                 </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e773942f807bb4f443755bb3c15b09"> 2028</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DMACFG_Msk             (0x1UL &lt;&lt; ADC12_CCR_DMACFG_Pos)        </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d869e54f91af8ff9d08274c851fd7de"> 2029</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_DMACFG                 ADC12_CCR_DMACFG_Msk                  </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA_Pos               (14U)                                 </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb2d41acaaa7fa2152930fd9cc81e3fb"> 2031</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA_Msk               (0x3UL &lt;&lt; ADC12_CCR_MDMA_Pos)          </span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eebcd3d27d5683ef6751e4b729e78a9"> 2032</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA                   ADC12_CCR_MDMA_Msk                    </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e33bf4a3cd3b989b2a6d19ed65bb855"> 2033</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA_0                 (0x1UL &lt;&lt; ADC12_CCR_MDMA_Pos)          </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae421fe0fa716650db959cfe95b38a762"> 2034</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_MDMA_1                 (0x2UL &lt;&lt; ADC12_CCR_MDMA_Pos)          </span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE_Pos             (16U)                                 </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00ab441021785f110cd619fe1ec51a0"> 2036</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE_Msk             (0x3UL &lt;&lt; ADC12_CCR_CKMODE_Pos)        </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c8f9fe7da3e516a98535f99886c957"> 2037</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE                 ADC12_CCR_CKMODE_Msk                  </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf0e76adae5c4f1c25f204b31815043d"> 2038</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE_0               (0x1UL &lt;&lt; ADC12_CCR_CKMODE_Pos)        </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971a791f1ba4d04486b022ba21b78829"> 2039</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_CKMODE_1               (0x2UL &lt;&lt; ADC12_CCR_CKMODE_Pos)        </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define ADC12_CCR_VREFEN_Pos             (22U)                                 </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd24a27b32918d99fbf356450e3b2802"> 2041</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_VREFEN_Msk             (0x1UL &lt;&lt; ADC12_CCR_VREFEN_Pos)        </span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd87521723804aa36f3527ada870abd0"> 2042</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_VREFEN                 ADC12_CCR_VREFEN_Msk                  </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define ADC12_CCR_TSEN_Pos               (23U)                                 </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad501a2f99836f3eabee77a610fe68694"> 2044</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_TSEN_Msk               (0x1UL &lt;&lt; ADC12_CCR_TSEN_Pos)          </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f265c652914c875af02de737e2ccc6"> 2045</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_TSEN                   ADC12_CCR_TSEN_Msk                    </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define ADC12_CCR_VBATEN_Pos             (24U)                                 </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c638041a03388753f31f86ef8a39086"> 2047</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_VBATEN_Msk             (0x1UL &lt;&lt; ADC12_CCR_VBATEN_Pos)        </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a6bb100332083c01fdef937d4e7491b"> 2048</a></span>&#160;<span class="preprocessor">#define ADC12_CCR_VBATEN                 ADC12_CCR_VBATEN_Msk                  </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">/***************  Bit definition for ADC12_COMMON_CDR register  ***************/</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_Pos          (0U)                                  </span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84484b3028bf7759a59531b88722a28f"> 2052</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_Msk          (0xFFFFUL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d6b45a163ffb627d3422f713054ae1"> 2053</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST              ADC12_CDR_RDATA_MST_Msk               </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728cf4c07eb1e255eb0427f0130067a1"> 2054</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_0            (0x0001UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bef7634d30022fe857dd1bdf948817c"> 2055</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_1            (0x0002UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be1e3d8b8a4a52910bd4378fb06b1b2"> 2056</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_2            (0x0004UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4529b821ab50967e9cdff9762b66ba9"> 2057</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_3            (0x0008UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c5d110098be0c42626f3a4d4572d4f"> 2058</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_4            (0x0010UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1815d2cf462650bf8311f2a6aeb55ab1"> 2059</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_5            (0x0020UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2459fd6a92172147bb2cb52b4ddad938"> 2060</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_6            (0x0040UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396763b4334e8afb073d141686a40d20"> 2061</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_7            (0x0080UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05476240cbab9059534a8c309cb94f55"> 2062</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_8            (0x0100UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395efd36ee787bbbb2df383f1b16949f"> 2063</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_9            (0x0200UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb6d58b904c5eb0b5ea45b4567cfb6b"> 2064</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_10           (0x0400UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e58ddd3be14b11a8aef6811a7510fc"> 2065</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_11           (0x0800UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c871cd91be0003372f9ca22dab9d2ec"> 2066</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_12           (0x1000UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d04dc5be3e671e5c458126d555a3db"> 2067</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_13           (0x2000UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b124bd7669cd7164d999802bd5d07c0"> 2068</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_14           (0x4000UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce8baa7d716f8daabd862e31463aff0"> 2069</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_MST_15           (0x8000UL &lt;&lt; ADC12_CDR_RDATA_MST_Pos)  </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_Pos          (16U)                                 </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdff1369f2f8bef7ea58b4e223bbf8c"> 2072</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_Msk          (0xFFFFUL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65379aa62f8abfc23295b2e1bf6d50bd"> 2073</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV              ADC12_CDR_RDATA_SLV_Msk               </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb62d3eecf35333578534a3df784bdd2"> 2074</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_0            (0x0001UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ea595ef812f00220ba29e55fdbb5ff"> 2075</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_1            (0x0002UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d8ebb6233876da2493c83c6b628826"> 2076</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_2            (0x0004UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c41371948f2c3632c3271fb0bd971a"> 2077</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_3            (0x0008UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638d9dcf84e9656f3294d336530de099"> 2078</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_4            (0x0010UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7065de22edd4aa4fa918a59db7023a63"> 2079</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_5            (0x0020UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03932684894b9c0271e82ffa549e243f"> 2080</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_6            (0x0040UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dc35417a52215a5017b74b04320f95"> 2081</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_7            (0x0080UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84e8dd9aab670ce89a892430282d179"> 2082</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_8            (0x0100UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666f2b1def7bf6567d35c79234c58439"> 2083</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_9            (0x0200UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac19fc0eeb52ae405af6418556b58bc06"> 2084</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_10           (0x0400UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8ca3537c691c13ee8ae8415589bf81"> 2085</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_11           (0x0800UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace29dc800545e67f06d799d0a65b8735"> 2086</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_12           (0x1000UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd9e1b7cd6ed4b511ce3d73f472af9"> 2087</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_13           (0x2000UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998d70f0433906bc6c2dbf2199eee80"> 2088</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_14           (0x4000UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a72c12bf7551bf0394b8526448c453"> 2089</a></span>&#160;<span class="preprocessor">#define ADC12_CDR_RDATA_SLV_15           (0x8000UL &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)  </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">/********************  Bit definition for ADC_CSR register  *******************/</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_MST_Pos          (0U)                                    </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927"> 2093</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_MST_Msk          (0x1UL &lt;&lt; ADC_CSR_ADRDY_MST_Pos)         </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b"> 2094</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_MST              ADC_CSR_ADRDY_MST_Msk                   </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_MST_Pos          (1U)                                    </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a"> 2096</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_MST_Msk          (0x1UL &lt;&lt; ADC_CSR_EOSMP_MST_Pos)         </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e"> 2097</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_MST              ADC_CSR_EOSMP_MST_Msk                   </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_MST_Pos            (2U)                                    </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc"> 2099</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_MST_Msk            (0x1UL &lt;&lt; ADC_CSR_EOC_MST_Pos)           </span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671"> 2100</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_MST                ADC_CSR_EOC_MST_Msk                     </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_MST_Pos            (3U)                                    </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f"> 2102</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_MST_Msk            (0x1UL &lt;&lt; ADC_CSR_EOS_MST_Pos)           </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb"> 2103</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_MST                ADC_CSR_EOS_MST_Msk                     </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_MST_Pos            (4U)                                    </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93"> 2105</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_MST_Msk            (0x1UL &lt;&lt; ADC_CSR_OVR_MST_Pos)           </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32"> 2106</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_MST                ADC_CSR_OVR_MST_Msk                     </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_MST_Pos           (5U)                                    </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656"> 2108</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOC_MST_Pos)          </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c"> 2109</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_MST               ADC_CSR_JEOC_MST_Msk                    </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_MST_Pos           (6U)                                    </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae"> 2111</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOS_MST_Pos)          </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77"> 2112</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_MST               ADC_CSR_JEOS_MST_Msk                    </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_MST_Pos           (7U)                                    </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4"> 2114</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD1_MST_Pos)          </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde"> 2115</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_MST               ADC_CSR_AWD1_MST_Msk                    </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_MST_Pos           (8U)                                    </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a"> 2117</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD2_MST_Pos)          </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03"> 2118</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_MST               ADC_CSR_AWD2_MST_Msk                    </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_MST_Pos           (9U)                                    </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc"> 2120</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_MST_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD3_MST_Pos)          </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242"> 2121</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_MST               ADC_CSR_AWD3_MST_Msk                    </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_MST_Pos          (10U)                                   </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d"> 2123</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_MST_Msk          (0x1UL &lt;&lt; ADC_CSR_JQOVF_MST_Pos)         </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f"> 2124</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_MST              ADC_CSR_JQOVF_MST_Msk                   </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_SLV_Pos          (16U)                                   </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900"> 2127</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_SLV_Msk          (0x1UL &lt;&lt; ADC_CSR_ADRDY_SLV_Pos)         </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b"> 2128</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_SLV              ADC_CSR_ADRDY_SLV_Msk                   </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_SLV_Pos          (17U)                                   </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316"> 2130</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_SLV_Msk          (0x1UL &lt;&lt; ADC_CSR_EOSMP_SLV_Pos)         </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185"> 2131</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_SLV              ADC_CSR_EOSMP_SLV_Msk                   </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_SLV_Pos            (18U)                                   </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240"> 2133</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_SLV_Msk            (0x1UL &lt;&lt; ADC_CSR_EOC_SLV_Pos)           </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8"> 2134</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_SLV                ADC_CSR_EOC_SLV_Msk                     </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_SLV_Pos            (19U)                                   </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6"> 2136</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_SLV_Msk            (0x1UL &lt;&lt; ADC_CSR_EOS_SLV_Pos)           </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f"> 2137</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_SLV                ADC_CSR_EOS_SLV_Msk                     </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_SLV_Pos            (20U)                                   </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79"> 2139</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_SLV_Msk            (0x1UL &lt;&lt; ADC_CSR_OVR_SLV_Pos)           </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c"> 2140</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_SLV                ADC_CSR_OVR_SLV_Msk                     </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_SLV_Pos           (21U)                                   </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038"> 2142</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOC_SLV_Pos)          </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca"> 2143</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_SLV               ADC_CSR_JEOC_SLV_Msk                    </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_SLV_Pos           (22U)                                   </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5"> 2145</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_JEOS_SLV_Pos)          </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7"> 2146</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_SLV               ADC_CSR_JEOS_SLV_Msk                    </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_SLV_Pos           (23U)                                   </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0"> 2148</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD1_SLV_Pos)          </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44"> 2149</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_SLV               ADC_CSR_AWD1_SLV_Msk                    </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_SLV_Pos           (24U)                                   </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e"> 2151</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD2_SLV_Pos)          </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca"> 2152</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_SLV               ADC_CSR_AWD2_SLV_Msk                    </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_SLV_Pos           (25U)                                   </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c"> 2154</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_SLV_Msk           (0x1UL &lt;&lt; ADC_CSR_AWD3_SLV_Pos)          </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b"> 2155</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_SLV               ADC_CSR_AWD3_SLV_Msk                    </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_SLV_Pos          (26U)                                   </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca"> 2157</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_SLV_Msk          (0x1UL &lt;&lt; ADC_CSR_JQOVF_SLV_Pos)         </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54"> 2158</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_SLV              ADC_CSR_JQOVF_SLV_Msk                   </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_EOSMP_MST   ADC_CSR_EOSMP_MST</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_EOC_MST     ADC_CSR_EOC_MST</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_EOS_MST     ADC_CSR_EOS_MST</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_OVR_MST     ADC_CSR_OVR_MST</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_JEOC_MST    ADC_CSR_JEOC_MST</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_JEOS_MST    ADC_CSR_JEOS_MST</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160; </div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_EOSMP_SLV   ADC_CSR_EOSMP_SLV</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_EOC_SLV     ADC_CSR_EOC_SLV</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_EOS_SLV     ADC_CSR_EOS_SLV</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_OVR_SLV     ADC_CSR_OVR_SLV</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_JEOC_SLV    ADC_CSR_JEOC_SLV</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_JEOS_SLV    ADC_CSR_JEOS_SLV</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160; </div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/********************  Bit definition for ADC_CCR register  *******************/</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_Pos               (0U)                                    </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193"> 2177</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_Msk               (0x1FUL &lt;&lt; ADC_CCR_DUAL_Pos)             </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0"> 2178</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL                   ADC_CCR_DUAL_Msk                        </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e"> 2179</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_0                 (0x01UL &lt;&lt; ADC_CCR_DUAL_Pos)             </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb"> 2180</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_1                 (0x02UL &lt;&lt; ADC_CCR_DUAL_Pos)             </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507"> 2181</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_2                 (0x04UL &lt;&lt; ADC_CCR_DUAL_Pos)             </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512"> 2182</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_3                 (0x08UL &lt;&lt; ADC_CCR_DUAL_Pos)             </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee"> 2183</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_4                 (0x10UL &lt;&lt; ADC_CCR_DUAL_Pos)             </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_Pos              (8U)                                    </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415"> 2186</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_Msk              (0xFUL &lt;&lt; ADC_CCR_DELAY_Pos)             </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 2187</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY                  ADC_CCR_DELAY_Msk                       </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 2188</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_0                (0x1UL &lt;&lt; ADC_CCR_DELAY_Pos)             </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 2189</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_1                (0x2UL &lt;&lt; ADC_CCR_DELAY_Pos)             </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 2190</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_2                (0x4UL &lt;&lt; ADC_CCR_DELAY_Pos)             </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 2191</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_3                (0x8UL &lt;&lt; ADC_CCR_DELAY_Pos)             </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG_Pos             (13U)                                   </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0"> 2194</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG_Msk             (0x1UL &lt;&lt; ADC_CCR_DMACFG_Pos)            </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46"> 2195</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG                 ADC_CCR_DMACFG_Msk                      </span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_Pos               (14U)                                   </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de"> 2198</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_Msk               (0x3UL &lt;&lt; ADC_CCR_MDMA_Pos)              </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff"> 2199</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA                   ADC_CCR_MDMA_Msk                        </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303"> 2200</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_0                 (0x1UL &lt;&lt; ADC_CCR_MDMA_Pos)              </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab"> 2201</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_1                 (0x2UL &lt;&lt; ADC_CCR_MDMA_Pos)              </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_Pos             (16U)                                   </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647"> 2204</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_Msk             (0x3UL &lt;&lt; ADC_CCR_CKMODE_Pos)            </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d"> 2205</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE                 ADC_CCR_CKMODE_Msk                      </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656"> 2206</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_0               (0x1UL &lt;&lt; ADC_CCR_CKMODE_Pos)            </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8"> 2207</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_1               (0x2UL &lt;&lt; ADC_CCR_CKMODE_Pos)            </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Pos             (22U)                                   </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 2210</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VREFEN_Pos)            </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 2211</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Pos               (23U)                                   </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 2213</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Msk               (0x1UL &lt;&lt; ADC_CCR_TSEN_Pos)              </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada"> 2214</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN_Pos             (24U)                                   </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11"> 2216</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VBATEN_Pos)            </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456"> 2217</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI           (ADC_CCR_DUAL)</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_0         (ADC_CCR_DUAL_0)</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_1         (ADC_CCR_DUAL_1)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_2         (ADC_CCR_DUAL_2)</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_3         (ADC_CCR_DUAL_3)</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_4         (ADC_CCR_DUAL_4)</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160; </div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">/********************  Bit definition for ADC_CDR register  *******************/</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_Pos          (0U)                                    </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f"> 2229</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_Msk          (0xFFFFUL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe"> 2230</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST              ADC_CDR_RDATA_MST_Msk                   </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff18be520df445cf1804f0983ef8f992"> 2231</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_0            (0x0001UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0dd509e62137e5328bcd1cd902b9f0e"> 2232</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_1            (0x0002UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3e76db30a631e02c76bb971cedbeb"> 2233</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_2            (0x0004UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee1262d43ce04fd9afa0b1a2fa24ef70"> 2234</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_3            (0x0008UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b09e2df8156854358916f2194c58d91"> 2235</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_4            (0x0010UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f863283c94d67a1d3c00f8b61982808"> 2236</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_5            (0x0020UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0548cc2ca273165e666f208451e0459"> 2237</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_6            (0x0040UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a680e881e19571a9f875220438b921"> 2238</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_7            (0x0080UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad336e15c2092c95e6ecdd5106f07ebb"> 2239</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_8            (0x0100UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1702cac434e39b61a569b93ffac6c2a"> 2240</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_9            (0x0200UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2bb451970af5ef70d5d5dfc897f1d30"> 2241</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_10           (0x0400UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968554df9500efa650cf55e0287c5adc"> 2242</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_11           (0x0800UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee27a3cf12e72838cf5cad5c1472bfde"> 2243</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_12           (0x1000UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3417438828108bd45aae555ec35a098d"> 2244</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_13           (0x2000UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87e0db3c200471fed90fa81e1398862"> 2245</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_14           (0x4000UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6a4f5b7f32296dfa5121fe70f98637"> 2246</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST_15           (0x8000UL &lt;&lt; ADC_CDR_RDATA_MST_Pos)      </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_Pos          (16U)                                   </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325"> 2249</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_Msk          (0xFFFFUL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33"> 2250</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV              ADC_CDR_RDATA_SLV_Msk                   </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd0f45279268bc14dfc647d043cf869"> 2251</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_0            (0x0001UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0162630ff444461976989fd9facff4"> 2252</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_1            (0x0002UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bab6f95044eb47ab770ecb7ad743b55"> 2253</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_2            (0x0004UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf59308914f831b26ee054c81a8c9ae6"> 2254</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_3            (0x0008UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c675167e0875b30829444b32c7cd2ef"> 2255</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_4            (0x0010UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3308e3971b55cc10bc89700d57c6d0"> 2256</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_5            (0x0020UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa269885c1bde0efcf847c3761b536e"> 2257</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_6            (0x0040UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3387217abaa18c781ff453a5c5aff790"> 2258</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_7            (0x0080UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac705ae99167d25d3289036cf9b69da43"> 2259</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_8            (0x0100UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8925ce725baf0c5fbe83b6172f8bab46"> 2260</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_9            (0x0200UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a62bcdff1ced56c2588e47f5f7667ca"> 2261</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_10           (0x0400UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf105a5f1e3dc17c6c36ba03701aec9"> 2262</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_11           (0x0800UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9dfd5d9046f02bd50e14cd1ea26007"> 2263</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_12           (0x1000UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a79389d9dfa2d5dfaaa74607c733cb"> 2264</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_13           (0x2000UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eaa2966d9097b8c2132dd258e5ab6ae"> 2265</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_14           (0x4000UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d69025f2532a62426ed76b52d5a6c1"> 2266</a></span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV_15           (0x8000UL &lt;&lt; ADC_CDR_RDATA_SLV_Pos)      </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160; </div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e50ed8b6458ce77cb3cdb06a9481ae"> 2274</a></span>&#160;<span class="preprocessor">#define COMP_V1_3_0_0                                  </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/**********************  Bit definition for COMP2_CSR register  ***************/</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2EN_Pos            (0U)                                  </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4dac82896418939984658205e2ad45"> 2278</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2EN_Msk            (0x1UL &lt;&lt; COMP2_CSR_COMP2EN_Pos)       </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5897033ac4cc32dc933eaf703844e348"> 2279</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2EN                COMP2_CSR_COMP2EN_Msk                 </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_Pos         (4U)                                  </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b42fdcebfc002c131eae970469521c1"> 2281</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_Msk         (0x40007UL &lt;&lt; COMP2_CSR_COMP2INSEL_Pos) </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d060161900b10ab0cdd28f6d7266ed7"> 2282</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL             COMP2_CSR_COMP2INSEL_Msk              </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec36efcf19ddec7cff3d2eb960e71c93"> 2283</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_0           (0x00000010U)                         </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a54f0e0ecb259d45e07ec48c7a7368"> 2284</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_1           (0x00000020U)                         </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf418bfbf4af129e80a462968a13f20"> 2285</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_2           (0x00000040U)                         </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf266b0fad4931c2d619227e31c4a9aa5"> 2286</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2INSEL_3           (0x00400000U)                         </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_Pos        (10U)                                 </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb1e1e5b3d2b2363c80bb16f56bda7f2"> 2288</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_Msk        (0xFUL &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8bd2412cdc46fee6dd3e795718f17cf"> 2289</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL            COMP2_CSR_COMP2OUTSEL_Msk             </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e07ea9d71f018e17a797fbfefb94d5"> 2290</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_0          (0x1UL &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac36c414cd25fb031eba290d31ba30e06"> 2291</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_1          (0x2UL &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae854e2fc7d70b06a51dad780c6349dc4"> 2292</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_2          (0x4UL &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e167c7e84cc1ca896765643526c859f"> 2293</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUTSEL_3          (0x8UL &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2POL_Pos           (15U)                                 </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4d845c20feecd1fcb53e0147fb9000"> 2295</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2POL_Msk           (0x1UL &lt;&lt; COMP2_CSR_COMP2POL_Pos)      </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03589b8dbd37f816df45e5d14b1ad1f5"> 2296</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2POL               COMP2_CSR_COMP2POL_Msk                </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_Pos      (18U)                                 </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036bfa849d72e8ccf6f60b5a1a87abc3"> 2298</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_Msk      (0x3UL &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos) </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827d0a754b170a20e6cd8f3020f217ba"> 2299</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING          COMP2_CSR_COMP2BLANKING_Msk           </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a85e8c5753e6a665b334e8a32a6de56"> 2300</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_0        (0x1UL &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos) </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963a9a78bd2467b85cce876b8b8e0dcd"> 2301</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_1        (0x2UL &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos) </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ddf746ca5483ac46edec3a99b85726"> 2302</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2BLANKING_2        (0x4UL &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos) </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUT_Pos           (30U)                                 </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1df119d6c224a9329cc72248054be34"> 2304</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUT_Msk           (0x1UL &lt;&lt; COMP2_CSR_COMP2OUT_Pos)      </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga420e4f186a04b9fdfc4a135f9e24b640"> 2305</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2OUT               COMP2_CSR_COMP2OUT_Msk                </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2LOCK_Pos          (31U)                                 </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa6487fa9d1b81e9a7e5ec9f583f541"> 2307</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2LOCK_Msk          (0x1UL &lt;&lt; COMP2_CSR_COMP2LOCK_Pos)     </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabffedf615b3581d136dbad4cd35e85de"> 2308</a></span>&#160;<span class="preprocessor">#define COMP2_CSR_COMP2LOCK              COMP2_CSR_COMP2LOCK_Msk               </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">/**********************  Bit definition for COMP4_CSR register  ***************/</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4EN_Pos            (0U)                                  </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab040b43e9fbdf25d3bf74f7d186d782"> 2312</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4EN_Msk            (0x1UL &lt;&lt; COMP4_CSR_COMP4EN_Pos)       </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b7229518ed8c5f534a3f7c57e04715"> 2313</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4EN                COMP4_CSR_COMP4EN_Msk                 </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_Pos         (4U)                                  </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679c14fd980cb5b5ca4b369e11a1970e"> 2315</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_Msk         (0x40007UL &lt;&lt; COMP4_CSR_COMP4INSEL_Pos) </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad3522581c426c0ed857f85488c02c9"> 2316</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL             COMP4_CSR_COMP4INSEL_Msk              </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cca917c814232b368f37d44dfda261d"> 2317</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_0           (0x00000010U)                         </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7168f174b4228de4ab885ed49b96b9b0"> 2318</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_1           (0x00000020U)                         </span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984c86f10f0a7dde1bac5b2d88f7437"> 2319</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_2           (0x00000040U)                         </span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f07487fda552da61c4e79660046991"> 2320</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4INSEL_3           (0x00400000U)                         </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_Pos        (10U)                                 </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f39c16723581d5aebbc35e4da990d8b"> 2322</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_Msk        (0xFUL &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae277cbe27ec6cf7bf7332c7629f14b78"> 2323</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL            COMP4_CSR_COMP4OUTSEL_Msk             </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d9dea63d877f5fafe6d80b2e8fec20a"> 2324</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_0          (0x1UL &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c79c5bfeb006ad6ba24e21221bb140"> 2325</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_1          (0x2UL &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421652babd84020545bdd9b7be82c1c8"> 2326</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_2          (0x4UL &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad10481d7a68086edfdca1b21646a85b"> 2327</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUTSEL_3          (0x8UL &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4POL_Pos           (15U)                                 </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77faa2f7c1b34281f16af2d3d66c7b55"> 2329</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4POL_Msk           (0x1UL &lt;&lt; COMP4_CSR_COMP4POL_Pos)      </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982ddac561f5ae8d68688c06fc1995ef"> 2330</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4POL               COMP4_CSR_COMP4POL_Msk                </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_Pos      (18U)                                 </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b596c457615de1bf4cf90c13acb3c1b"> 2332</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_Msk      (0x3UL &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos) </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2ff8448f7d283a9719ef5277d5ea0a"> 2333</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING          COMP4_CSR_COMP4BLANKING_Msk           </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d60db0657325680f88b7e40b06c301"> 2334</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_0        (0x1UL &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos) </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bbb1b25e8a4bd641045dc60c505505"> 2335</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_1        (0x2UL &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos) </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebdc02eb9019f61a07b8a66fb35f3d9"> 2336</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4BLANKING_2        (0x4UL &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos) </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUT_Pos           (30U)                                 </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3960684d992f85c9c24a13316c20b97e"> 2338</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUT_Msk           (0x1UL &lt;&lt; COMP4_CSR_COMP4OUT_Pos)      </span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga157d1b521d443b25ec01c3af4250cebf"> 2339</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4OUT               COMP4_CSR_COMP4OUT_Msk                </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4LOCK_Pos          (31U)                                 </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33ebed16d56cfbf3ce3a26b3a581dce"> 2341</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4LOCK_Msk          (0x1UL &lt;&lt; COMP4_CSR_COMP4LOCK_Pos)     </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12e79c44a06316d29ad77b961477793"> 2342</a></span>&#160;<span class="preprocessor">#define COMP4_CSR_COMP4LOCK              COMP4_CSR_COMP4LOCK_Msk               </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/**********************  Bit definition for COMP6_CSR register  ***************/</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6EN_Pos            (0U)                                  </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba0f61a598e2bd5e0f02292c732a7c5"> 2346</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6EN_Msk            (0x1UL &lt;&lt; COMP6_CSR_COMP6EN_Pos)       </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d7e2a219c30cb2a8d62a98ef857d82"> 2347</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6EN                COMP6_CSR_COMP6EN_Msk                 </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_Pos         (4U)                                  </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab0f20f4ce341ea980e2cb2ae04f557"> 2349</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_Msk         (0x40007UL &lt;&lt; COMP6_CSR_COMP6INSEL_Pos) </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc3e29f5e76cf9ff5061c5e01193e7e"> 2350</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL             COMP6_CSR_COMP6INSEL_Msk              </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f5714c0207a0eb41a74b7860248f41"> 2351</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_0           (0x00000010U)                         </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803fbfa2046113b8583b6faa34dfd43c"> 2352</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_1           (0x00000020U)                         </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4f7922a4feca797e7695d3e65d9891"> 2353</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_2           (0x00000040U)                         </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30372ad4c2f183146d76dea17de0287f"> 2354</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6INSEL_3           (0x00400000U)                         </span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_Pos        (10U)                                 </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff4bf71bf300589e5efb048811b746c"> 2356</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_Msk        (0xFUL &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9cc487fa96f8997e56b1cddc2ee904"> 2357</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL            COMP6_CSR_COMP6OUTSEL_Msk             </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab27b6c9ced0ede365783d348236a5e"> 2358</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_0          (0x1UL &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725f8845d2313c73e998a6bfeb46bf02"> 2359</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_1          (0x2UL &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d01be5e7e168ab6427710c2c772092"> 2360</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_2          (0x4UL &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593f05052fc00c594ca7ab70923a0f40"> 2361</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUTSEL_3          (0x8UL &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)   </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6POL_Pos           (15U)                                 </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbb13edefc1b5a0059b750bbe18475f"> 2363</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6POL_Msk           (0x1UL &lt;&lt; COMP6_CSR_COMP6POL_Pos)      </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4159ebf47cfad0198a93eedfb9ad76fd"> 2364</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6POL               COMP6_CSR_COMP6POL_Msk                </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_Pos      (18U)                                 </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33198a18e60e433d8103fe2d9b71a259"> 2366</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_Msk      (0x3UL &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos) </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf533632333d2b9e74e458534f9a249ef"> 2367</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING          COMP6_CSR_COMP6BLANKING_Msk           </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4db80e05224fb5a60754d12eef57f06"> 2368</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_0        (0x1UL &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos) </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c4da074defb146bbd4a630b9a97748"> 2369</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_1        (0x2UL &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos) </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238ca9a024e7cb7b5c4e3dcd4a8ffc44"> 2370</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6BLANKING_2        (0x4UL &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos) </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUT_Pos           (30U)                                 </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace27d357507f9276efcc4ea0186553b8"> 2372</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUT_Msk           (0x1UL &lt;&lt; COMP6_CSR_COMP6OUT_Pos)      </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07208510ca32da7fe9c68e4a79ddead"> 2373</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6OUT               COMP6_CSR_COMP6OUT_Msk                </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6LOCK_Pos          (31U)                                 </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68c6c9825ec97dbbea4e052a5909297"> 2375</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6LOCK_Msk          (0x1UL &lt;&lt; COMP6_CSR_COMP6LOCK_Pos)     </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88e288fab3f74504454b2c96e2798ca"> 2376</a></span>&#160;<span class="preprocessor">#define COMP6_CSR_COMP6LOCK              COMP6_CSR_COMP6LOCK_Msk               </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/**********************  Bit definition for COMP_CSR register  ****************/</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN_Pos            (0U)                                   </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a"> 2380</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN_Msk            (0x1UL &lt;&lt; COMP_CSR_COMPxEN_Pos)         </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093"> 2381</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN                COMP_CSR_COMPxEN_Msk                   </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_Pos         (4U)                                   </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3072f41304221d71ec7298226351c5d5"> 2383</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_Msk         (0x40007UL &lt;&lt; COMP_CSR_COMPxINSEL_Pos)  </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5677bac995118577541d2dffb27e9394"> 2384</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL             COMP_CSR_COMPxINSEL_Msk                </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc530e69bacce1456936eaaf5f4e594b"> 2385</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_0           (0x00000010U)                          </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586e48bf5545849689c3ff26a2f0a86e"> 2386</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_1           (0x00000020U)                          </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949a4d6495f17673ea30fdb264a1681a"> 2387</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_2           (0x00000040U)                          </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc7a32c02add366a49ca71301fedf6a4"> 2388</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_3           (0x00400000U)                          </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_Pos        (10U)                                  </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c1d2444e007c3b77678384ab97e0ae"> 2390</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_Msk        (0xFUL &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)     </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0616cef280e58d33ca06ff51a09ed71a"> 2391</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL            COMP_CSR_COMPxOUTSEL_Msk               </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd4d92cc58c4012080d53e9ca89a8b1"> 2392</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_0          (0x1UL &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)     </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f758a713daa97c360170ebd6fe4a279"> 2393</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_1          (0x2UL &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)     </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46660410b9fb7f55ece6777572f49877"> 2394</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_2          (0x4UL &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)     </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39220bcc955d459d1ab8453c7f671049"> 2395</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_3          (0x8UL &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)     </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL_Pos           (15U)                                  </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa23d19bb9063f29a23a080c8e3761e"> 2397</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL_Msk           (0x1UL &lt;&lt; COMP_CSR_COMPxPOL_Pos)        </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2a5e0838dcc6f9148abb79dfa05cb9"> 2398</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL               COMP_CSR_COMPxPOL_Msk                  </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_Pos      (18U)                                  </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78cbdca4c01ae2f1d9a39bb295503ef"> 2400</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_Msk      (0x3UL &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)   </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3540b035dee1124a3a6773e1c5649af5"> 2401</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING          COMP_CSR_COMPxBLANKING_Msk             </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3988a44b095a3b792af6eebadb977c"> 2402</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_0        (0x1UL &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)   </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2b9b9e87bc886e47c8a43f5aa5d462"> 2403</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_1        (0x2UL &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)   </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad5f3c87b4efa3205a669ccbefe0d16"> 2404</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxBLANKING_2        (0x4UL &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)   </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT_Pos           (30U)                                  </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958c0ec7b4d900f6764e3e0566e7a1d4"> 2406</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT_Msk           (0x1UL &lt;&lt; COMP_CSR_COMPxOUT_Pos)        </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9869e3b9befff9c2ea84285fffd0b9"> 2407</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT               COMP_CSR_COMPxOUT_Msk                  </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK_Pos          (31U)                                  </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a"> 2409</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK_Msk          (0x1UL &lt;&lt; COMP_CSR_COMPxLOCK_Pos)       </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1"> 2410</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK              COMP_CSR_COMPxLOCK_Msk                 </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">/*                     Operational Amplifier (OPAMP)                          */</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">/*********************  Bit definition for OPAMP2_CSR register  ***************/</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OPAMP2EN_Pos       (0U)                                     </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0834208b04f376926a3b247c596f113"> 2419</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OPAMP2EN_Msk       (0x1UL &lt;&lt; OPAMP2_CSR_OPAMP2EN_Pos)        </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6de54344755bcc953b79ea577a1ea7"> 2420</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OPAMP2EN           OPAMP2_CSR_OPAMP2EN_Msk                  </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_FORCEVP_Pos        (1U)                                     </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab17990862df0f7b5671a62aebc018272"> 2422</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_FORCEVP_Msk        (0x1UL &lt;&lt; OPAMP2_CSR_FORCEVP_Pos)         </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d35cad769b6a6395f0404a59463476"> 2423</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_FORCEVP            OPAMP2_CSR_FORCEVP_Msk                   </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL_Pos          (2U)                                     </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5"> 2425</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL_Msk          (0x3UL &lt;&lt; OPAMP2_CSR_VPSEL_Pos)           </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6"> 2426</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL              OPAMP2_CSR_VPSEL_Msk                     </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ab2e3d8517e6353f00b6228066d3d85"> 2427</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL_0            (0x1UL &lt;&lt; OPAMP2_CSR_VPSEL_Pos)           </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177ddb221878dd6f40c5187daa71c6fa"> 2428</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSEL_1            (0x2UL &lt;&lt; OPAMP2_CSR_VPSEL_Pos)           </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL_Pos          (5U)                                     </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494"> 2430</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL_Msk          (0x3UL &lt;&lt; OPAMP2_CSR_VMSEL_Pos)           </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41"> 2431</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL              OPAMP2_CSR_VMSEL_Msk                     </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260"> 2432</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL_0            (0x1UL &lt;&lt; OPAMP2_CSR_VMSEL_Pos)           </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2"> 2433</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSEL_1            (0x2UL &lt;&lt; OPAMP2_CSR_VMSEL_Pos)           </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TCMEN_Pos          (7U)                                     </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0be4f20af7916f84a3c150c61eedc8"> 2435</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TCMEN_Msk          (0x1UL &lt;&lt; OPAMP2_CSR_TCMEN_Pos)           </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8451f06e7c264a5ebbe7e1dcfd4b0fa2"> 2436</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TCMEN              OPAMP2_CSR_TCMEN_Msk                     </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSSEL_Pos         (8U)                                     </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a74f63acbf517e0186145e33339e17"> 2438</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSSEL_Msk         (0x1UL &lt;&lt; OPAMP2_CSR_VMSSEL_Pos)          </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb16816bf475eca0907f6958afa78686"> 2439</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VMSSEL             OPAMP2_CSR_VMSSEL_Msk                    </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL_Pos         (9U)                                     </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fa2513da9f8af4e712a99a6dc9975c"> 2441</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL_Msk         (0x3UL &lt;&lt; OPAMP2_CSR_VPSSEL_Pos)          </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37db6fc71724909a5269661819dca494"> 2442</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL             OPAMP2_CSR_VPSSEL_Msk                    </span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e900ce0bbbca96d792178567f82300"> 2443</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL_0           (0x1UL &lt;&lt; OPAMP2_CSR_VPSSEL_Pos)          </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ecce5cacef318c0a86b762c2303038"> 2444</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_VPSSEL_1           (0x2UL &lt;&lt; OPAMP2_CSR_VPSSEL_Pos)          </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALON_Pos          (11U)                                    </span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47"> 2446</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALON_Msk          (0x1UL &lt;&lt; OPAMP2_CSR_CALON_Pos)           </span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130"> 2447</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALON              OPAMP2_CSR_CALON_Msk                     </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL_Pos         (12U)                                    </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0"> 2449</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL_Msk         (0x3UL &lt;&lt; OPAMP2_CSR_CALSEL_Pos)          </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f"> 2450</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL             OPAMP2_CSR_CALSEL_Msk                    </span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb7a607f4b70a4a4beae9afbff5385b"> 2451</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL_0           (0x1UL &lt;&lt; OPAMP2_CSR_CALSEL_Pos)          </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85dc03c6fbf019a997c1e03c7c078851"> 2452</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_CALSEL_1           (0x2UL &lt;&lt; OPAMP2_CSR_CALSEL_Pos)          </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_Pos         (14U)                                    </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae59f67207566c5a73f4f3ae99a080a04"> 2454</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_Msk         (0xFUL &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0422a537329ed9109fb88bab47ecac1"> 2455</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN             OPAMP2_CSR_PGGAIN_Msk                    </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72fe5c691a4517116374f74126a5d990"> 2456</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_0           (0x1UL &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace741b153f9f224a041a306db31cd892"> 2457</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_1           (0x2UL &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa455b5617bae215c1103e9f2dd6c80f4"> 2458</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_2           (0x4UL &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923577c4117dc1bb906787ff0cc817ea"> 2459</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_PGGAIN_3           (0x8UL &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)          </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_USERTRIM_Pos       (18U)                                    </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be"> 2461</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_USERTRIM_Msk       (0x1UL &lt;&lt; OPAMP2_CSR_USERTRIM_Pos)        </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341"> 2462</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_USERTRIM           OPAMP2_CSR_USERTRIM_Msk                  </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETP_Pos    (19U)                                    </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a3036b736a8038117551b980a8bfc91"> 2464</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETP_Msk    (0x1FUL &lt;&lt; OPAMP2_CSR_TRIMOFFSETP_Pos)    </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa95f40204533e688890ecedc14b78e88"> 2465</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETP        OPAMP2_CSR_TRIMOFFSETP_Msk               </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETN_Pos    (24U)                                    </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6767285b5d44a2ebacc0c5f79dd9162c"> 2467</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETN_Msk    (0x1FUL &lt;&lt; OPAMP2_CSR_TRIMOFFSETN_Pos)    </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec5db41804bc0da914743f10fb7ab4e"> 2468</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TRIMOFFSETN        OPAMP2_CSR_TRIMOFFSETN_Msk               </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TSTREF_Pos         (29U)                                    </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab002a52d4038972b612a524928d669f2"> 2470</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TSTREF_Msk         (0x1UL &lt;&lt; OPAMP2_CSR_TSTREF_Pos)          </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e2cabfa945436b058990b1280319ca"> 2471</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_TSTREF             OPAMP2_CSR_TSTREF_Msk                    </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OUTCAL_Pos         (30U)                                    </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5460d716c1abfb74612050164229ef"> 2473</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OUTCAL_Msk         (0x1UL &lt;&lt; OPAMP2_CSR_OUTCAL_Pos)          </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886c33ff536455d434a1ab87a885bd10"> 2474</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_OUTCAL             OPAMP2_CSR_OUTCAL_Msk                    </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define OPAMP2_CSR_LOCK_Pos           (31U)                                    </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60134c8478a560df395606c3ad108fc"> 2476</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_LOCK_Msk           (0x1UL &lt;&lt; OPAMP2_CSR_LOCK_Pos)            </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeddcd2a05c59593c3ebecabb9420028f"> 2477</a></span>&#160;<span class="preprocessor">#define OPAMP2_CSR_LOCK               OPAMP2_CSR_LOCK_Msk                      </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">/*********************  Bit definition for OPAMPx_CSR register  ***************/</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPAMPxEN_Pos       (0U)                                      </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6"> 2481</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPAMPxEN_Msk       (0x1UL &lt;&lt; OPAMP_CSR_OPAMPxEN_Pos)          </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6"> 2482</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPAMPxEN           OPAMP_CSR_OPAMPxEN_Msk                    </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define OPAMP_CSR_FORCEVP_Pos        (1U)                                      </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f95ef33611bbecdb50de73d1e0967"> 2484</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_FORCEVP_Msk        (0x1UL &lt;&lt; OPAMP_CSR_FORCEVP_Pos)           </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d6c40d15a61d513be01e5de7ddb024"> 2485</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_FORCEVP            OPAMP_CSR_FORCEVP_Msk                     </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL_Pos          (2U)                                      </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480"> 2487</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL_Msk          (0x3UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)             </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910"> 2488</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL              OPAMP_CSR_VPSEL_Msk                       </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a"> 2489</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL_0            (0x1UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)             </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea743edc65d0145113c254a103e0dac0"> 2490</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSEL_1            (0x2UL &lt;&lt; OPAMP_CSR_VPSEL_Pos)             </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL_Pos          (5U)                                      </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d"> 2492</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL_Msk          (0x3UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)             </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917"> 2493</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL              OPAMP_CSR_VMSEL_Msk                       </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e"> 2494</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL_0            (0x1UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)             </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460"> 2495</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSEL_1            (0x2UL &lt;&lt; OPAMP_CSR_VMSEL_Pos)             </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define OPAMP_CSR_TCMEN_Pos          (7U)                                      </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e2c951228322d2cafc88f450245a9d4"> 2497</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TCMEN_Msk          (0x1UL &lt;&lt; OPAMP_CSR_TCMEN_Pos)             </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4565893eacb34304347abbc0e08734b3"> 2498</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TCMEN              OPAMP_CSR_TCMEN_Msk                       </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSSEL_Pos         (8U)                                      </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f6d90c2595cc4f4c5ac26ec81cab92"> 2500</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSSEL_Msk         (0x1UL &lt;&lt; OPAMP_CSR_VMSSEL_Pos)            </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b944390e1ca9a40c7585c241767435"> 2501</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VMSSEL             OPAMP_CSR_VMSSEL_Msk                      </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL_Pos         (9U)                                      </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f918fe23f28a9d3a07678b5b745d303"> 2503</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL_Msk         (0x3UL &lt;&lt; OPAMP_CSR_VPSSEL_Pos)            </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b84f467d939ae5d9c96cc4b1d3e0f04"> 2504</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL             OPAMP_CSR_VPSSEL_Msk                      </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a771216b7213379dfee7cfda44f751"> 2505</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL_0           (0x1UL &lt;&lt; OPAMP_CSR_VPSSEL_Pos)            </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98231ccef7de5d8ed25ecd8c8beeaed"> 2506</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_VPSSEL_1           (0x2UL &lt;&lt; OPAMP_CSR_VPSSEL_Pos)            </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALON_Pos          (11U)                                     </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505"> 2508</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALON_Msk          (0x1UL &lt;&lt; OPAMP_CSR_CALON_Pos)             </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687"> 2509</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALON              OPAMP_CSR_CALON_Msk                       </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL_Pos         (12U)                                     </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a"> 2511</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL_Msk         (0x3UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)            </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40"> 2512</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL             OPAMP_CSR_CALSEL_Msk                      </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166"> 2513</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL_0           (0x1UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)            </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16084e089d25214e5d630aa8865f44a4"> 2514</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_CALSEL_1           (0x2UL &lt;&lt; OPAMP_CSR_CALSEL_Pos)            </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_Pos         (14U)                                     </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2"> 2516</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_Msk         (0xFUL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)            </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29"> 2517</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN             OPAMP_CSR_PGGAIN_Msk                      </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7"> 2518</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_0           (0x1UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)            </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99"> 2519</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_1           (0x2UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)            </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbae1e9ab6290905ad2746e5a65b02c1"> 2520</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_2           (0x4UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)            </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0"> 2521</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_PGGAIN_3           (0x8UL &lt;&lt; OPAMP_CSR_PGGAIN_Pos)            </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define OPAMP_CSR_USERTRIM_Pos       (18U)                                     </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07"> 2523</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_USERTRIM_Msk       (0x1UL &lt;&lt; OPAMP_CSR_USERTRIM_Pos)          </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be"> 2524</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_USERTRIM           OPAMP_CSR_USERTRIM_Msk                    </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP_Pos    (19U)                                     </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eece0a2abdf17266176a46c40e33c"> 2526</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP_Msk    (0x1FUL &lt;&lt; OPAMP_CSR_TRIMOFFSETP_Pos)      </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1210111606434d3b4c42d5713f973d24"> 2527</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETP        OPAMP_CSR_TRIMOFFSETP_Msk                 </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN_Pos    (24U)                                     </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2"> 2529</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN_Msk    (0x1FUL &lt;&lt; OPAMP_CSR_TRIMOFFSETN_Pos)      </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1783452a7722b5741aee68bd2a3ed423"> 2530</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TRIMOFFSETN        OPAMP_CSR_TRIMOFFSETN_Msk                 </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define OPAMP_CSR_TSTREF_Pos         (29U)                                     </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0433460c43d95b82df1617c97272f311"> 2532</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TSTREF_Msk         (0x1UL &lt;&lt; OPAMP_CSR_TSTREF_Pos)            </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb815c097d49149c9523e400f1a6195"> 2533</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_TSTREF             OPAMP_CSR_TSTREF_Msk                      </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define OPAMP_CSR_OUTCAL_Pos         (30U)                                     </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67df01bc132b2252576dc4519758a92e"> 2535</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OUTCAL_Msk         (0x1UL &lt;&lt; OPAMP_CSR_OUTCAL_Pos)            </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga251244aeb21f424531aba6a95a867969"> 2536</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OUTCAL             OPAMP_CSR_OUTCAL_Msk                      </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define OPAMP_CSR_LOCK_Pos           (31U)                                     </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d99b8dcb279935482cd991943a0388e"> 2538</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_LOCK_Msk           (0x1UL &lt;&lt; OPAMP_CSR_LOCK_Pos)              </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4932fe6f09234544a198e3945bf229"> 2539</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_LOCK               OPAMP_CSR_LOCK_Msk                        </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">/*                   Controller Area Network (CAN )                           */</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Pos       (0U)                                            </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7afc4335014982a4cfac31de0cdbebc"> 2548</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Msk       (0x1UL &lt;&lt; CAN_MCR_INRQ_Pos)                      </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 2549</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Pos      (1U)                                            </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4181676e5d50d29f09805be441efc9b"> 2551</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Msk      (0x1UL &lt;&lt; CAN_MCR_SLEEP_Pos)                     </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 2552</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1c0efc56b72fa75b6e25d773ada7d2"> 2554</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Msk       (0x1UL &lt;&lt; CAN_MCR_TXFP_Pos)                      </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 2555</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Pos       (3U)                                            </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff5789ccbdf18976ec76ab44cd798e0"> 2557</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Msk       (0x1UL &lt;&lt; CAN_MCR_RFLM_Pos)                      </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 2558</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Pos       (4U)                                            </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f03d5006b20e144bec0f3739345bc60"> 2560</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Msk       (0x1UL &lt;&lt; CAN_MCR_NART_Pos)                      </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 2561</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART           CAN_MCR_NART_Msk                                </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Pos       (5U)                                            </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a62120fa01d4bb366f02555ddd6a0d4"> 2563</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Msk       (0x1UL &lt;&lt; CAN_MCR_AWUM_Pos)                      </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 2564</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Pos       (6U)                                            </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d923de1437f1c441b540c74c6ebd9"> 2566</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Msk       (0x1UL &lt;&lt; CAN_MCR_ABOM_Pos)                      </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 2567</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                </span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Pos       (7U)                                            </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a53a37c946b05dbafc5b7392d5163a3"> 2569</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Msk       (0x1UL &lt;&lt; CAN_MCR_TTCM_Pos)                      </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 2570</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                </span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Pos      (15U)                                           </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6c92ebbf496383e92f30301169b1b7"> 2572</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Msk      (0x1UL &lt;&lt; CAN_MCR_RESET_Pos)                     </span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 2573</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Pos       (0U)                                            </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65998a2ace7015bb67d9a4a64e4fba5"> 2577</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Msk       (0x1UL &lt;&lt; CAN_MSR_INAK_Pos)                      </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 2578</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Pos       (1U)                                            </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81eeee3e575f4bd0cf494ad946b11a90"> 2580</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Msk       (0x1UL &lt;&lt; CAN_MSR_SLAK_Pos)                      </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 2581</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                </span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a189bb7f091383b4cbc858f14cf1dbc"> 2583</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Msk       (0x1UL &lt;&lt; CAN_MSR_ERRI_Pos)                      </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 2584</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Pos       (3U)                                            </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3ddd5d76a1f1e9af5926464efff245"> 2586</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Msk       (0x1UL &lt;&lt; CAN_MSR_WKUI_Pos)                      </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 2587</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Pos      (4U)                                            </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5373a083dae43a5491e9bc91d9478dd5"> 2589</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Msk      (0x1UL &lt;&lt; CAN_MSR_SLAKI_Pos)                     </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 2590</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Pos        (8U)                                            </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef1d9966b0022bbbeef87229714ec59"> 2592</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Msk        (0x1UL &lt;&lt; CAN_MSR_TXM_Pos)                       </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 2593</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Pos        (9U)                                            </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eec1fe9e0ab8545330e597a28d9035d"> 2595</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Msk        (0x1UL &lt;&lt; CAN_MSR_RXM_Pos)                       </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 2596</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Pos       (10U)                                           </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092ef8e336f9e5bf5121d0a5c28606cb"> 2598</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Msk       (0x1UL &lt;&lt; CAN_MSR_SAMP_Pos)                      </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 2599</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Pos         (11U)                                           </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbc8d18bbadf9be9ec9b7987f1dc4"> 2601</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Msk         (0x1UL &lt;&lt; CAN_MSR_RX_Pos)                        </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 2602</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38"> 2606</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP0_Pos)                     </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 2607</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Pos      (1U)                                            </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566"> 2609</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK0_Pos)                     </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 2610</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Pos      (2U)                                            </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e"> 2612</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST0_Pos)                     </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 2613</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Pos      (3U)                                            </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b"> 2615</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR0_Pos)                     </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 2616</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Pos      (7U)                                            </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047"> 2618</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ0_Pos)                     </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 2619</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Pos      (8U)                                            </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b"> 2621</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP1_Pos)                     </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 2622</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Pos      (9U)                                            </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31"> 2624</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK1_Pos)                     </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 2625</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Pos      (10U)                                           </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23"> 2627</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST1_Pos)                     </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 2628</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Pos      (11U)                                           </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd"> 2630</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR1_Pos)                     </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 2631</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Pos      (15U)                                           </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847"> 2633</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ1_Pos)                     </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 2634</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Pos      (16U)                                           </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70"> 2636</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Msk      (0x1UL &lt;&lt; CAN_TSR_RQCP2_Pos)                     </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 2637</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Pos      (17U)                                           </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492"> 2639</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Msk      (0x1UL &lt;&lt; CAN_TSR_TXOK2_Pos)                     </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 2640</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Pos      (18U)                                           </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a"> 2642</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Msk      (0x1UL &lt;&lt; CAN_TSR_ALST2_Pos)                     </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 2643</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Pos      (19U)                                           </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc"> 2645</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Msk      (0x1UL &lt;&lt; CAN_TSR_TERR2_Pos)                     </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 2646</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Pos      (23U)                                           </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417"> 2648</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Msk      (0x1UL &lt;&lt; CAN_TSR_ABRQ2_Pos)                     </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 2649</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Pos       (24U)                                           </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681"> 2651</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Msk       (0x3UL &lt;&lt; CAN_TSR_CODE_Pos)                      </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 2652</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Pos        (26U)                                           </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965"> 2655</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Msk        (0x7UL &lt;&lt; CAN_TSR_TME_Pos)                       </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 2656</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Pos       (26U)                                           </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc"> 2658</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Msk       (0x1UL &lt;&lt; CAN_TSR_TME0_Pos)                      </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 2659</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Pos       (27U)                                           </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454"> 2661</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Msk       (0x1UL &lt;&lt; CAN_TSR_TME1_Pos)                      </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 2662</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Pos       (28U)                                           </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713"> 2664</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Msk       (0x1UL &lt;&lt; CAN_TSR_TME2_Pos)                      </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 2665</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Pos        (29U)                                           </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67"> 2668</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Msk        (0x7UL &lt;&lt; CAN_TSR_LOW_Pos)                       </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 2669</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Pos       (29U)                                           </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e"> 2671</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW0_Pos)                      </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 2672</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Pos       (30U)                                           </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d"> 2674</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW1_Pos)                      </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 2675</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Pos       (31U)                                           </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6"> 2677</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Msk       (0x1UL &lt;&lt; CAN_TSR_LOW2_Pos)                      </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 2678</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97"> 2682</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Msk      (0x3UL &lt;&lt; CAN_RF0R_FMP0_Pos)                     </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 2683</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Pos     (3U)                                            </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba"> 2685</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Msk     (0x1UL &lt;&lt; CAN_RF0R_FULL0_Pos)                    </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 2686</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Pos     (4U)                                            </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba"> 2688</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Msk     (0x1UL &lt;&lt; CAN_RF0R_FOVR0_Pos)                    </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 2689</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Pos     (5U)                                            </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467"> 2691</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Msk     (0x1UL &lt;&lt; CAN_RF0R_RFOM0_Pos)                    </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 2692</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363"> 2696</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Msk      (0x3UL &lt;&lt; CAN_RF1R_FMP1_Pos)                     </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 2697</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Pos     (3U)                                            </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f"> 2699</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Msk     (0x1UL &lt;&lt; CAN_RF1R_FULL1_Pos)                    </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 2700</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Pos     (4U)                                            </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c"> 2702</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Msk     (0x1UL &lt;&lt; CAN_RF1R_FOVR1_Pos)                    </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 2703</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Pos     (5U)                                            </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483"> 2705</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Msk     (0x1UL &lt;&lt; CAN_RF1R_RFOM1_Pos)                    </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 2706</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b"> 2710</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Msk      (0x1UL &lt;&lt; CAN_IER_TMEIE_Pos)                     </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 2711</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Pos     (1U)                                            </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83"> 2713</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Msk     (0x1UL &lt;&lt; CAN_IER_FMPIE0_Pos)                    </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 2714</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Pos      (2U)                                            </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7"> 2716</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Msk      (0x1UL &lt;&lt; CAN_IER_FFIE0_Pos)                     </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 2717</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Pos     (3U)                                            </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9"> 2719</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Msk     (0x1UL &lt;&lt; CAN_IER_FOVIE0_Pos)                    </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 2720</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Pos     (4U)                                            </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9"> 2722</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Msk     (0x1UL &lt;&lt; CAN_IER_FMPIE1_Pos)                    </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 2723</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Pos      (5U)                                            </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead"> 2725</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Msk      (0x1UL &lt;&lt; CAN_IER_FFIE1_Pos)                     </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 2726</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Pos     (6U)                                            </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a"> 2728</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Msk     (0x1UL &lt;&lt; CAN_IER_FOVIE1_Pos)                    </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 2729</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Pos      (8U)                                            </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc"> 2731</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Msk      (0x1UL &lt;&lt; CAN_IER_EWGIE_Pos)                     </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 2732</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Pos      (9U)                                            </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b"> 2734</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Msk      (0x1UL &lt;&lt; CAN_IER_EPVIE_Pos)                     </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 2735</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               </span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Pos      (10U)                                           </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75"> 2737</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Msk      (0x1UL &lt;&lt; CAN_IER_BOFIE_Pos)                     </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 2738</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Pos      (11U)                                           </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c"> 2740</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Msk      (0x1UL &lt;&lt; CAN_IER_LECIE_Pos)                     </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 2741</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Pos      (15U)                                           </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0"> 2743</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Msk      (0x1UL &lt;&lt; CAN_IER_ERRIE_Pos)                     </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 2744</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               </span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Pos      (16U)                                           </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80"> 2746</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Msk      (0x1UL &lt;&lt; CAN_IER_WKUIE_Pos)                     </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 2747</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               </span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Pos      (17U)                                           </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7"> 2749</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Msk      (0x1UL &lt;&lt; CAN_IER_SLKIE_Pos)                     </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 2750</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Pos       (0U)                                            </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86"> 2754</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Msk       (0x1UL &lt;&lt; CAN_ESR_EWGF_Pos)                      </span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2755</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Pos       (1U)                                            </span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e"> 2757</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Msk       (0x1UL &lt;&lt; CAN_ESR_EPVF_Pos)                      </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 2758</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592"> 2760</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Msk       (0x1UL &lt;&lt; CAN_ESR_BOFF_Pos)                      </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 2761</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Pos        (4U)                                            </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c"> 2764</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Msk        (0x7UL &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 2765</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2766</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_0          (0x1UL &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 2767</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_1          (0x2UL &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 2768</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_2          (0x4UL &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Pos        (16U)                                           </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad"> 2771</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Msk        (0xFFUL &lt;&lt; CAN_ESR_TEC_Pos)                      </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 2772</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Pos        (24U)                                           </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e"> 2774</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Msk        (0xFFUL &lt;&lt; CAN_ESR_REC_Pos)                      </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 2775</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Pos        (0U)                                            </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d"> 2779</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Msk        (0x3FFUL &lt;&lt; CAN_BTR_BRP_Pos)                     </span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 2780</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 </span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Pos        (16U)                                           </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2"> 2782</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Msk        (0xFUL &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2783</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 2784</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_0          (0x1UL &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 2785</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_1          (0x2UL &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 2786</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_2          (0x4UL &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 2787</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_3          (0x8UL &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Pos        (20U)                                           </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516"> 2789</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Msk        (0x7UL &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2790</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 2791</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_0          (0x1UL &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 2792</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_1          (0x2UL &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 2793</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_2          (0x4UL &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Pos        (24U)                                           </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc"> 2795</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Msk        (0x3UL &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2796</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 2797</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_0          (0x1UL &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 2798</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_1          (0x2UL &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Pos       (30U)                                           </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c"> 2800</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Msk       (0x1UL &lt;&lt; CAN_BTR_LBKM_Pos)                      </span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2801</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Pos       (31U)                                           </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3"> 2803</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Msk       (0x1UL &lt;&lt; CAN_BTR_SILM_Pos)                      </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a"> 2809</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI0R_TXRQ_Pos)                     </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2810</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Pos       (1U)                                            </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771"> 2812</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI0R_RTR_Pos)                      </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2813</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6"> 2815</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI0R_IDE_Pos)                      </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 2816</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Pos      (3U)                                            </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa"> 2818</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI0R_EXID_Pos)                 </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 2819</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Pos      (21U)                                           </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db"> 2821</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI0R_STID_Pos)                   </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 2822</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61"> 2826</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT0R_DLC_Pos)                     </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2827</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Pos      (8U)                                            </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3"> 2829</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT0R_TGT_Pos)                     </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 2830</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Pos     (16U)                                           </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41"> 2832</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT0R_TIME_Pos)                 </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 2833</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Pos    (0U)                                            </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4"> 2837</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA0_Pos)                  </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 2838</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Pos    (8U)                                            </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f"> 2840</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA1_Pos)                  </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 2841</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Pos    (16U)                                           </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb"> 2843</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA2_Pos)                  </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 2844</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             </span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Pos    (24U)                                           </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255"> 2846</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL0R_DATA3_Pos)                  </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 2847</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Pos    (0U)                                            </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203"> 2851</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA4_Pos)                  </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 2852</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Pos    (8U)                                            </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411"> 2854</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA5_Pos)                  </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2855</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Pos    (16U)                                           </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70"> 2857</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA6_Pos)                  </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2858</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Pos    (24U)                                           </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e"> 2860</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH0R_DATA7_Pos)                  </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 2861</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799"> 2865</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI1R_TXRQ_Pos)                     </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 2866</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Pos       (1U)                                            </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e"> 2868</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI1R_RTR_Pos)                      </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2869</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216"> 2871</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI1R_IDE_Pos)                      </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2872</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Pos      (3U)                                            </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f"> 2874</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI1R_EXID_Pos)                 </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2875</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               </span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Pos      (21U)                                           </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9"> 2877</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI1R_STID_Pos)                   </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 2878</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957"> 2882</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT1R_DLC_Pos)                     </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2883</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Pos      (8U)                                            </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d"> 2885</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT1R_TGT_Pos)                     </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 2886</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Pos     (16U)                                           </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa"> 2888</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT1R_TIME_Pos)                 </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 2889</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Pos    (0U)                                            </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2"> 2893</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA0_Pos)                  </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 2894</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Pos    (8U)                                            </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2"> 2896</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA1_Pos)                  </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 2897</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Pos    (16U)                                           </span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac"> 2899</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA2_Pos)                  </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 2900</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Pos    (24U)                                           </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc"> 2902</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL1R_DATA3_Pos)                  </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 2903</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             </span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Pos    (0U)                                            </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb"> 2907</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA4_Pos)                  </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 2908</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Pos    (8U)                                            </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af"> 2910</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA5_Pos)                  </span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2911</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Pos    (16U)                                           </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250"> 2913</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA6_Pos)                  </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2914</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Pos    (24U)                                           </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf"> 2916</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH1R_DATA7_Pos)                  </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 2917</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce"> 2921</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Msk      (0x1UL &lt;&lt; CAN_TI2R_TXRQ_Pos)                     </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 2922</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Pos       (1U)                                            </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f"> 2924</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Msk       (0x1UL &lt;&lt; CAN_TI2R_RTR_Pos)                      </span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 2925</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4"> 2927</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Msk       (0x1UL &lt;&lt; CAN_TI2R_IDE_Pos)                      </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2928</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Pos      (3U)                                            </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1"> 2930</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_TI2R_EXID_Pos)                 </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2931</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Pos      (21U)                                           </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46"> 2933</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Msk      (0x7FFUL &lt;&lt; CAN_TI2R_STID_Pos)                   </span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 2934</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e75710f89ae715962fd2e2c5465edb"> 2938</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Msk      (0xFUL &lt;&lt; CAN_TDT2R_DLC_Pos)                     </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2939</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               </span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Pos      (8U)                                            </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d388232664bf958d0396c19e39c815"> 2941</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Msk      (0x1UL &lt;&lt; CAN_TDT2R_TGT_Pos)                     </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 2942</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               </span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Pos     (16U)                                           </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9585327a9b756069b9a3ee0727e35f19"> 2944</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_TDT2R_TIME_Pos)                 </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 2945</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Pos    (0U)                                            </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d44c13085429bc76007fa3aff31964"> 2949</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA0_Pos)                  </span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2950</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Pos    (8U)                                            </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e6c39a9c27791be19e6cde5f8c45c7"> 2952</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA1_Pos)                  </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 2953</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Pos    (16U)                                           </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dae494d814d7c4c5785066ffc203f11"> 2955</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA2_Pos)                  </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2956</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Pos    (24U)                                           </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9551d67aa378b224e317e4f298ccd195"> 2958</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_TDL2R_DATA3_Pos)                  </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 2959</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Pos    (0U)                                            </span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae061c8ed2699c7a7be546e5825946c60"> 2963</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA4_Pos)                  </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 2964</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Pos    (8U)                                            </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ace2c6eb67c621bf571e285b76b007"> 2966</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA5_Pos)                  </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 2967</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Pos    (16U)                                           </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621fec630f1758b3f11a2e52e62fa970"> 2969</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA6_Pos)                  </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 2970</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Pos    (24U)                                           </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62fccda69811932555a125bce78606"> 2972</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_TDH2R_DATA7_Pos)                  </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 2973</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Pos       (1U)                                            </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833387b84a95443455bffb4a6390b7b9"> 2977</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Msk       (0x1UL &lt;&lt; CAN_RI0R_RTR_Pos)                      </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 2978</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Pos       (2U)                                            </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f4b044d79d1e751d54a604b637c26c"> 2980</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Msk       (0x1UL &lt;&lt; CAN_RI0R_IDE_Pos)                      </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 2981</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Pos      (3U)                                            </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf95ca68eadd026273958ef22678dc37"> 2983</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_RI0R_EXID_Pos)                 </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 2984</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Pos      (21U)                                           </span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a63ecf925c0930d317bdbf439e9486"> 2986</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Msk      (0x7FFUL &lt;&lt; CAN_RI0R_STID_Pos)                   </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 2987</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Pos      (0U)                                            </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace43bd7d7388fd3cf4c33142d62ef541"> 2991</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Msk      (0xFUL &lt;&lt; CAN_RDT0R_DLC_Pos)                     </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 2992</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Pos      (8U)                                            </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bafb8a31e8370f9d068a1acfe30e222"> 2994</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Msk      (0xFFUL &lt;&lt; CAN_RDT0R_FMI_Pos)                    </span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 2995</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Pos     (16U)                                           </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8581ecb0c6b9bf464155b93f1003a"> 2997</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_RDT0R_TIME_Pos)                 </span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 2998</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              </span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Pos    (0U)                                            </span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f91b45288700ef7858e998d598ea21"> 3002</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA0_Pos)                  </span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 3003</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Pos    (8U)                                            </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f144804d9b849f9bf589f9d0d53b4c"> 3005</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA1_Pos)                  </span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 3006</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Pos    (16U)                                           </span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e00e47c6f9bab7a6602af43e7d9d4d"> 3008</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA2_Pos)                  </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 3009</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Pos    (24U)                                           </span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b46bd6794046d7c70d8db43a5c5524"> 3011</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_RDL0R_DATA3_Pos)                  </span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 3012</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Pos    (0U)                                            </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043ce7187baa93bc909445ec56a283b1"> 3016</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA4_Pos)                  </span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 3017</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Pos    (8U)                                            </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a76bc6ca34c282e8d5e6d80de4d2ae6"> 3019</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA5_Pos)                  </span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 3020</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Pos    (16U)                                           </span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6c132f074602725c9d14d4a66826c"> 3022</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA6_Pos)                  </span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 3023</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Pos    (24U)                                           </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167fa92520367130afbb5e929ff8b542"> 3025</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_RDH0R_DATA7_Pos)                  </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 3026</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9658541637a4332c1ccf67b34a8fb9"> 3030</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Msk       (0x1UL &lt;&lt; CAN_RI1R_RTR_Pos)                      </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 3031</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e874a467bca60ef46e3ffb30f098"> 3033</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Msk       (0x1UL &lt;&lt; CAN_RI1R_IDE_Pos)                      </span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 3034</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Pos      (3U)                                            </span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8b1261a02cdc318caab37e7cff0f5f"> 3036</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Msk      (0x3FFFFUL &lt;&lt; CAN_RI1R_EXID_Pos)                 </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 3037</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               </span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4d8511b43ff7f56e18c15c6b260e0"> 3039</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Msk      (0x7FFUL &lt;&lt; CAN_RI1R_STID_Pos)                   </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 3040</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               </span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Pos      (0U)                                            </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d633807f57ecc34d45c20e704a330"> 3044</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Msk      (0xFUL &lt;&lt; CAN_RDT1R_DLC_Pos)                     </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 3045</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Pos      (8U)                                            </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ca9a71d5f237de7e4d758b2b5850b5"> 3047</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Msk      (0xFFUL &lt;&lt; CAN_RDT1R_FMI_Pos)                    </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 3048</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Pos     (16U)                                           </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e450deb1ed7a778b47b4cebad44f42"> 3050</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Msk     (0xFFFFUL &lt;&lt; CAN_RDT1R_TIME_Pos)                 </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 3051</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Pos    (0U)                                            </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d11f01bf6ac61f279f5227e5cfa87ac"> 3055</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA0_Pos)                  </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 3056</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Pos    (8U)                                            </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754a3d3971d890a60306c923f4c027d"> 3058</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA1_Pos)                  </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 3059</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Pos    (16U)                                           </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ea71525f58798512e56b01db47f6d5"> 3061</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA2_Pos)                  </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 3062</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Pos    (24U)                                           </span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02684a0300f1d9e9c803b5afefb193fc"> 3064</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Msk    (0xFFUL &lt;&lt; CAN_RDL1R_DATA3_Pos)                  </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 3065</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Pos    (0U)                                            </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0ca00fb558f95f4f692d5f7b90d157"> 3069</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA4_Pos)                  </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 3070</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Pos    (8U)                                            </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247617fd1c2c8daa148b3ed059f0603a"> 3072</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA5_Pos)                  </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 3073</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Pos    (16U)                                           </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeec37fc704ce7cf1c9ef92f6d87635"> 3075</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA6_Pos)                  </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 3076</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Pos    (24U)                                           </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7a5ddb046143d3ca7c85ddb9c94c0"> 3078</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Msk    (0xFFUL &lt;&lt; CAN_RDH1R_DATA7_Pos)                  </span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Pos      (0U)                                            </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a8549f1c1784779e00b257c216102d"> 3084</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Msk      (0x1UL &lt;&lt; CAN_FMR_FINIT_Pos)                     </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 3085</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97376a7949c1758c1f294cc9a85cbe8c"> 3089</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Msk       (0x3FFFUL &lt;&lt; CAN_FM1R_FBM_Pos)                   </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 3090</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e1fd75a24ae366d58b0a18e15f38bf"> 3092</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM0_Pos)                     </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 3093</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57540467b1e1e98c24df335d72b6715"> 3095</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM1_Pos)                     </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 3096</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab036323d5ff180c94cb011bda0e93738"> 3098</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM2_Pos)                     </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 3099</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8514f94421b8d4665c84a5e09ea814b6"> 3101</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM3_Pos)                     </span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 3102</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bca8d2dab6ca215db7dfe45702c9c88"> 3104</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM4_Pos)                     </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 3105</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8534298a873d6eeba40f67ccd8e44dc"> 3107</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM5_Pos)                     </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 3108</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e635abf1f1fda09814600ac218b25a5"> 3110</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM6_Pos)                     </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 3111</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               </span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e697f5e347652a49756219c13e6cc89"> 3113</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM7_Pos)                     </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 3114</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3e86a2ff5df79cb0d1fc1d09da5309"> 3116</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM8_Pos)                     </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 3117</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9787e28f4d47535624b593b042e7aef"> 3119</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Msk      (0x1UL &lt;&lt; CAN_FM1R_FBM9_Pos)                     </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 3120</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb10a1a029fdb320217c7443225df7f8"> 3122</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM10_Pos)                    </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 3123</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8a7616c4e1d6b08a96a629877107ad"> 3125</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM11_Pos)                    </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 3126</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b7c4c9581b2f876fe0cdf0bba3edaf"> 3128</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM12_Pos)                    </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 3129</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e0f2dc1023e882b4f2392c68444858"> 3131</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Msk     (0x1UL &lt;&lt; CAN_FM1R_FBM13_Pos)                    </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 3132</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5fd354abb81f726d16ba3df34d75d2"> 3136</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Msk       (0x3FFFUL &lt;&lt; CAN_FS1R_FSC_Pos)                   </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 3137</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521e7ed67be2a02528c2dd393abf8980"> 3139</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC0_Pos)                     </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 3140</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084aab8cb7c0fa2ebb1d54c8b1e5aec"> 3142</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC1_Pos)                     </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 3143</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c2bf5abff8b81f574f616837e91391"> 3145</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC2_Pos)                     </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 3146</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8783da3e87efcfa99529dc7f6d3e9b8e"> 3148</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC3_Pos)                     </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 3149</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ca51fc93d252a1a57a65ebf4163c46"> 3151</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC4_Pos)                     </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 3152</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3efc361a57e98dc7fd35b9ad6db3f3"> 3154</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC5_Pos)                     </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 3155</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42808ce8e7e8c94c7a1748bc42b256"> 3157</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC6_Pos)                     </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 3158</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d4a45e6f9068e4c7ed2af48eeb9e16"> 3160</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC7_Pos)                     </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 3161</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90fee6d415260e5eb61df78ff0bbc3d"> 3163</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC8_Pos)                     </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 3164</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb2cac86c92bee0c7d29a1ee401aaa0"> 3166</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Msk      (0x1UL &lt;&lt; CAN_FS1R_FSC9_Pos)                     </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 3167</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4915e6d23184afe98e5669b2575bfad"> 3169</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC10_Pos)                    </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 3170</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d1cabb7f95d9e773867888654ea3b0"> 3172</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC11_Pos)                    </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 3173</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12de017f6c66c2b893b34d99c36c031"> 3175</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC12_Pos)                    </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 3176</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325adfc64e83297e5feb842002f09142"> 3178</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Msk     (0x1UL &lt;&lt; CAN_FS1R_FSC13_Pos)                    </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 3179</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Pos      (0U)                                            </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6813f166c5bc78b7ceabcaf544202e"> 3183</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Msk      (0x3FFFUL &lt;&lt; CAN_FFA1R_FFA_Pos)                  </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 3184</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Pos     (0U)                                            </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a732f91a0c26a9e29151486e2af798"> 3186</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA0_Pos)                    </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 3187</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Pos     (1U)                                            </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f0c606853b771a99e052cd0fe0995"> 3189</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA1_Pos)                    </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 3190</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Pos     (2U)                                            </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197d8ba6187ed4b6842505ae99104992"> 3192</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA2_Pos)                    </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 3193</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Pos     (3U)                                            </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c1a5ee723cd899b098e277386d86a4"> 3195</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA3_Pos)                    </span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 3196</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Pos     (4U)                                            </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d03c010394020f6172d2fceba9e02ea"> 3198</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA4_Pos)                    </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 3199</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Pos     (5U)                                            </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51918688a8985d110c995bf441a4f763"> 3201</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA5_Pos)                    </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 3202</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              </span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Pos     (6U)                                            </span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b319af3e2f1b59d544501192e24b68"> 3204</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA6_Pos)                    </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 3205</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Pos     (7U)                                            </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ff14edc65346f9e08e9f259a7fd45a"> 3207</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA7_Pos)                    </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 3208</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Pos     (8U)                                            </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141132dbc9c5d5a0a125c8aae363445b"> 3210</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA8_Pos)                    </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 3211</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Pos     (9U)                                            </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3270aaea7647ea2c5ccbaf747ceffb5b"> 3213</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Msk     (0x1UL &lt;&lt; CAN_FFA1R_FFA9_Pos)                    </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 3214</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Pos    (10U)                                           </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac746965c32524f17be780be809bf29"> 3216</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA10_Pos)                   </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 3217</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             </span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Pos    (11U)                                           </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fec989f32c99595a73b0910dc92787"> 3219</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA11_Pos)                   </span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 3220</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Pos    (12U)                                           </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3859f0d8f9b1a52beaa72de195222b"> 3222</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA12_Pos)                   </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 3223</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Pos    (13U)                                           </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff3bf3a563646cf44a6dacfa1652cb0"> 3225</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Msk    (0x1UL &lt;&lt; CAN_FFA1R_FFA13_Pos)                   </span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 3226</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Pos      (0U)                                            </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f05941c6d7ad0294283a20dc4307a56"> 3230</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Msk      (0x3FFFUL &lt;&lt; CAN_FA1R_FACT_Pos)                  </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 3231</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               </span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Pos     (0U)                                            </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc33c5308d541004ba2961a7d0527278"> 3233</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT0_Pos)                    </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 3234</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              </span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Pos     (1U)                                            </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10ee3a44fa9dc10a77c9a0668a19ddab"> 3236</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT1_Pos)                    </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 3237</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Pos     (2U)                                            </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc57ac18afd7bd0eb14e84dbc265a83"> 3239</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT2_Pos)                    </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 3240</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              </span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Pos     (3U)                                            </span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b6a83d65b39753f8208f45d0d72ce"> 3242</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT3_Pos)                    </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 3243</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Pos     (4U)                                            </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562dc354461029230ead72878c01ba30"> 3245</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT4_Pos)                    </span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 3246</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Pos     (5U)                                            </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe67ef97c9d6b04fcad49eccad2ce8a1"> 3248</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT5_Pos)                    </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 3249</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Pos     (6U)                                            </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13ad536db58592d5b4f2beb9c4f0469"> 3251</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT6_Pos)                    </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 3252</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Pos     (7U)                                            </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a9fa687af9f4bc3800be29ee32a3e6"> 3254</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT7_Pos)                    </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 3255</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Pos     (8U)                                            </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9addaf5198f1b165bb8a1c5abe8c9a1f"> 3257</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT8_Pos)                    </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 3258</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Pos     (9U)                                            </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb920b1dd24719e2fe959bc9fa27b2c"> 3260</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Msk     (0x1UL &lt;&lt; CAN_FA1R_FACT9_Pos)                    </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 3261</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Pos    (10U)                                           </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61cabd030366925d3f3608cd81ec4"> 3263</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT10_Pos)                   </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 3264</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Pos    (11U)                                           </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad043d708a8b891182f6f36217bba8a70"> 3266</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT11_Pos)                   </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 3267</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Pos    (12U)                                           </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7de851ce57bd07d4913bd409dee3f51"> 3269</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT12_Pos)                   </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 3270</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Pos    (13U)                                           </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc2cc6acea1e2a86083f9f0d5ce05c0"> 3272</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Msk    (0x1UL &lt;&lt; CAN_FA1R_FACT13_Pos)                   </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 3273</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf41ce0d3efb93360593d51fc1507ef37"> 3277</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 3278</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf16111eec26fa5058aeac0945c0a481"> 3280</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 3281</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269a36e254bdc397d46b7b04b25cf58c"> 3283</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 3284</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40133f8c3bdff4edac51999e63eb616"> 3286</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 3287</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5be6df46bddda042bca88f23939d6cf"> 3289</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 3290</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d0c4979d148b7aadf88999d127a8e4"> 3292</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 3293</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559e44745ca384b08f8e3d370539e2a4"> 3295</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 3296</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b187d74d01d2d7a9e0946287a523f"> 3298</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 3299</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae373e9d2f9a170895ffab6051243a0f6"> 3301</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 3302</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac0f1442cbee02cb21fca28b5fc61f6"> 3304</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F0R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 3305</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb7c073dbc77461d7519a85f6377a08"> 3307</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 3308</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f982ab6a096e4421079c592b6791d47"> 3310</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 3311</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70bfdc26446118697edbcd2d95b7676"> 3313</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 3314</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67a5fe07e6f9e3b3330ad2a46d69d98"> 3316</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 3317</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac932d38da89bcc4fe8cde14ebb59a29e"> 3319</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 3320</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b253d3185e16b606150fee2a19760d"> 3322</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 3323</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87631b267fd39cfee4d253a3d7295b2"> 3325</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 3326</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35416758e3db5bceaff708bdbe5bdc0"> 3328</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 3329</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a49c7f4d13a4e4b4038caaea711391"> 3331</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 3332</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a34023fcd221fc010aaa51065d59dc"> 3334</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 3335</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574954093b93f62bcfa5cd31e366c2e8"> 3337</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 3338</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41cb6ebc16634fc1a187d536575f47dc"> 3340</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 3341</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56eff75e99dbbdd3e4ffe99ae98cd769"> 3343</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 3344</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d558afd743b97060008ebad600c249"> 3346</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 3347</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05249fde15f0ea5a4447a370ba33f344"> 3349</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 3350</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e99f0edf1d250d640fda6790e5f8e7"> 3352</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 3353</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d00a7d84706b341bf587c7f329ddf88"> 3355</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 3356</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334329b9d4faf3443e12317303b45d6"> 3358</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 3359</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb63f1377b7f9dfd87c3ef59a5977ee3"> 3361</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 3362</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e2b3d7caf0ff01c856374d60f8345"> 3364</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 3365</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9766eac13c78b86a31cd64e0d6bea0d"> 3367</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 3368</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e5e5a0416bc721a85eb46e256c35262"> 3370</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F0R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 3371</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7196f5a41c5a7692fa31249177a70de5"> 3375</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 3376</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa957dafcd250c1c36d38a0da7a94d0b6"> 3378</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 3379</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76348b5edccc3dff80131b8c8c66d91"> 3381</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 3382</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489dfc442d364861f5f985aae7651179"> 3384</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 3385</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fba4b8013f5aa76ca9008eb1942423"> 3387</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 3388</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b02c35ea2380f0f839784fc618090a"> 3390</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 3391</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe821726bd0ab42de7eb6ba9b497e56"> 3393</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 3394</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655b773dfa0dfe1e62cd8560a8dcb150"> 3396</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 3397</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1dd516a1cf52c63b64b028d7528da7b"> 3399</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 3400</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4645154d1f265dee267626ae43e35eae"> 3402</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F1R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 3403</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbe75098babb0ad9de21a966115c4cb"> 3405</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 3406</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5ea83ec6fdbcc28d0f2c907276bec9"> 3408</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 3409</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd728a049ed7528b585dd56bd4e1d2cd"> 3411</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 3412</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf67d90e15499f16cb9903c75ffa2cdd"> 3414</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 3415</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd92e83b650c454a58a4e5bb0a2bae0"> 3417</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 3418</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303d03c806b2cd4ae51703db085ff55b"> 3420</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 3421</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd648d6b54d04ac636e7536a08d11ebb"> 3423</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 3424</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d839533fbd0dcc34aee11644d5f849"> 3426</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 3427</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67914799f407244afdbf1ade349dbf3"> 3429</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 3430</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0c47dda83f3ce3f3e5b18f3fb93b35"> 3432</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 3433</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122f1435ff77893cee8ec0d39fbfb178"> 3435</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 3436</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7164f10425d3caf734b284f3bc3b5449"> 3438</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 3439</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ddbed5a2b9531b528d32857123af10a"> 3441</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 3442</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc01c86ecce551ede43bfeafbbbb384"> 3444</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 3445</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9660622aa2fe3253f7b29e7591462002"> 3447</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 3448</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f80f8443876e5a992b6b320f19d537"> 3450</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 3451</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad90d82d2f8485e7e9a530992ac4a84e0"> 3453</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 3454</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd73fe9a0c9c29fcb103e241ed3c4af"> 3456</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 3457</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1bc410d11b14bfa426de7b7977bee14"> 3459</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 3460</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48a223c7f7282dc22db7c2e0d557f35"> 3462</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 3463</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45ba201e41f2fd71cda39c7010f65e0"> 3465</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 3466</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1345bf0889997c6316180e9754c3e18"> 3468</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F1R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 3469</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a7356281dd4bfe7825df1f7cf2cb9"> 3473</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 3474</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a45584a55de290532b6835fadf480a"> 3476</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 3477</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42aa2e179dd31d2ef7373acb814223f2"> 3479</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 3480</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f6fc0a5744d9f9246ae814dde3a00"> 3482</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 3483</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7555733c5e81d91c22ef16a2954e58a0"> 3485</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 3486</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3302502cfe80c87773630dbb3fe8eab1"> 3488</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 3489</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c22e704c9d4404892df4086290e68ec"> 3491</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 3492</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569ec796b80a5c48de939b628a2368d8"> 3494</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 3495</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5dd0d405b5a0e37c5a7b44e3ddb27d"> 3497</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 3498</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52c1e2532edd862c9480c22ee72340"> 3500</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F2R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 3501</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a55a94cadc65b398bd15569223715"> 3503</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 3504</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeac622ae5a702f2f5ca04eb6d07ba57"> 3506</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 3507</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dae1f468ba956371b53f200658cb93e"> 3509</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 3510</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82190e04cc99936f1670f81b3e3306d5"> 3512</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 3513</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6722c1954e4dc9dce4931ca68545afd"> 3515</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 3516</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6b097d716445b57eb181592d9543c7"> 3518</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 3519</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf"> 3521</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 3522</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa515e5239f2fb3f7669106b0a42ce00b"> 3524</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 3525</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132daf6ddf622a30b31b0dc82b77bcf"> 3527</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 3528</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a8f0a1951ca9c9e8cdbac39f64ec6e"> 3530</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 3531</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58042a29bd588ca97015f8de46239641"> 3533</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 3534</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e2ea1ce258fc480fb8b2b12a885c9f"> 3536</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 3537</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ff16cdc9d4b088573f668d99747af"> 3539</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 3540</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dd3a87b66e7f305670c551b67bff47"> 3542</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 3543</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353eaadcd9e7a6ffd389c81f75e5b860"> 3545</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 3546</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6516de993c142d8a23cc647e9b06ecd2"> 3548</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 3549</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6583d5cb48decd72eb2bee4113c48"> 3551</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 3552</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6942aff7b854ed29d7bb8affba388"> 3554</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 3555</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d262f3000a3723269b53cf0c4f3ad2"> 3557</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 3558</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ecaa773500c32c41363b2dff8e72"> 3560</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 3561</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317461fc99abac5a1b3c44487499d315"> 3563</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 3564</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef1c89364eec52f78811d7a8e40d0b4"> 3566</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F2R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 3567</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c1d5628f543d31326f122516ae8d36c"> 3571</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 3572</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4654a2f7909715abd47c047c550d2ca"> 3574</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 3575</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06d554341693c4f1e9cb5ec2d90c74ca"> 3577</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 3578</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496aa97ec5c7995b3a6da8e9b33c660e"> 3580</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 3581</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62eb0d7464f228fd13f2d567e66b0225"> 3583</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 3584</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e25fcc0e53a3e2d271e06f8985a1e98"> 3586</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 3587</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa5eeffce32825d18dd6ae540691a43"> 3589</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 3590</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f51e4b529f2c096fb6fec2b6d7df1f5"> 3592</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 3593</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa223fb562425adcb7022b2b5e6f0da6"> 3595</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 3596</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900e4c0c595155e852cbc17fda96e9ee"> 3598</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F3R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 3599</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3ae8c895b853d340ff7a133870164a"> 3601</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 3602</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68222a41a14bb43bc6d2f0fc4dee1e0f"> 3604</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 3605</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2bac1777b3ebef8b3a22d22514a4b2"> 3607</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 3608</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f4c6942bebdcb179b5092520842e91"> 3610</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 3611</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cbf7b6b28dce1e65f4377273b060b7"> 3613</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 3614</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d5afdf5c983489b0bcd8029a6e1c45a"> 3616</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 3617</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1997d8f970761e068263b8aa9f439"> 3619</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 3620</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8221248c305454dd5071679742a56383"> 3622</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 3623</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84e18a8d220d1dbf071afcbe969b976"> 3625</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 3626</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3806303c3cfe2dcee6e3409eb1492b6"> 3628</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 3629</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e8b9d7e4cdc6856c6ad61d15fae9f2"> 3631</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 3632</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6bf19e9356adcb47a75895b653025"> 3634</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 3635</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f9cc55362b508457dae2a22f3577b9"> 3637</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 3638</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b384413c96686c5b6d955edf3605e7"> 3640</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 3641</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c095337bdce797f169006a2b79ecda"> 3643</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 3644</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad411d7ebb23972f68d8d3622a89de73e"> 3646</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 3647</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56aa4a1d23228828e880810e6d644054"> 3649</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 3650</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a14d8e964a880b27705af96225917cb"> 3652</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 3653</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62dea0d389306d34595416ca334c7bf1"> 3655</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 3656</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04da25e051a24c10b8d59f6a87818fb0"> 3658</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 3659</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9b888a2c0f23588c4f79d7e1545c61"> 3661</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 3662</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5486013f92f3646e9ac903676b6743"> 3664</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F3R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 3665</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7988e6a122cc6084ea40df4b66de5f0f"> 3669</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 3670</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88382bdd2a166258413d39fbb436050"> 3672</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 3673</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6564dfdae0be64785df0d766aa5c149"> 3675</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 3676</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786fe254e7a86a2ac517ea453f78e120"> 3678</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 3679</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd92184f0f30164e14b07a7a4e5208a2"> 3681</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 3682</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8707829180a6a5ea26822a408facce"> 3684</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 3685</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270fa51a92450225b554f19353f38f0e"> 3687</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 3688</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474765e4a523545019ad84e02c9af69c"> 3690</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 3691</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa256896c733d9155ab9c60d6f2d58a3b"> 3693</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 3694</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdff1d01f74ad524f97bd3a138e6c4d"> 3696</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F4R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 3697</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5e8f2c67a528aa361922158ae8eb92"> 3699</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 3700</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cb96e2d638c18f5ce23bed3342f39d"> 3702</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 3703</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613094782d73b0e3e5272eff72f04d42"> 3705</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 3706</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c564a28ae0d2958891d26110e4c411"> 3708</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 3709</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d95aae3c918a4c446ecd57f876383"> 3711</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 3712</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf226c102853cbf2918931586573641bf"> 3714</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 3715</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5885429c36cad6e1bae78efccc6f4c59"> 3717</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 3718</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa31c54bcaf590c65c626253362949c8"> 3720</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 3721</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6925aa9feee56fba36b3a4e399c2d8"> 3723</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 3724</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb1f9e546b4c8bb2bcb3d6e9a1f0949"> 3726</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 3727</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119fbe324a31a61a0b5aa989658cf15d"> 3729</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 3730</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57165c0d07048b0024f56e0febdaccd"> 3732</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 3733</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91bdc8395c27e8e23092b3f9784b7994"> 3735</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 3736</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32276ab0a34c8ae46eee73ad1f208d7"> 3738</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 3739</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1033412ffe01f17f87d0287af5bd70"> 3741</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 3742</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8fcea6cb9dd0d6240208ed38acecdc"> 3744</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 3745</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd932d950db3d7aafbb9af2639a57"> 3747</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 3748</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b9b4abc8d9196ce7aab200c99787c"> 3750</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 3751</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008f59ed84fb846c36803d37e52c09d0"> 3753</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 3754</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd6c2fc9688b65bda0ca6b9e18e0c072"> 3756</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 3757</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2012557ac8ac7ddd510c1dd771062dc2"> 3759</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 3760</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe91e1b46bc8af15c5d727b81e51bfdb"> 3762</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F4R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 3763</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18f8312b10016a8ad987ceaa48f7a67f"> 3767</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 3768</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4421f59236d1bd77fadc2e093c988466"> 3770</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 3771</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39beb5641b129903d6d43a152b9b1fc2"> 3773</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 3774</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c30456c58159fc9c8b5fc705a897c4b"> 3776</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 3777</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecdbb3ad483c253075f585fb453e6fb8"> 3779</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 3780</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa323c7e6521417879450a4d5996e256"> 3782</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 3783</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e09b9fe8aeb61f4253d15d6bd808f0"> 3785</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 3786</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ddbee4662088695a19791d9754f060"> 3788</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 3789</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b80299e85591ee7bb2669dfbd7beced"> 3791</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 3792</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad909d1a8817b8daf42ad0ebd18551ae8"> 3794</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F5R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 3795</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eba02afe3b8e8f8eebaa38b8499604c"> 3797</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 3798</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae735eeb78cc75daa1870ea4d2141e40e"> 3800</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 3801</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa57169fb0310c42945b03d791c2f54b"> 3803</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 3804</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f520a74c377435d6bbbaf002bd72bf"> 3806</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 3807</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a677ded1b04b0ba090b33e4558f658"> 3809</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 3810</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfe4d49efd13e228ed872dbe7f8b5a6c"> 3812</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 3813</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6533312fc17838e6d13acb30b3920cb6"> 3815</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 3816</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f582e0d54bfd7467f6feed9834672a"> 3818</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 3819</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241cc69a215db80ad1e1028462f05400"> 3821</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 3822</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce1dc2e2a4b715e83aeee7419bb9640"> 3824</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 3825</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c7bd885ecb532509cd74d87eef62dc"> 3827</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 3828</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481485aaa4f39fcdbc5e687452e08cab"> 3830</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 3831</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629b22e7deeac3e00278086311c7494"> 3833</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 3834</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a285e060706ab40c834d30f23584f21"> 3836</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 3837</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb36d512d79bbf393fd07152d0128b3"> 3839</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 3840</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad908c2a3a6d777350aa5a7c926523d4"> 3842</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 3843</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d0db33c0e7a81c01f442cd914348b7"> 3845</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 3846</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa42eeb73609e01712771d123cf5d9b"> 3848</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 3849</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88a15489fa10cf7d251f7faa5955ba5"> 3851</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 3852</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c619cf4d0662ee07d2621300d0a22e0"> 3854</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 3855</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad45b2c10d0637cb1279cfdaccd186e11"> 3857</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 3858</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cca1e8863cc27c3c8afb9d7cee55fe5"> 3860</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F5R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 3861</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaf448c354a5a325c540df29f7af6ad"> 3865</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 3866</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3154b0f8cb4e1e230e37da1e696659f"> 3868</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 3869</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19eddf607d2cf5941d3b6807ff89cd"> 3871</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 3872</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1656844d8617834262a5b6e24936bd"> 3874</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 3875</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a812ea22c8f0cfb484edc70dd19d6b"> 3877</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 3878</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1da36ff17919dc17466458f924a2"> 3880</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 3881</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd31d2b1806cf454d51d956eb339d096"> 3883</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 3884</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b36413ac64900c2398a530bbe647a6"> 3886</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 3887</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45055999ce3c93c3f0e13f6a5fa1da30"> 3889</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 3890</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1904252fa35eca764e319ae3d124caa"> 3892</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F6R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 3893</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a103dac7595c91ff96149735c5ce964"> 3895</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 3896</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf418fcb1f3c27715523268e65cacab77"> 3898</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 3899</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf975da091767c6f1106d725426874602"> 3901</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 3902</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024ad0a5286c193a57e761ae8dd78ab"> 3904</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 3905</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc33648e9130b7b12dd082032e1e02"> 3907</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 3908</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               </span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad577265745548ad4066ee66d7db968f5"> 3910</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 3911</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4c35e9c340e717ba471e6913120bac"> 3913</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 3914</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71b0660dd705a9ebe22c2e768e4172"> 3916</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 3917</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fa5a606d58f2a30da9a58581178127"> 3919</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 3920</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433c7e51a79cc95f7aa5593c5d347dfc"> 3922</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 3923</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b843a11577d4891e11238810c01ccea"> 3925</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 3926</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49834ceca6245c6bed6b011c37cb51c"> 3928</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 3929</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd32cd4a51845ae3257bec44dea5f36"> 3931</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 3932</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               </span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601aa03929a9eed61e4191a049c75fb8"> 3934</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 3935</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2707b11422d80fcc55e5759c7d7a3983"> 3937</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 3938</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ed60d8e8930a207039da6873a403b4"> 3940</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 3941</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               </span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2202fe7314b833d290f25a0e5234169"> 3943</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 3944</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b34d58ea8416ea9ccdadd87259d810"> 3946</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 3947</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87f159252e6a934b1ecfb6082d8ac50"> 3949</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 3950</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87baee8a9cefd8158caf141f29881051"> 3952</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 3953</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               </span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdec0e767a520aa7bcffac3e5652181b"> 3955</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 3956</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2f09b2ada8e9ea6e28a7abe6dfd678"> 3958</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F6R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 3959</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               </span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19ad30a6bd063074a8e787ce24f7d3f"> 3963</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 3964</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                </span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83bdd3955b202a00602bff176ab3cd8"> 3966</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 3967</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                </span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffbf82ffead59ec0190dec25b9c8c621"> 3969</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 3970</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                </span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab477aa17c626cac52ef965f21579dc69"> 3972</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 3973</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6552b734a4618cff826b853d8e5ac7"> 3975</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 3976</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b90d78121983740c8d803352b68cef"> 3978</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 3979</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3a549c7bf229dda892b600b320b4e0"> 3981</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 3982</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ad36251e272dd1487dfec8f4b6cfd"> 3984</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 3985</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2be453e8e7320b77bc242044038ab02"> 3987</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 3988</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                </span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c074cc3a12f895a531d0cfb29a883"> 3990</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F7R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 3991</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad708e8bc52c416ee38bc5bb93822a877"> 3993</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 3994</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8fa9afddd282899c92a7647e6f1eb8e"> 3996</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 3997</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad694f31ad366db83ec659c93fb75db7f"> 3999</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 4000</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc73cd4c1973c6d575b12ef8a34aefdf"> 4002</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 4003</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51f245c33277eb5e09db8b8302e2df6"> 4005</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 4006</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd14c5855dfe51bc8a1a44266d1c925"> 4008</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 4009</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc661e05b2422313bf88f39f049ce53e"> 4011</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 4012</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               </span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a27e2e7fd333f0aba9fbd5919e260d"> 4014</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 4015</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               </span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278e31f437817faa9cad12cc69e3112b"> 4017</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 4018</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1422787fd4beb2c5679f45908214fd6"> 4020</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 4021</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               </span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71fb64ea19cf98ac384fed6babe5fdc"> 4023</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 4024</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               </span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1d29a629499734298ff81b9892cb0a"> 4026</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 4027</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               </span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4535f6c9da894cc9ef7a6ba6f6bc6525"> 4029</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 4030</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               </span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b9c180bade4dad957697b4f5b4354f"> 4032</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 4033</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               </span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cad693a28b872fe402439c9548f35"> 4035</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 4036</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aefee2f7b7c851315fd09a2ef4df5ed"> 4038</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 4039</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               </span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7335a105fc044215160bdafda2485"> 4041</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 4042</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               </span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f9cbef574790752e5579402adbfcf9"> 4044</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 4045</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               </span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5accb398c1b8d49f33264729b9248ba"> 4047</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 4048</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a0882ce4432f84db55f3f699cbd93"> 4050</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 4051</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               </span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bedd413e3ab8e91f9d779ef40e45b5"> 4053</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 4054</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               </span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d8f6af8cfade40eaef271291512ef"> 4056</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F7R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 4057</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a1537e2aeed84464aed2c398cb24c5"> 4061</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 4062</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136ab0937c4919934d7dc1185d3c4064"> 4064</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 4065</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                </span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fac3bd96ed91e471081a51b6b08ca3"> 4067</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 4068</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9c8ec036840da8f0b04aaa715d031"> 4070</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 4071</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9829df8a13336ccf61d59be6c282d52"> 4073</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 4074</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                </span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d67631dbfe1a1f15fb712df7cca4d8"> 4076</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 4077</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                </span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d9da45066db64dcc7b6d6ea9d8d3f8"> 4079</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 4080</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                </span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a2fe60539e333588226dbc4de4fffa"> 4082</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 4083</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57e77aa8ea032bc07463d82e451e1b"> 4085</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 4086</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30a05da2419398ee1eb3cc0d0c468f3"> 4088</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F8R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 4089</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                </span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250ae96856872467bd01177a14cbd757"> 4091</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 4092</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               </span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936dea8e23ad47f01a690e3144442c"> 4094</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 4095</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               </span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad340588e0f2e4424892bf86a3df02297"> 4097</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 4098</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c0634095cd3178f8b2836d6855d3f3"> 4100</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 4101</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               </span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0c83e006384165f5d1cb982728cc50"> 4103</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 4104</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f23b1489ef4904d4f0a629f4fff1da"> 4106</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 4107</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               </span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a05e0a87d907888aed8f07c72d00f9"> 4109</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 4110</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               </span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5980d9a8107fa12b63f1ee0abe74cd"> 4112</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 4113</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               </span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae850211d9876f0063e13b5610cf8ac65"> 4115</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 4116</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               </span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666296673c08dd22ca95dab553d430ef"> 4118</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 4119</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               </span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b241f62e465fede05a749af4f6d46d"> 4121</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 4122</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               </span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894777fbc3a4cfc64d779ee1bb28447a"> 4124</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 4125</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               </span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a971879dd5369d39b1b5a2d55af7f2"> 4127</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 4128</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c136499422980d6a619619b67024115"> 4130</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 4131</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5cb63c9cc186f5a6a188e50e9440b71"> 4133</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 4134</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               </span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66fb66d8e41424f6a5df8645e889aed"> 4136</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 4137</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               </span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4ac7b030b72119e7ff52cd7ed2c22b"> 4139</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 4140</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36df86343d04760bb4fef8b027e668d6"> 4142</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 4143</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647ae349a353febc85e2d06384798e35"> 4145</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 4146</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               </span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddb3d32fc778601342a863d0a6612f5"> 4148</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 4149</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8cfc8c264df5fef0511b3cd66e459c3"> 4151</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 4152</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               </span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1306a969e63813c78f15304cfeef9d"> 4154</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F8R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 4155</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc0e0cbb432679fb469888559cd8ba0"> 4159</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB0_Pos)                      </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 4160</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                </span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311d13b8b6763e76d9c889e49c7f5254"> 4162</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB1_Pos)                      </span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 4163</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                </span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66033af8f1d5f936090a464ef6af680"> 4165</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB2_Pos)                      </span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 4166</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                </span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfd9933c0a4fb97ece209b9fcdfa794"> 4168</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB3_Pos)                      </span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 4169</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362251d468d76c64459afc82f84acd06"> 4171</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB4_Pos)                      </span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 4172</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                </span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af391a698294bbcfd73e13d7bc3d45f"> 4174</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB5_Pos)                      </span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 4175</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                </span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf73980f9d3a6a660ab4b0742b849827"> 4177</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB6_Pos)                      </span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 4178</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                </span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc25aaf5401c7a3e16cb4609ee0e07"> 4180</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB7_Pos)                      </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 4181</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba01d797a4d055fe0a1af549c3fb4734"> 4183</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB8_Pos)                      </span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 4184</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7a7ac6a91de762e00f6ccbde5c982"> 4186</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Msk       (0x1UL &lt;&lt; CAN_F9R1_FB9_Pos)                      </span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 4187</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd756a032170c40a6e99e78c1c52eb95"> 4189</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB10_Pos)                     </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 4190</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               </span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7239e8ffb07b9aea8013fec8dded9153"> 4192</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB11_Pos)                     </span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 4193</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fdb5f76ff7140ead344e774d2a7624"> 4195</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB12_Pos)                     </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 4196</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga156dc983e417d37a94dd165f5d3d2f93"> 4198</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB13_Pos)                     </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 4199</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a55b76a656a8592faa6c6910dbb40"> 4201</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB14_Pos)                     </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 4202</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd456c2656ca51201b43ed9831d24d4d"> 4204</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB15_Pos)                     </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 4205</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc59d106067ea2d6a18fd5f08ba2767"> 4207</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB16_Pos)                     </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 4208</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff327faa1fe85083a3ef4f071e86e9"> 4210</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB17_Pos)                     </span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 4211</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1580585e09b20a6bc206c033139649a6"> 4213</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB18_Pos)                     </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 4214</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356b4a420c19ac07bfa409d55e53adc"> 4216</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB19_Pos)                     </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 4217</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f43ec3ddec319e7dfbda3b44c7c2df4"> 4219</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB20_Pos)                     </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 4220</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5361a1933b142476427e60fc3f9c72"> 4222</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB21_Pos)                     </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 4223</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a508f12177632ba51a7ddc551ed9e2"> 4225</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB22_Pos)                     </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 4226</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ef341230d8345ce5e8176674f9f745"> 4228</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB23_Pos)                     </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 4229</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309068d091fa9bd5abd28c709efb96c8"> 4231</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB24_Pos)                     </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 4232</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97a1bd116fc0f32a29c4c3006d0330d"> 4234</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB25_Pos)                     </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 4235</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed19ac97bbe1e8d109a31af97ac183c"> 4237</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB26_Pos)                     </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 4238</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bfa05da1393f001376725caac1a5cb1"> 4240</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB27_Pos)                     </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 4241</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab301858f2e91edd141441ebf4be606b"> 4243</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB28_Pos)                     </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 4244</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23f3b612ef426adf60238083766f4a8"> 4246</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB29_Pos)                     </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 4247</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0799e2743ca085ddc2d3557c81d4fb5a"> 4249</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB30_Pos)                     </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 4250</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69d0815a7cd9bf18de74375fea92676"> 4252</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Msk      (0x1UL &lt;&lt; CAN_F9R1_FB31_Pos)                     </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 4253</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a05b74c330bf04f1f6f3ae982306f57"> 4257</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB0_Pos)                     </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 4258</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc10e15c593cf151539aaf626131cd6"> 4260</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB1_Pos)                     </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 4261</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc815403ff9f3643971ecd50b8e1c0a"> 4263</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB2_Pos)                     </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 4264</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1db4c0b25f68a6bd3c6cbb2d2c82ee"> 4266</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB3_Pos)                     </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 4267</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91329ef7b3229b4f06f31c8fbaa8507"> 4269</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB4_Pos)                     </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 4270</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7af08619a0d22a111e253c1059024d"> 4272</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB5_Pos)                     </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 4273</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcb5577636b7acc70f13f92cbfa3f9a"> 4275</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB6_Pos)                     </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 4276</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557466eedc11bcfb78333511b3465921"> 4278</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB7_Pos)                     </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 4279</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451e0f30e41e5216fb223e52bdadce7a"> 4281</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB8_Pos)                     </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 4282</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               </span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434ad62e086a866ca425960236216d34"> 4284</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F10R1_FB9_Pos)                     </span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 4285</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               </span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159afb7939de25a56d4a7c72e3669b8c"> 4287</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB10_Pos)                    </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 4288</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37f47760352e40a33327441fa44917a"> 4290</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB11_Pos)                    </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 4291</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6456e18d6659ec3437ab1b5c84b60681"> 4293</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB12_Pos)                    </span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 4294</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0b809ab8b05e662982533d29d34196"> 4296</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB13_Pos)                    </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 4297</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1553e078a11eeb8d8ea8c0e0448b4d0"> 4299</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB14_Pos)                    </span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 4300</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ca9243e9a38085b93d717f05b885a"> 4302</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB15_Pos)                    </span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 4303</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ecfd894be7f8a4d1eb0cbfe995f7a8"> 4305</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB16_Pos)                    </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 4306</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              </span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4bfbfb134e99de69fe63974eae0eba"> 4308</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB17_Pos)                    </span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 4309</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59843c48e4723e0d3cb389b8dc31e95a"> 4311</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB18_Pos)                    </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 4312</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e9c16a75cfe1a4209db5761793d65"> 4314</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB19_Pos)                    </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 4315</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3e3967b90e93cdf5d2dff50ccd6467"> 4317</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB20_Pos)                    </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 4318</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              </span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7d08dc1418dc7260c85dcd41c3f2f7"> 4320</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB21_Pos)                    </span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 4321</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f696dbd8db5370eb9701e521227e2e"> 4323</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB22_Pos)                    </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 4324</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b78077f4a9d949debb3c345fcc8203"> 4326</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB23_Pos)                    </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 4327</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa800d4dbab113869136419067683b7"> 4329</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB24_Pos)                    </span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 4330</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              </span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2755b753aff086d43feba71cc367da2"> 4332</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB25_Pos)                    </span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 4333</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c4b309760f303d4bbd9ef507673d9"> 4335</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB26_Pos)                    </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 4336</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713459bb360bab56e68cd562bcc86992"> 4338</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB27_Pos)                    </span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 4339</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904044b84be51c67151570af41280109"> 4341</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB28_Pos)                    </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 4342</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              </span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9254a4f5e458db48b99024ee4dcf28"> 4344</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB29_Pos)                    </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 4345</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17c37afd6e8048e5561cc76204de98"> 4347</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB30_Pos)                    </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 4348</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0010aac3ddd9cb356328c22fcab2fd9"> 4350</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F10R1_FB31_Pos)                    </span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 4351</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cf61e4385aa30fbdff533d51bdd612"> 4355</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB0_Pos)                     </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 4356</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               </span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ad3f7a5ffa1fd9136447924950ea6"> 4358</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB1_Pos)                     </span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 4359</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               </span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5614e1e331777400a4903b74f3398d1c"> 4361</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB2_Pos)                     </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 4362</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf6f2e8167bd44d1f02ff8de4574d4d"> 4364</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB3_Pos)                     </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 4365</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               </span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab99e31bdf86aaad8ba7d6ad75ba7dc"> 4367</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB4_Pos)                     </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 4368</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554f40a4480434bf6e3633e52d45e6bd"> 4370</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB5_Pos)                     </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 4371</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aed14b088705fde497369d39675369e"> 4373</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB6_Pos)                     </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 4374</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8580e565ee4bc7966aa7c515d6fab446"> 4376</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB7_Pos)                     </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 4377</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639a8dc5a46ee8b2a380ac7978fb0672"> 4379</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB8_Pos)                     </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 4380</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               </span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd49481651b80f8fdcf08efd0e07f8c"> 4382</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F11R1_FB9_Pos)                     </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 4383</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cb55bd09dade7046aa52361411fb68"> 4385</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB10_Pos)                    </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 4386</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              </span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6235ef02d18d862d4018aa9d3f2612bd"> 4388</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB11_Pos)                    </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 4389</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga488ce892527f6e05b74c72d3540e86e9"> 4391</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB12_Pos)                    </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 4392</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34726d941ba918d973035cdfd4956f22"> 4394</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB13_Pos)                    </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 4395</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a261d1beaaa14ef8021eaa305b4cdf6"> 4397</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB14_Pos)                    </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 4398</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc324a22f00abfe9bcf15478238eeda"> 4400</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB15_Pos)                    </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 4401</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67cc7cf7f00a9e32c2bd48dcd4941eeb"> 4403</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB16_Pos)                    </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 4404</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5442d8600f85b1f2efb8cd2a0a9ec764"> 4406</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB17_Pos)                    </span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 4407</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              </span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga882ce3ab193542e376fb5f6d4f497a46"> 4409</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB18_Pos)                    </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 4410</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d345cf87d73bed1e41d1fdd1da16378"> 4412</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB19_Pos)                    </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 4413</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7955a656970b266f1398cdfc4bdb6cb"> 4415</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB20_Pos)                    </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 4416</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5b2c12419c4cff708970be601ad3e2"> 4418</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB21_Pos)                    </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 4419</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad2a3cd3442663331b96444d1ed798e"> 4421</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB22_Pos)                    </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 4422</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0869365b6223739ccb3b62cfadd9f1db"> 4424</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB23_Pos)                    </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 4425</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed24f7ad9ae64b130e3e2ce65cf5d04"> 4427</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB24_Pos)                    </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 4428</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c2fdd934f06f41139da93cf271c9e5b"> 4430</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB25_Pos)                    </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 4431</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga547f899b4aaa6323c75dc4660cc6dd4e"> 4433</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB26_Pos)                    </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 4434</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5499db54e781ed6a09c987857d851e4b"> 4436</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB27_Pos)                    </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 4437</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b8ed435fa7866580be0ec7cfada3ce"> 4439</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB28_Pos)                    </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 4440</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa11c1e2e43d9234f768ca5f3db3521"> 4442</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB29_Pos)                    </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 4443</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665b624ef9be8a7b67fd0d0c8a2cc28d"> 4445</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB30_Pos)                    </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 4446</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              </span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb79224e74be4064c186c1fd8f430b3f"> 4448</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F11R1_FB31_Pos)                    </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 4449</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              </span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493ad4f71737d83380a81e3df1fafca6"> 4453</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB0_Pos)                     </span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 4454</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4cc96e515fe07094a824e27ad4d925"> 4456</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB1_Pos)                     </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 4457</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c8d6c0e2c177e40ff60568beffac86b"> 4459</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB2_Pos)                     </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 4460</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c79794004930e3de57c8417f7c5d6d"> 4462</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB3_Pos)                     </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 4463</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b358c5c72ac735e4c7c802287f9903"> 4465</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB4_Pos)                     </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 4466</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc058f703f84921bf889c9ce3c000d0"> 4468</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB5_Pos)                     </span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 4469</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               </span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86849d0bdcd7b03a0770c9fb4e1c0cf8"> 4471</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB6_Pos)                     </span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 4472</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e08cb6960016b6a352bd8353733dd"> 4474</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB7_Pos)                     </span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 4475</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad138ae340d080c7b69b9dfe0814234f6"> 4477</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB8_Pos)                     </span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 4478</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0713b2abf45e4c66dfc0c2f4aa902c"> 4480</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F12R1_FB9_Pos)                     </span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 4481</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               </span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3becedeec4964364eb6a6ca51af6c7a7"> 4483</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB10_Pos)                    </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 4484</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab33464326b0107849ae73eb2d74649"> 4486</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB11_Pos)                    </span></div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 4487</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55c96f63d9cb2115cf779e2108cd2c2"> 4489</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB12_Pos)                    </span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 4490</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6754922701ae479453231e3082f5995"> 4492</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB13_Pos)                    </span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 4493</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              </span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40af5057b396387a1162d0091b2d826e"> 4495</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB14_Pos)                    </span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 4496</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              </span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a4f362ed99f3b71078c88c720f7603"> 4498</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB15_Pos)                    </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 4499</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              </span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44038ad11ff535489420a521d43090cd"> 4501</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB16_Pos)                    </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 4502</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              </span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1462a6bf5fd7f197bf4fc6b40f3531e"> 4504</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB17_Pos)                    </span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 4505</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              </span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ded4d9316004285d4c49d62eb48cce6"> 4507</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB18_Pos)                    </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 4508</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5a9bb84c7973eb3aee9bcc751a402"> 4510</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB19_Pos)                    </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 4511</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              </span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e4aaef17496cf40db364d4c7ead7d5"> 4513</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB20_Pos)                    </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 4514</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776befd35d22caa64a1754b75134f2a6"> 4516</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB21_Pos)                    </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 4517</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5b00cf1faf748d52633ee2a1989b49"> 4519</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB22_Pos)                    </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 4520</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              </span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9c58f403ed9bfc19a23aff1960065e"> 4522</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB23_Pos)                    </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 4523</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7efaf0ba941dc22a8a322e75d6495237"> 4525</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB24_Pos)                    </span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 4526</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495bdfd934bc40aeabfcb0454e47a2c7"> 4528</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB25_Pos)                    </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 4529</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26edbc0aad33ae916a2c765f8a463023"> 4531</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB26_Pos)                    </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 4532</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb051023923964df52386c58e0ee26ed"> 4534</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB27_Pos)                    </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 4535</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1bbde0fef2e2dab933da257a3afd66"> 4537</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB28_Pos)                    </span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 4538</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              </span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d988431331cf581558317c045e1117b"> 4540</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB29_Pos)                    </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 4541</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b733b7cb7755ebe4678bf011a490f5"> 4543</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB30_Pos)                    </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 4544</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              </span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ce05849eef3967db74c9dcab8d936e"> 4546</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F12R1_FB31_Pos)                    </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 4547</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0775804606cd66638da3f6ba1b3b493"> 4551</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB0_Pos)                     </span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 4552</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af825390c54a3a65aac39d6a998ca48"> 4554</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB1_Pos)                     </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 4555</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ca97bf95c63ac91fe0bbf664f96c5a"> 4557</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB2_Pos)                     </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 4558</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               </span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf217b9312083ea4fee7d1e808d6abb84"> 4560</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB3_Pos)                     </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 4561</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325e27d4b7557c9da7685eaaefdd9bbe"> 4563</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB4_Pos)                     </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 4564</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dda4ae54ad09328863f96688745173"> 4566</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB5_Pos)                     </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 4567</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               </span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae396c50fbe96dbdd418620ffd2fa5b4"> 4569</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB6_Pos)                     </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 4570</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a54488273ee23a74dfe0a0deca7d7d"> 4572</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB7_Pos)                     </span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 4573</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c2421189d009e0b2630cf53f0caaf1"> 4575</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB8_Pos)                     </span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 4576</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa365ae887f59e0e1684a5ed96fb50042"> 4578</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Msk      (0x1UL &lt;&lt; CAN_F13R1_FB9_Pos)                     </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 4579</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2439f107e699d239c00b630979ba87e1"> 4581</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB10_Pos)                    </span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 4582</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              </span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9103107051eb07e5ae903489b76eb2c4"> 4584</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB11_Pos)                    </span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 4585</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dabd107a2de9ccd6461da5926e4d4e4"> 4587</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB12_Pos)                    </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 4588</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              </span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1db0ef6756bc958994e6fc702ce75b81"> 4590</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB13_Pos)                    </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 4591</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e4fcd6edb251cf356694de9f3f42"> 4593</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB14_Pos)                    </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 4594</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              </span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc8b54a2836661fdd482c004556cba1"> 4596</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB15_Pos)                    </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 4597</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d570ecd25032c69017c3c117f0aebdf"> 4599</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB16_Pos)                    </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 4600</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              </span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2321a184dc8aa13baef70a5cb6193f"> 4602</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB17_Pos)                    </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 4603</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c24ba203819e140dfddb8bc05c473"> 4605</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB18_Pos)                    </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 4606</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471095d382cce78017304b5db76f7a04"> 4608</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB19_Pos)                    </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 4609</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              </span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c097cf8909e3cc7825d9500a891be52"> 4611</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB20_Pos)                    </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 4612</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d0b622d476255e22d07d76831a75"> 4614</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB21_Pos)                    </span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 4615</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50e71fdf75fcc3e59b95b855d3bf30a"> 4617</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB22_Pos)                    </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 4618</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b6b1f5126bfa15739a086d6734cfd5"> 4620</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB23_Pos)                    </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 4621</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710ae584f88078c05820eede3729b65c"> 4623</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB24_Pos)                    </span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 4624</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2580d7250fa56c7a1e25f9d282c942"> 4626</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB25_Pos)                    </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 4627</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd8f8b38bc3d56b97c8909c7dbb7560"> 4629</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB26_Pos)                    </span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 4630</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              </span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc69c07f91f2c9d6b85c3f26532fad1f"> 4632</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB27_Pos)                    </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 4633</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd7a2e1000f7df336489982291d76d8"> 4635</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB28_Pos)                    </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 4636</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed837627ac02698016cdf0439782fec"> 4638</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB29_Pos)                    </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 4639</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f63726fd4dffa870717dbf3079be8"> 4641</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB30_Pos)                    </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 4642</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              </span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad950a42557716b1e66d0e675d4ed0388"> 4644</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Msk     (0x1UL &lt;&lt; CAN_F13R1_FB31_Pos)                    </span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 4645</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa061083b9a300dcb531acbb0ca426943"> 4649</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 4650</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c94101334ccda880f2c3a2e9e35803"> 4652</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 4653</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d454ef34d31e40aeecb2da25e5004d"> 4655</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 4656</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                </span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526563dd72eb6023c8c6b70ed3eef49f"> 4658</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 4659</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2ad8285cf2dbc13f19cde26aa841ee"> 4661</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 4662</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae572f8b4bb3bfa4dca31b1d4b189c277"> 4664</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 4665</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                </span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d86d510a3fa0f7bb396b2535ff7412f"> 4667</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 4668</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931a307d0830015fa4494ed6a34e3fb5"> 4670</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 4671</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f123f65007d2d150da67e5114b8354f"> 4673</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 4674</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31eeb8ac004bb1a829c442474a019b05"> 4676</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F0R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 4677</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8eae7e6372cafdfbb97cee0d3a5906"> 4679</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 4680</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c19ccbf1f927445c99e0075e4743f4"> 4682</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 4683</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6f3f414927987a2409f6a4fcee1950"> 4685</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 4686</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               </span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f965255e5ae450386165052ebc91266"> 4688</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 4689</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541cda96227f171eeaef984ec3f3bfde"> 4691</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 4692</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec4acee70dd0bad3bcfb650e47f99b5"> 4694</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 4695</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae046a3f26c0161e3c40dc1bc568db3b"> 4697</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 4698</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               </span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f28b2b9fdaaba93dd8268b5567a8ad"> 4700</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 4701</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134eae58ad5e99cc09201e3f806390b2"> 4703</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 4704</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               </span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2288da969d823cf883f0a11d0e66db51"> 4706</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 4707</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               </span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e695a429859e9c143330c5cf6ad3229"> 4709</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 4710</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               </span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b4a66ffe52286fd25f6bb36fa2e6f21"> 4712</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 4713</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d02ac9f9a07b7c47059c84a2b0782ee"> 4715</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 4716</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd190536d4b825b086f682b40886f7f"> 4718</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 4719</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d6929299df0a13244f0e7958eb711a"> 4721</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 4722</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               </span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6e6acb5b23357732909d4bec0eb95e"> 4724</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 4725</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               </span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c77950c4ec1c45ab5c4c2936186d36"> 4727</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 4728</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a37ea3a0bc9d4232ee89f18782ff53"> 4730</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 4731</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               </span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb99d019f1abf788685338176fa8595"> 4733</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 4734</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875a0587956149206e0df84242e5c38a"> 4736</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 4737</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee59bc46345bde430c9ecf20c8df7a2"> 4739</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 4740</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f146c0436009e8b77597db4f06dc88"> 4742</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F0R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 4743</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37390e12fa87a072599d57c581f82b1"> 4747</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 4748</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4652769a8b81aefaa5acbaddc83e47"> 4750</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 4751</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550988821dc17b71e58d745367d552fb"> 4753</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 4754</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52c7978074227730285d698cdcb15c7"> 4756</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 4757</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                </span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab404d9e8cd80526beb5b83ea62236c40"> 4759</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 4760</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3210b70ca25333f077035c8178683b3c"> 4762</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 4763</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                </span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840206e4408eeadf35ca5ce492121b7"> 4765</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 4766</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                </span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f9f5471e1a8abd2ca55fe5a4cf120f"> 4768</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 4769</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade520b46b08abd462743828dfdb211e1"> 4771</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 4772</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e355feec329b328d200ea79a3c4e73"> 4774</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F1R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 4775</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                </span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fa9a6d11d4066ce8cbed7772e5c4c1"> 4777</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 4778</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               </span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1aef88c920add1bcec693ba43f890cf"> 4780</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 4781</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               </span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4486004019a70c1c41822611cfbc24a7"> 4783</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 4784</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ef2954ebc503eaf6c44eb4ec9a593e"> 4786</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 4787</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               </span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace28daab139f94dc2ed7e388fd1b9b59"> 4789</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 4790</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb0a0b5dd87d593fc1cf8b9269bf365"> 4792</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 4793</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427c05edd87c70fb5bfede3ece583106"> 4795</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 4796</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               </span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7423c9dd0740125ba2dc7a9068c449"> 4798</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 4799</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               </span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcea3b8cd42bcc687c67e62a0ccf7471"> 4801</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 4802</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e119637508ebc998e04873befdea02"> 4804</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 4805</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               </span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adb312018dfbe719072be0d6444b62a"> 4807</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 4808</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               </span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a75816e8e01c5c9a90d7b2afa4716f"> 4810</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 4811</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace263ed2b1dcb26232c8be718c733490"> 4813</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 4814</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15089c114f7120bd834ecddd74795989"> 4816</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 4817</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256936e5e1dc313a5846bcdb38746940"> 4819</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 4820</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8861d429f3e5a4cf24015dd24d1035a2"> 4822</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 4823</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca03affd919dc4618d7e47f545714fe"> 4825</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 4826</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4685d281238d461eb78b7f846411f6f3"> 4828</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 4829</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6e9dc7e9d061ce75e04aceae3cfd6b"> 4831</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 4832</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fee7c49b899c8af5ae4b60d47461ea2"> 4834</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 4835</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87ec718cd11264085752c85b44e6ef3"> 4837</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 4838</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cebad85393ecc2a9214f9788b77c676"> 4840</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F1R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 4841</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4399948716780ec8c4dd96270469843"> 4845</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 4846</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad77d91c1c72f554e0e99650a3f47e737"> 4848</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 4849</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dff14e0209cd48bf0c29dc53ede26b"> 4851</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 4852</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3b7ec530ba7d4f3effd0c42ab49ca9"> 4854</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 4855</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcaf819adc61da902e94fc549c5eca7"> 4857</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 4858</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb028302ad008b6326533727d4fb75b0"> 4860</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 4861</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d23fc25f4bfb50a6f590e31e11c4838"> 4863</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 4864</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c27ede1b3c0ad55b1d3ceeb774abbd"> 4866</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 4867</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace122156ecd18b6abea1a5f23e1cfce"> 4869</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 4870</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a5442d9fc437bc2acdf878279cf7c6"> 4872</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F2R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 4873</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebf3a00b21dc2a665b2e8e7b99cefaae"> 4875</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 4876</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               </span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb77bebe0b062fe55efc6304cf8840b4"> 4878</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 4879</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd0cb91d888b98351e33516a4547e1"> 4881</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 4882</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               </span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6af8fc2890a6b457435f0ab29908e4"> 4884</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 4885</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7f01b289ae8ae3eecedd8a29ddc1eb1"> 4887</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 4888</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c79b4445a4d0eb87b2121d58c73d9bc"> 4890</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 4891</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7788f7206aca6e83ba0cd081af5b2"> 4893</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 4894</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d302da92dc7ff48bfb3935a739c56f"> 4896</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 4897</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee8abd5207088cb6f59a3fd5af3b89a"> 4899</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 4900</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ad53d41a895d341e102901c2e4113b"> 4902</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 4903</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b747f768a440c5e8fe08febc1d0683"> 4905</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 4906</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               </span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc046157f775cb1a2c5b2b90aa15d745"> 4908</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 4909</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               </span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fdd1fa55e6729712aad51a2ce62834"> 4911</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 4912</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4508040a17ba6d514e9c5db40131a196"> 4914</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 4915</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fde946459dc3fc90da9e8809d6d05"> 4917</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 4918</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               </span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03da1089ea38abbe1093471a67a971fa"> 4920</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 4921</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef46477e39c33367b4cc071c1e3fc69"> 4923</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 4924</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               </span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833458f427d74480b7a400ace687432e"> 4926</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 4927</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               </span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc909d367700acef6e2bf8954fcbed1c"> 4929</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 4930</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac030b2a517b48686820ece2c433e2f13"> 4932</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 4933</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbf050f9c8c01df6dd11938eb663221"> 4935</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 4936</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5f7d56afc77679c64cc8559c9637c"> 4938</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F2R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 4939</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               </span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00bc043a80895a2364fdb9e51b3c110"> 4943</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 4944</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                </span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f4626256cd6e806d02f8ddd1abc6d6"> 4946</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 4947</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2e95083cd9cba8a5e1dea50a2647b5"> 4949</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 4950</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                </span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1586ad1b9e7dc5ea9060b11c91c64df"> 4952</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 4953</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e602cc571c125a4b0a37ef41a35944b"> 4955</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 4956</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                </span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8c785ed06bbd1d49756b36134e7acb"> 4958</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 4959</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8497045acac1d2e6704dcefa92d3b0"> 4961</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 4962</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                </span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655169f5704760518f05c635259c7177"> 4964</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 4965</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad82eee295a8a2858712b7a8e78b2a0"> 4967</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 4968</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13711889ff55a6b01f7141db5f702c7a"> 4970</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F3R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 4971</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                </span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdde33568809be7611190d6b1b81012"> 4973</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 4974</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed31d50f1d71f70a49a880e2c743663"> 4976</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 4977</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fcb0196d04b5e606b1c4a2287a3f36"> 4979</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 4980</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c0fc4c6e615f3274c846c5f63319bb"> 4982</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 4983</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               </span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7318a2aa45622bb3ff2067b295c89839"> 4985</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 4986</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf5ab40d21a35f3bd2330139043b4c6"> 4988</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 4989</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae505ba19e3d139a3e51aa661927c2f79"> 4991</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 4992</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fcd762f60b60e56fe4bd937ac7950b"> 4994</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 4995</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cadef74e15229097c45f255cdeb8e"> 4997</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 4998</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               </span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31404c72668cd4b409b16a1335a73dae"> 5000</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 5001</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd69af5b3822a2a480bb9041a8011074"> 5003</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 5004</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102b108170e7865f895d7ca6c40f12e"> 5006</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 5007</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a42411bd3d2c7a7dc3e41bd40777ae"> 5009</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 5010</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cae3507194258095f48d348f1307b0"> 5012</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 5013</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9218c367ef6f00e60b093f3f23a7a0b9"> 5015</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 5016</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f46cde0b8517ab5b9625a614ea3d922"> 5018</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 5019</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13acbfad9a6174945e4b814d2b3e5a8"> 5021</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 5022</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6f5115c365c1103bfb0c2e447de450"> 5024</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 5025</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969752803fe126111b3cd5149859c94e"> 5027</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 5028</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e06415202aa98552793b9fa28ee9a7"> 5030</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 5031</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367133e3ee7501aef9513944565cea6f"> 5033</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 5034</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994e84701ba2b7c21cdc7392a46e9d80"> 5036</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F3R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 5037</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9048515e8f37041f6aff9999aff569"> 5041</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 5042</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b07509549c3a1b2559040dd01c9a0e"> 5044</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 5045</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f84ea90801ae445733a36c8f10ec608"> 5047</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 5048</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                </span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fe680c0484c7757d15d939a50e8b1"> 5050</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 5051</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91056080450f8e5f68b3120ed7b609fb"> 5053</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 5054</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                </span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96484b04cb3e058e3f70b722713990dc"> 5056</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 5057</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                </span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde7359de773b8b427dddca91f99a3c2"> 5059</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 5060</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bfab19292dba8c2e7c6f6d366f1490"> 5062</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 5063</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82667269e283535191eb3439f4ad6a2"> 5065</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 5066</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                </span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae060ee50f1193b9e8a2b2ad84789eed7"> 5068</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F4R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 5069</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152ad433d216935b86e5014dd69626e"> 5071</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 5072</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc14b1315fea6d9b3948d9f00f07de7"> 5074</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 5075</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d1eae74bfd099a0512f44a4bd928c9"> 5077</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 5078</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9d3c7bbf0cf276350b00a04b43c37"> 5080</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 5081</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31079d3271fc34363eed112cb9a3ed23"> 5083</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 5084</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               </span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd57e61b87f3e1e9632ad2075732fa5a"> 5086</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 5087</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24f6b4c83f05dfbd05e15c128ad6fbf"> 5089</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 5090</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973be88ab5b27952acbdb24e0b817d78"> 5092</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 5093</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               </span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85749ab4396b250aac41526571cecf3"> 5095</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 5096</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74002038e0de0bebc00117c89343be6"> 5098</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 5099</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814015c75ef6ae829af165ba84aa7692"> 5101</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 5102</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d83298755e6833a20617ab15f8712d"> 5104</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 5105</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94ecf7d43f6a018320c3d25bc9b46c2"> 5107</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 5108</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e657b91bf8789bccd4f52b8f865b2d"> 5110</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 5111</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1696522c0eecd85f864be345e40a29ea"> 5113</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 5114</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92bfc25c457c753a6e6635781a348471"> 5116</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 5117</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9b82299251b22f45b8ead71dc2675"> 5119</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 5120</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9295be11108120ae840e8c0f12f0ed5"> 5122</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 5123</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d7545d55253cd33e9bc8a186692071"> 5125</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 5126</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db3158da58bb55ec0b8e038214bf57c"> 5128</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 5129</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172377c09e98ed68359ffe7bb49f556c"> 5131</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 5132</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9da9f03b531cb1019a2a401e9177d6"> 5134</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F4R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 5135</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f1756425341377c80a011da4cfcb1"> 5139</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 5140</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                </span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa669537bb8f8adf60f0d40d76f5d9fb9"> 5142</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 5143</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                </span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81eadbcd56cc52d9c0b7435ba5b40e9"> 5145</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 5146</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4271ce693ee149054334055f32083514"> 5148</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 5149</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                </span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd49575e4657b373fd5cdc67067e0d"> 5151</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 5152</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                </span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14329fcf8b7c680e02b7967e8cb98ea"> 5154</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 5155</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                </span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119d967c2b9dff5291f892ed55650722"> 5157</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 5158</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                </span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72af802de3283727835678b4d783b7e"> 5160</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 5161</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa770d4e9ecd17918854fc97a3d96bdfd"> 5163</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 5164</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                </span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d4e4451476d46716de06cef008beb1"> 5166</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F5R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 5167</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                </span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860f7fadc560b00fe1878226c9a847be"> 5169</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 5170</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cf1650e026cc5bb83c111dc8e9ce5e"> 5172</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 5173</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               </span></div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed02925c42bc722b25c350bc00ec815f"> 5175</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 5176</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               </span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a2dbe8f45f7a844a2dd0dcf07786d6"> 5178</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 5179</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               </span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d471b7cf1edcabeba6eb8af6a2ca83"> 5181</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 5182</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               </span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde50a6686b9be1d26d3d855e85f7c"> 5184</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 5185</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee326307cb31cf3cc82c36765a14f5f"> 5187</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 5188</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d64f35fb861a436083a675a4d55087"> 5190</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 5191</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               </span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae05e7364c82e1f610e927785ec039d6a"> 5193</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 5194</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               </span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707fb2bec18e9152234fc5c58b5cbc9"> 5196</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 5197</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543013c958dcfd0719772fcea3ec7442"> 5199</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 5200</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64136662c15ae221d5a0c1a5dd54b08"> 5202</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 5203</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b1a77cc46c59213948b974f622090d"> 5205</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 5206</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c053ca550685ca82a4068cb35dcf1e"> 5208</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 5209</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a78f8f2aa15cad8513b89355533e9c"> 5211</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 5212</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008957461f388566b56639ecbc17cebb"> 5214</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 5215</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933f9591f9dd20f70ba06053f261fac2"> 5217</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 5218</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9d77aef830c128d7c7582c5b05799b"> 5220</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 5221</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c9aaa77d535cf3323afecae54f2014"> 5223</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 5224</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a0ff1fd4b5ea4e84e5ef7c11553ac6"> 5226</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 5227</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d4abd59ef329e2a4cdacd80450b71e"> 5229</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 5230</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872287cb1dc75d841a74fef1df7d04c4"> 5232</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F5R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 5233</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57610bbf8a5efd029417aae54d4bbb"> 5237</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 5238</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b30db0682c6a7847de91680b2532808"> 5240</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 5241</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                </span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa901630470057df2e214f14994a714aa"> 5243</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 5244</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                </span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d1bbfb93db519a92310ca7074289e7"> 5246</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 5247</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                </span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747c01d82b012765a96bf20ae2d1e614"> 5249</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 5250</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731205c17b0265b0aed17e7335d665f1"> 5252</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 5253</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                </span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab107baf898c53eca495a0cec40383c4a"> 5255</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 5256</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                </span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec3cbdfadb57b83f4a10629f5ff93a6"> 5258</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 5259</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                </span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb8cf6a22127fde7bbef7da331362fa"> 5261</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 5262</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1625345e2205b59ee47e4522833a023f"> 5264</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F6R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 5265</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611"> 5267</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 5268</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               </span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbaa9f91a1fc5474ecf6e149dbd309d"> 5270</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 5271</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7899cda2b27c9f78f33a3050f975a22"> 5273</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 5274</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07a6c5c781e5f858d27a824a3228ad6"> 5276</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 5277</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ad2ab34322414451520650bf405b8"> 5279</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 5280</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8109424b373ae93010f98f0c7ad80e5c"> 5282</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 5283</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a59865040cac5815a6a4099e72e0e4"> 5285</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 5286</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1ca2f91f8ea1af952b18ebd27dc725"> 5288</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 5289</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c4bcd69ad9af4bd97c63269e95278a"> 5291</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 5292</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b19c8600e4c828eab5759dae7cf2fc5"> 5294</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 5295</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e7a0134b94773f327e99d20877707b"> 5297</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 5298</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049c4c90a51a7370af5575dd2ce43b25"> 5300</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 5301</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70456f1faf630198eb6a6aa9d014465b"> 5303</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 5304</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1523937cea2319fb9c692056b8599861"> 5306</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 5307</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b080d0ae18594e56bc64fa67e298d6d"> 5309</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 5310</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8abbda99bc68f0dcfe984ee985bd5d"> 5312</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 5313</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5cf38e7dad669f04679189c848749f3"> 5315</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 5316</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607397b46ace68583b5b13f6d6f23cb7"> 5318</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 5319</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed265f9447716d0d3bc7dad1a295630c"> 5321</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 5322</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e13bb0d4c0c6e131e3989c5a5d88b0"> 5324</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 5325</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6901cea91b3ea9b40c0d40980f554"> 5327</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 5328</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6098323e8ea2d82b3dd9b355977d6b"> 5330</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F6R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 5331</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e6ac71d87a53fb60da7f7d7bb4a31c"> 5335</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 5336</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046be844d45ddd93b750c2b3fdeffb5"> 5338</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 5339</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae222910542a55154e8b02affd43c1bb1"> 5341</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 5342</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bc62b248184ab11796b147fd12fa4"> 5344</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 5345</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                </span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6532dbd923dbc1ae43394d64065b01f9"> 5347</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 5348</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                </span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791664168f6ee37eea4331bf0f17f878"> 5350</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 5351</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                </span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12b37158633c7274a01feacbf342c6"> 5353</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 5354</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae323bdff49096a4afee6dec3d9d9aebd"> 5356</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 5357</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                </span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec8c5b0a88b30a17f9afb284bcc95c1"> 5359</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 5360</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf18ed7d215a3e4a3ebbca297626877c"> 5362</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F7R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 5363</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                </span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81766a9d745aeadd4ba0a34d3ded18e7"> 5365</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 5366</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               </span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33730db505f710ba327f8c6c1f04da4f"> 5368</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 5369</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               </span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c278c9bfd9314c34ac6da260c08403"> 5371</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 5372</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               </span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fec0160eec943f81f05ad9d48ce9b2"> 5374</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 5375</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906faed52246a867bbe9675b588c2fe0"> 5377</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 5378</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               </span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf54c82654d230ba010300b9b879f606"> 5380</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 5381</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               </span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23ba211219c2ece524f3867e2b1cc4e"> 5383</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 5384</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               </span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714ba087c8c662749a5e1db9f82af81d"> 5386</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 5387</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               </span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228a38b1060b3ff498d35aed4e128917"> 5389</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 5390</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               </span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4893f06f2a927a5e1a38e9faf3edb90"> 5392</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 5393</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074bda7aca4edf2e11e8125a57cbc5a"> 5395</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 5396</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dacdf1e167c8a3f7509e4ddf5757e1"> 5398</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 5399</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad37f85aab2fa384e5d0643b17eae8440"> 5401</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 5402</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01aed48c87877406fcd8a0da994b8b6"> 5404</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 5405</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3274b8fc32c7104c1ae6015fe725c63b"> 5407</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 5408</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee9ad1b18fe010798526b61b23773b7"> 5410</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 5411</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga649a2979cf8c968b94a82ade9eb7aa77"> 5413</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 5414</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005b8dfa3d1f6eb19c33deed337fab12"> 5416</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 5417</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa906c94d6d83a7a5c1d8645e814fa3"> 5419</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 5420</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1f2f87a2de3ef977b9f042559110f7"> 5422</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 5423</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac67c413d3294aa6762edf76c05352d13"> 5425</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 5426</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0df32a1bad3f616506614c53de9a18"> 5428</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F7R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 5429</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5424a898996971be642271b0cb305d"> 5433</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 5434</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4bdeb68c24f386e0181eb04937cf109"> 5436</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 5437</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad180babb8dfebb2d725c57d12ee6c434"> 5439</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 5440</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                </span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b411230765103ce07b48d181683a8ff"> 5442</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 5443</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5f223e200cbe85d62785c1c1411780"> 5445</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 5446</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715b276f569abd0659cef3d6041ca97f"> 5448</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 5449</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc83f8b713c699af6c4a058d97a0212"> 5451</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 5452</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b34be24a3201f24c3c5fb3e4518496a"> 5454</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 5455</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246521830f06fc6e78fa76e3460c0c90"> 5457</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 5458</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109bccb45d80c850a1753d91810b17e6"> 5460</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F8R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 5461</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4781d01da4573f59d5bf3d87e3f55c3"> 5463</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 5464</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               </span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34eab8d93d53237b1f29ca2989602250"> 5466</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 5467</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44ebdb7cb153d4776813386c72d379"> 5469</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 5470</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a533bc42a75cb20b6d2225af3259335"> 5472</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 5473</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d8dd791898a26610ad5c99e04c7b85"> 5475</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 5476</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               </span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a10d9b3c535b4c04f30d1976a74003"> 5478</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 5479</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               </span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a44278629e098fdeefef5c6e699a21"> 5481</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 5482</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743f3fc9128154a5e10a49378b39dde0"> 5484</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 5485</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355102db61d562b19aea995401360f5"> 5487</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 5488</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd103af2e8859f67477580800625162"> 5490</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 5491</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a8af72eea61e6976bb97fdff7fe51"> 5493</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 5494</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bb6e52fcfdf43778db13faf53a6591"> 5496</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 5497</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5d496538d2bf3157c80523c0c5fb45"> 5499</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 5500</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa768932cd5eef5a2ee54bfe8a0ac41ea"> 5502</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 5503</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0989578ce3e5a1a533853538f3b649ff"> 5505</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 5506</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a4af539b9ed1e260226c5a2f4c8242"> 5508</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 5509</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d064f4e04559c8ceeb38759b0332381"> 5511</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 5512</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bcaf39d0176157117636c373492ded"> 5514</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 5515</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b60416465405bc628ede32f1ca22221"> 5517</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 5518</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62518d43230d7fe0907da3068092020"> 5520</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 5521</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cd28b7dd676bb4df664b0f4c886dba"> 5523</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 5524</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbb1cd26bdd6c1690ac3b208a27898"> 5526</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F8R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 5527</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Pos       (0U)                                            </span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47309fd6134f2abe4e3b1b496093d9be"> 5531</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB0_Pos)                      </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 5532</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Pos       (1U)                                            </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe55444ba47900acdea02a8e64db98b"> 5534</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB1_Pos)                      </span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 5535</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Pos       (2U)                                            </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3aeaa699aed8591a458dbdb8fd3358"> 5537</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB2_Pos)                      </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 5538</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Pos       (3U)                                            </span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9bf0ad567bc6a89528616adb3d30cc0"> 5540</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB3_Pos)                      </span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 5541</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                </span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Pos       (4U)                                            </span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5010d303de1ed187fcf3d663cc5b7b3a"> 5543</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB4_Pos)                      </span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 5544</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                </span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Pos       (5U)                                            </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga596e424fe2e4186174d148aeef611074"> 5546</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB5_Pos)                      </span></div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 5547</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                </span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Pos       (6U)                                            </span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652ee4940983c9766b517598ad270e1f"> 5549</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB6_Pos)                      </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 5550</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Pos       (7U)                                            </span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed416d6141752c65110daae0c617859a"> 5552</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB7_Pos)                      </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 5553</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                </span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Pos       (8U)                                            </span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad301a470b47c85751c573fc3579d91a9"> 5555</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB8_Pos)                      </span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 5556</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                </span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Pos       (9U)                                            </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa912a018c3cc0adcbeacd61b6e5871a6"> 5558</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Msk       (0x1UL &lt;&lt; CAN_F9R2_FB9_Pos)                      </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 5559</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Pos      (10U)                                           </span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f169b5d13d9d6d69d89d99c8451ebd"> 5561</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB10_Pos)                     </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 5562</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               </span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Pos      (11U)                                           </span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b87e7eba6f9fbe4a1e390599703e4ea"> 5564</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB11_Pos)                     </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 5565</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               </span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Pos      (12U)                                           </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b961aa158542f370fd755e37e3ebbf7"> 5567</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB12_Pos)                     </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 5568</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Pos      (13U)                                           </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e88250b1d9d44f23df2ddc46397574"> 5570</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB13_Pos)                     </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 5571</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Pos      (14U)                                           </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2659b21a47fe2b7475163ef583622c7"> 5573</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB14_Pos)                     </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 5574</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               </span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Pos      (15U)                                           </span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e40bc2fcebd32d4d77b2b38c68dda"> 5576</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB15_Pos)                     </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 5577</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               </span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Pos      (16U)                                           </span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae78b5a3198b22b6590676496caa801"> 5579</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB16_Pos)                     </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 5580</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               </span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Pos      (17U)                                           </span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30db50cc21514e923c0bf91374491e91"> 5582</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB17_Pos)                     </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 5583</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Pos      (18U)                                           </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07c3cc02fa2a02058063f3fed95f97c"> 5585</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB18_Pos)                     </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 5586</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               </span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Pos      (19U)                                           </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280fd7273494894b41cf8b3e05a94423"> 5588</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB19_Pos)                     </span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 5589</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Pos      (20U)                                           </span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebf7e69a5cbb23be0d72df90d938455"> 5591</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB20_Pos)                     </span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 5592</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Pos      (21U)                                           </span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e80a00a8a175f05ccec5b2465f707f"> 5594</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB21_Pos)                     </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 5595</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               </span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Pos      (22U)                                           </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e762f3d91189614712c5f708c13ec"> 5597</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB22_Pos)                     </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 5598</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Pos      (23U)                                           </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6411880c098bbbe9e746ae660f1d3643"> 5600</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB23_Pos)                     </span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 5601</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Pos      (24U)                                           </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9112971db909b1bf0bd272c687ca44ba"> 5603</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB24_Pos)                     </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 5604</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Pos      (25U)                                           </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276cb2e015ee7b075eec7a16686ac3"> 5606</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB25_Pos)                     </span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 5607</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Pos      (26U)                                           </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664cbbe2443064efe7fb3129550c226b"> 5609</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB26_Pos)                     </span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 5610</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Pos      (27U)                                           </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21473aad3bbd0a024b0e714c9bbf4e47"> 5612</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB27_Pos)                     </span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 5613</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Pos      (28U)                                           </span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23124d9ac50f080e32aebae3449ee1a0"> 5615</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB28_Pos)                     </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 5616</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Pos      (29U)                                           </span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c149f89a9b7f6a847fc01fe55304dd2"> 5618</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB29_Pos)                     </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 5619</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               </span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Pos      (30U)                                           </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d278d95612c8049d4ade5a1a30fabe"> 5621</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB30_Pos)                     </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 5622</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Pos      (31U)                                           </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3863b24c5580c3f1dcf4dcfccb08796f"> 5624</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Msk      (0x1UL &lt;&lt; CAN_F9R2_FB31_Pos)                     </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 5625</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               </span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac774a841f16adc00aaa2ec9fc7e19fcb"> 5629</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB0_Pos)                     </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 5630</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4ed750a26abda88304eac5be92b6a5"> 5632</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB1_Pos)                     </span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 5633</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf87f405ddb1abb90958df292c6fc0a4a"> 5635</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB2_Pos)                     </span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 5636</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               </span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd1293748da16cb1139224b528082c4"> 5638</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB3_Pos)                     </span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 5639</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445fedfbaf84b454483c73e6b72bedfe"> 5641</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB4_Pos)                     </span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 5642</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b37e77455ba2d98eee41464c2fe039"> 5644</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB5_Pos)                     </span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 5645</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f57e8c16bb81bb9291c5ebb4a04b1a"> 5647</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB6_Pos)                     </span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 5648</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d86237a0fff09a8f49360d47f28d05"> 5650</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB7_Pos)                     </span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 5651</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad459c18ab4e613bb142e5c1f78691bb8"> 5653</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB8_Pos)                     </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 5654</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ac6067a7226de096a846276a7770e9"> 5656</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F10R2_FB9_Pos)                     </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 5657</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               </span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb490d175c5c7ea273dc5a2ed089028"> 5659</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB10_Pos)                    </span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 5660</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898eafb1c345981f1feaa3e1750f7c32"> 5662</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB11_Pos)                    </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 5663</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              </span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d87b23898f43c4c310c9e9098e78b9"> 5665</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB12_Pos)                    </span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 5666</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7044a16f8b7a80cfaeaca7c1c8b244f"> 5668</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB13_Pos)                    </span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 5669</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccaaa620579ebfb8e1d78f1c3a0960c8"> 5671</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB14_Pos)                    </span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 5672</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              </span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44ba649751e52a75f36d5279ae51668"> 5674</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB15_Pos)                    </span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 5675</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              </span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8427af5b1aa6b8275902848c766a6a"> 5677</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB16_Pos)                    </span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 5678</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              </span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc510b54127fe09c9fc93d265f197fd"> 5680</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB17_Pos)                    </span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 5681</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              </span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15818be97fc1df403386e5fa3791f02f"> 5683</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB18_Pos)                    </span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 5684</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              </span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7ed5a571a970931be36e0883c9821"> 5686</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB19_Pos)                    </span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 5687</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31df60197cdd2e5914c14a7dd75e026b"> 5689</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB20_Pos)                    </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 5690</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              </span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19dd43ea7d9942f810f2d93169ff5ca6"> 5692</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB21_Pos)                    </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 5693</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              </span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace06a38396f56ff90887b648c8683acc"> 5695</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB22_Pos)                    </span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 5696</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2806783fb4a13314098d247596f8ac9c"> 5698</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB23_Pos)                    </span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 5699</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57d7ec2281a4b5a7ecd3db7a80110ba"> 5701</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB24_Pos)                    </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 5702</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              </span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b18d4f50852e67f214d2c885ab1d96b"> 5704</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB25_Pos)                    </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 5705</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac022d750541154d1c25ae0b342ff3c8d"> 5707</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB26_Pos)                    </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 5708</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441739ed3bdd065bee7417d50afc96ab"> 5710</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB27_Pos)                    </span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 5711</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906bacdcf21c6bffaa9d45fa6746f80e"> 5713</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB28_Pos)                    </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 5714</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8c560adab03768e49cad994a71cccb"> 5716</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB29_Pos)                    </span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 5717</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              </span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7ed61987ecdd8236e5236edc35946f"> 5719</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB30_Pos)                    </span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 5720</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              </span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6278728b6cc74ad7d4bc41d6014839f3"> 5722</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F10R2_FB31_Pos)                    </span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 5723</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756b9a7f35ddb243019a737cc9c5d4aa"> 5727</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB0_Pos)                     </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 5728</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               </span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73175a30063e3781dd1b5ee2b9ff5c7c"> 5730</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB1_Pos)                     </span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 5731</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43042d452e6efb4e24fecc0ef71f0b53"> 5733</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB2_Pos)                     </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 5734</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603a033a522647ec072b27204f411c27"> 5736</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB3_Pos)                     </span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 5737</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f3cc6f8734688ffd55f0eae6d8a3e1"> 5739</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB4_Pos)                     </span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 5740</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               </span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100d5a8929cac40dc2d8d6bfaf2effb0"> 5742</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB5_Pos)                     </span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 5743</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               </span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2541f8510aa2f59dd2b2cfbf1bc99c1"> 5745</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB6_Pos)                     </span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 5746</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2739365d7644847c2b2e9424b5361782"> 5748</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB7_Pos)                     </span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 5749</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               </span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7159e2db436359c52f6db1dda067a7c2"> 5751</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB8_Pos)                     </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 5752</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               </span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d8d29dcf8047b47275915562036f6e"> 5754</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F11R2_FB9_Pos)                     </span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 5755</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               </span></div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d867bbf2aeec0751fb8d9bc028a3e20"> 5757</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB10_Pos)                    </span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 5758</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f02c0270c8560877a6849dc3ec12734"> 5760</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB11_Pos)                    </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 5761</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f27deb61d7cecd98a3707baeee44c33"> 5763</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB12_Pos)                    </span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 5764</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              </span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e89abf41152c9c443eec298c3c4ee0a"> 5766</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB13_Pos)                    </span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 5767</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              </span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf385990b78e0ad2903adf8ca5d31592d"> 5769</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB14_Pos)                    </span></div>
<div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 5770</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              </span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac617eb6a2c9da89608e9a1fd20bedb05"> 5772</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB15_Pos)                    </span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 5773</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f7a12de16318eca8c069f7a4a107ba4"> 5775</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB16_Pos)                    </span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 5776</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              </span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6194082f1b79eacc5490d6c4571f2993"> 5778</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB17_Pos)                    </span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 5779</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga578e9b0b0fc78522d232926aa5a474b4"> 5781</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB18_Pos)                    </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 5782</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              </span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa7935ffacb2eb500c03e6f297c9abf"> 5784</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB19_Pos)                    </span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 5785</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecca1f88d1ccfd94c942c1dba195f566"> 5787</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB20_Pos)                    </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 5788</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b076a8a45e423f12d66b72888a62c1"> 5790</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB21_Pos)                    </span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 5791</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              </span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a3601ecccef7d68dceacf69694f57c"> 5793</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB22_Pos)                    </span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 5794</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              </span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9acb53490837c29f03538f37e92ab7b0"> 5796</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB23_Pos)                    </span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 5797</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d08ee868e97a722b5e25b145581435"> 5799</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB24_Pos)                    </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 5800</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              </span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9aaac92b7b5c524dfd488651f66d1b"> 5802</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB25_Pos)                    </span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 5803</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              </span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769efd27c8d450433589d3a59e4b49b7"> 5805</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB26_Pos)                    </span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 5806</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38daca04f9249b41d451122bfcb63b2d"> 5808</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB27_Pos)                    </span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 5809</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              </span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb214fcb4208a4d5db09465c5260d5e4"> 5811</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB28_Pos)                    </span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 5812</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d6ff5e482dc1d88d0f39a0e2329427"> 5814</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB29_Pos)                    </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 5815</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              </span></div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be4778f941b5287fcc39a5ce3724e71"> 5817</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB30_Pos)                    </span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 5818</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f08f45859f87d045ab080dd511302bd"> 5820</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F11R2_FB31_Pos)                    </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 5821</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8707c57f295a01f74ba15708f138c27"> 5825</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB0_Pos)                     </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 5826</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c445b90087e01550b4d69a41d01920b"> 5828</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB1_Pos)                     </span></div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 5829</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               </span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07ef8899e2a3d28d760dfd1ecc26534"> 5831</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB2_Pos)                     </span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 5832</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               </span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5918b1d48e5c6e30363e5f5274428f6f"> 5834</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB3_Pos)                     </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 5835</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7278ef3ee9707ed890c9fe0e6100898e"> 5837</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB4_Pos)                     </span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 5838</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               </span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db42645316b7d12f6761201dde5266e"> 5840</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB5_Pos)                     </span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 5841</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105d22692de0996a549d7381117a9343"> 5843</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB6_Pos)                     </span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 5844</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               </span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef9a09cde9defbbef26f0fdb18e2eab"> 5846</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB7_Pos)                     </span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 5847</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               </span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997778eae60bd7c86e4ac5f512cf37d1"> 5849</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB8_Pos)                     </span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 5850</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               </span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d597dd76bca430d66ce6cdc1dab0039"> 5852</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F12R2_FB9_Pos)                     </span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 5853</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               </span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fe14171ea2823a2cc42bd77f8285f5"> 5855</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB10_Pos)                    </span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 5856</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              </span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf995048a494eef63803ad6d1ee208669"> 5858</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB11_Pos)                    </span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 5859</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              </span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1c705252d4dda9fc1e08a83bf44014"> 5861</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB12_Pos)                    </span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 5862</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              </span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5720bd6028451390e7e09643a959eb"> 5864</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB13_Pos)                    </span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 5865</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              </span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f9e9d46f1bebfa7abcb094e87536"> 5867</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB14_Pos)                    </span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 5868</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              </span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114ed600ca719c7df01b6e0ebd1b46e"> 5870</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB15_Pos)                    </span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 5871</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              </span></div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b484b519e43973af447f5f39fa9ea6"> 5873</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB16_Pos)                    </span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 5874</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              </span></div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2460e4afab4b8dc064ffc0342f4d9d"> 5876</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB17_Pos)                    </span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 5877</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63f4ec2056e1d8cee09e7582dd0cc4f"> 5879</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB18_Pos)                    </span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 5880</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              </span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17513f0a12a63dd49ef869f7f69c89b0"> 5882</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB19_Pos)                    </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 5883</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              </span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98344bb2606581ffe2826c660c129f8b"> 5885</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB20_Pos)                    </span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 5886</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              </span></div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27369d641bde06fff00068460db1fad7"> 5888</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB21_Pos)                    </span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 5889</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              </span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0293d477ec5d1c58228b05da05d5ab9a"> 5891</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB22_Pos)                    </span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 5892</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              </span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb02cff06985ebc935cd0c71033e309"> 5894</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB23_Pos)                    </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 5895</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              </span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5942038c40cb69a4523cf59d41addaf"> 5897</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB24_Pos)                    </span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 5898</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              </span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c232170c49225690370bd7b94cc34"> 5900</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB25_Pos)                    </span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 5901</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              </span></div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051ec82cb86668c1907e9091bf7db162"> 5903</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB26_Pos)                    </span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 5904</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              </span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eb6cc6be0e68041cb7e72b9ef73e22"> 5906</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB27_Pos)                    </span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 5907</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              </span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c63cc29f569c165a9b93cb0cb2d7557"> 5909</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB28_Pos)                    </span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 5910</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              </span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58b7118e577b7ea51f92ed3d6a86a56"> 5912</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB29_Pos)                    </span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 5913</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              </span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe16c8a9c44110d181e931e96458cee"> 5915</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB30_Pos)                    </span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 5916</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              </span></div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677ce6a45ad5da29fbe4b3674294c356"> 5918</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F12R2_FB31_Pos)                    </span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 5919</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              </span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Pos      (0U)                                            </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5829958d09421fd61fcf0b77d51d2da9"> 5923</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB0_Pos)                     </span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 5924</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               </span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d158b5eebb1632e54e5be5d97c8ac26"> 5926</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB1_Pos)                     </span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 5927</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               </span></div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Pos      (2U)                                            </span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4433c9b9f1466001eaf2305aa5abcf88"> 5929</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB2_Pos)                     </span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 5930</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               </span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Pos      (3U)                                            </span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab05ac64cc9be63004a672f439a7ab70"> 5932</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB3_Pos)                     </span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 5933</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               </span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Pos      (4U)                                            </span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b936b6b027a2936ab21bd3f46c830aa"> 5935</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB4_Pos)                     </span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 5936</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               </span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Pos      (5U)                                            </span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4ab0ef27b2b9cc09019b73f3cffed1"> 5938</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB5_Pos)                     </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 5939</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               </span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Pos      (6U)                                            </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96e3c22df9a1af249c91056375c24dc"> 5941</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB6_Pos)                     </span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 5942</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               </span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Pos      (7U)                                            </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3accaea73cb0bb14c61c8327adff66"> 5944</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB7_Pos)                     </span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 5945</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               </span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Pos      (8U)                                            </span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5134cad65b0825f53f4f4e78f0c8e11c"> 5947</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB8_Pos)                     </span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 5948</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               </span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Pos      (9U)                                            </span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13c3a79fcb1bc2bb884dcda8e10ffd0"> 5950</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Msk      (0x1UL &lt;&lt; CAN_F13R2_FB9_Pos)                     </span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 5951</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               </span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Pos     (10U)                                           </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad8207a0741ab38136b3b5c3b1d3d91"> 5953</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB10_Pos)                    </span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 5954</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              </span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Pos     (11U)                                           </span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001860328be3ee22113d0c10f4d3cf23"> 5956</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB11_Pos)                    </span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 5957</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              </span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Pos     (12U)                                           </span></div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd232459994d381a778abd4aa43bbb70"> 5959</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB12_Pos)                    </span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 5960</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              </span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Pos     (13U)                                           </span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078d3a3cfba178ef1d8b0499e04326e1"> 5962</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB13_Pos)                    </span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 5963</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              </span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Pos     (14U)                                           </span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b3e370df1a4ec6f8a69cd648a823cb"> 5965</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB14_Pos)                    </span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 5966</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              </span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Pos     (15U)                                           </span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760672a8bb29f0054fbef52bc3b71c0a"> 5968</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB15_Pos)                    </span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 5969</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              </span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Pos     (16U)                                           </span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce486f2da389ec7cf80e6d102b7bc56"> 5971</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB16_Pos)                    </span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 5972</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              </span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Pos     (17U)                                           </span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d552599612053845141e0db3c89ca86"> 5974</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB17_Pos)                    </span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 5975</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              </span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Pos     (18U)                                           </span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fcf71e30ba700e1b975c6273a99de5"> 5977</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB18_Pos)                    </span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 5978</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              </span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Pos     (19U)                                           </span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b5c1ede34327d024575f334f3895b7"> 5980</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB19_Pos)                    </span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 5981</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              </span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Pos     (20U)                                           </span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae823f61c39d0a97b05947308792e122"> 5983</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB20_Pos)                    </span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 5984</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              </span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Pos     (21U)                                           </span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea7b7f481ba0bc31d2909460e0bc54e"> 5986</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB21_Pos)                    </span></div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 5987</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              </span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Pos     (22U)                                           </span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb2f382a4967515fa63a8454131fb9"> 5989</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB22_Pos)                    </span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 5990</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              </span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Pos     (23U)                                           </span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee64a9c633df1a34f5435406103085"> 5992</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB23_Pos)                    </span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 5993</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              </span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Pos     (24U)                                           </span></div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4176f0f14ef22173c436763a6c483e"> 5995</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB24_Pos)                    </span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 5996</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              </span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Pos     (25U)                                           </span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55a497a172eeaeb711d04f5cc81f411"> 5998</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB25_Pos)                    </span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 5999</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              </span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Pos     (26U)                                           </span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117bfac3184445e41ca1709495cd1603"> 6001</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB26_Pos)                    </span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 6002</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              </span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Pos     (27U)                                           </span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2716a8a28de7a05f7f448d6b581928fe"> 6004</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB27_Pos)                    </span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 6005</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              </span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Pos     (28U)                                           </span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9c86580fedab6d11c0e935e787fd31"> 6007</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB28_Pos)                    </span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 6008</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              </span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Pos     (29U)                                           </span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed854c540fda686a9c51d21cf45cff3"> 6010</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB29_Pos)                    </span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 6011</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              </span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Pos     (30U)                                           </span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812a202cba22a21b94811b815cc57611"> 6013</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB30_Pos)                    </span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 6014</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              </span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Pos     (31U)                                           </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eceafce3dabadee19db4afd0e0884d6"> 6016</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Msk     (0x1UL &lt;&lt; CAN_F13R2_FB31_Pos)                    </span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 6017</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              </span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">/*                     CRC calculation unit (CRC)                             */</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos            (0U)                                          </span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 6026</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)                </span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 6027</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 6030</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR              ((uint8_t)0xFFU)                              </span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)                                          </span></div>
<div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 6034</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                    </span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 6035</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)                                          </span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857"> 6037</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 6038</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 6039</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 6040</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)                                          </span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 6042</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 6043</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 6044</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 6045</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)                                          </span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 6047</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1UL &lt;&lt; CRC_CR_REV_OUT_Pos)                  </span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 6048</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)                                          </span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 6052</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL &lt;&lt; CRC_INIT_INIT_Pos)            </span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 6053</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define CRC_POL_POL_Pos          (0U)                                          </span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 6057</a></span>&#160;<span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_POL_POL_Pos)              </span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 6058</a></span>&#160;<span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment">/*                 Digital to Analog Converter (DAC)                          */</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160; </div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 6069</a></span>&#160;<span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                           </span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)                                       </span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 6074</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1UL &lt;&lt; DAC_CR_EN1_Pos)                   </span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 6075</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos            (1U)                                       </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 6077</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk            (0x1UL &lt;&lt; DAC_CR_BOFF1_Pos)                 </span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 6078</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define DAC_CR_OUTEN1_Pos           (1U)                                       </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb37ce6d5933b2a921ea26685cfd8ac5"> 6080</a></span>&#160;<span class="preprocessor">#define DAC_CR_OUTEN1_Msk           (0x1UL &lt;&lt; DAC_CR_OUTEN1_Pos)                </span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c222dd179085ef53a9c2851e52c083"> 6081</a></span>&#160;<span class="preprocessor">#define DAC_CR_OUTEN1               DAC_CR_OUTEN1_Msk                          </span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)                                       </span></div>
<div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 6083</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)                  </span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 6084</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)                                       </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 6087</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 6088</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 6089</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 6090</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 6091</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)                                       </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 6094</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 6095</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 6096</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 6097</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)                                       </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 6100</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 6101</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 6102</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 6103</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 6104</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 6105</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)                                      </span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 6108</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)                </span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 6109</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)                                      </span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 6111</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE1_Pos)             </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 6112</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)                                      </span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 6114</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1UL &lt;&lt; DAC_CR_EN2_Pos)                   </span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 6115</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos            (17U)                                      </span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 6117</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk            (0x1UL &lt;&lt; DAC_CR_BOFF2_Pos)                 </span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 6118</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           </span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define DAC_CR_OUTEN2_Pos           (17U)                                      </span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab237204ffc8f7985c3343a613952a0a4"> 6120</a></span>&#160;<span class="preprocessor">#define DAC_CR_OUTEN2_Msk           (0x1UL &lt;&lt; DAC_CR_OUTEN2_Pos)                </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a0f8be28ce876e443a6b558a9a0539"> 6121</a></span>&#160;<span class="preprocessor">#define DAC_CR_OUTEN2               DAC_CR_OUTEN2_Msk                          </span></div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)                                      </span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 6123</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)                  </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 6124</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)                                      </span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 6127</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 6128</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 6129</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 6130</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 6131</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)                                      </span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 6134</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 6135</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 6136</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 6137</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)                                      </span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 6140</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 6141</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 6142</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 6143</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 6144</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 6145</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)                                      </span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 6148</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)                </span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 6149</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)                                      </span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 6151</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE2_Pos)             </span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 6152</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)                                       </span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 6156</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)          </span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 6157</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)                                       </span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 6159</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)          </span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 6160</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)                                       </span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 6164</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)       </span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 6165</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)                                       </span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 6169</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)       </span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 6170</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)                                       </span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 6174</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)         </span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 6175</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)                                       </span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 6179</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)       </span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 6180</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)                                       </span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 6184</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)       </span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 6185</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)                                       </span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 6189</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)         </span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 6190</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)                                       </span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 6194</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)       </span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 6195</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)                                      </span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 6197</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)       </span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 6198</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)                                       </span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 6202</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)       </span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 6203</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)                                      </span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 6205</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)       </span></div>
<div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 6206</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)                                       </span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 6210</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)         </span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 6211</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)                                       </span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 6213</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)         </span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 6214</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)                                       </span></div>
<div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 6218</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)          </span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 6219</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)                                       </span></div>
<div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 6223</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)          </span></div>
<div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 6224</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)                                      </span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 6228</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)               </span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 6229</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)                                      </span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 6231</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR2_Pos)               </span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 6232</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="comment">/*                                 Debug MCU (DBGMCU)                         */</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)                      </span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 6241</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk  </span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)                     </span></div>
<div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 6244</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk  </span></div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160; </div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)                      </span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 6249</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk   </span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)                      </span></div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 6252</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk    </span></div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)                      </span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 6255</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk </span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)                      </span></div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 6258</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk  </span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160; </div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)                      </span></div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 6262</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk  </span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 6264</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                       (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 6265</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                       (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)                      </span></div>
<div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 6269</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)                      </span></div>
<div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 6272</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)                      </span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1"> 6275</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk </span></div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos             (5U)                      </span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd"> 6278</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) </span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP                 DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk </span></div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)                     </span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 6281</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)                     </span></div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 6284</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)                     </span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 6287</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)                     </span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 6290</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos              (25U)                     </span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da45df59266dab903f6c4d3e21b1bed"> 6293</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos) </span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN_STOP                  DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk </span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160; </div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)                      </span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169"> 6298</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk </span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos            (2U)                      </span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc1d7473ca57ed9a838f9ba5e631ead"> 6301</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos) </span></div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM15_STOP                DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk </span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos            (3U)                      </span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99"> 6304</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos) </span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP                DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk </span></div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos            (4U)                      </span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38"> 6307</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos) </span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP                DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk </span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Pos           (8U)                      </span></div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f9d30430c7e8e2c8654db75bd8ee6b"> 6310</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Msk           (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Pos) </span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_HRTIM1_STOP               DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Msk </span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160; </div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">/*                             DMA Controller (DMA)                           */</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)                                            </span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 6320</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                      </span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 6321</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)                                            </span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 6323</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                     </span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 6324</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)                                            </span></div>
<div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 6326</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                     </span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 6327</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)                                            </span></div>
<div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 6329</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                     </span></div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 6330</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)                                            </span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 6332</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                      </span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 6333</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)                                            </span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 6335</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                     </span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 6336</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)                                            </span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 6338</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                     </span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 6339</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)                                            </span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 6341</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                     </span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 6342</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)                                            </span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 6344</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                      </span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 6345</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)                                            </span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 6347</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                     </span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 6348</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)                                           </span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 6350</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                     </span></div>
<div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 6351</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)                                           </span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 6353</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                     </span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 6354</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)                                           </span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 6356</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                      </span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 6357</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)                                           </span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 6359</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                     </span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 6360</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)                                           </span></div>
<div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 6362</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                     </span></div>
<div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 6363</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)                                           </span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 6365</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                     </span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 6366</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)                                           </span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 6368</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                      </span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 6369</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)                                           </span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 6371</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                     </span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 6372</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)                                           </span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 6374</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                     </span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 6375</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)                                           </span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 6377</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                     </span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 6378</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)                                           </span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 6380</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                      </span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 6381</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)                                           </span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 6383</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                     </span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 6384</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)                                           </span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 6386</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                     </span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 6387</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)                                           </span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 6389</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                     </span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 6390</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)                                           </span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 6392</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)                      </span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 6393</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)                                           </span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 6395</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)                     </span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 6396</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)                                           </span></div>
<div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 6398</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)                     </span></div>
<div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 6399</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)                                           </span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 6401</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)                     </span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 6402</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)                                            </span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 6406</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                    </span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 6407</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)                                            </span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 6409</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                   </span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 6410</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)                                            </span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 6412</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                   </span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 6413</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)                                            </span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 6415</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)                   </span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 6416</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)                                            </span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 6418</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)                    </span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 6419</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)                                            </span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 6421</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)                   </span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 6422</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)                                            </span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 6424</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)                   </span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 6425</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)                                            </span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 6427</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)                   </span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 6428</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)                                            </span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 6430</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)                    </span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 6431</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)                                            </span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 6433</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)                   </span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 6434</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)                                           </span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 6436</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)                   </span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 6437</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)                                           </span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 6439</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)                   </span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 6440</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)                                           </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 6442</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)                    </span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 6443</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)                                           </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 6445</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)                   </span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 6446</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)                                           </span></div>
<div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 6448</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)                   </span></div>
<div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 6449</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)                                           </span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 6451</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)                   </span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 6452</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)                                           </span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 6454</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)                    </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 6455</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)                                           </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 6457</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)                   </span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 6458</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)                                           </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 6460</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)                   </span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 6461</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)                                           </span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 6463</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)                   </span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 6464</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)                                           </span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 6466</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)                    </span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 6467</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)                                           </span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 6469</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)                   </span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 6470</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)                                           </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 6472</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)                   </span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 6473</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)                                           </span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 6475</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)                   </span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 6476</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)                                           </span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 6478</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)                    </span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 6479</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)                                           </span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 6481</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)                   </span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 6482</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)                                           </span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 6484</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)                   </span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 6485</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)                                           </span></div>
<div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 6487</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)                   </span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 6488</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)                                            </span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 6492</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1UL &lt;&lt; DMA_CCR_EN_Pos)                        </span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 6493</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)                                            </span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 6495</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)                      </span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 6496</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)                                            </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 6498</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)                      </span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 6499</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)                                            </span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 6501</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)                      </span></div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 6502</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)                                            </span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 6504</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)                       </span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 6505</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)                                            </span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 6507</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)                      </span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 6508</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)                                            </span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 6510</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)                      </span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 6511</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)                                            </span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 6513</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)                      </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 6514</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)                                            </span></div>
<div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 6517</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 6518</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div>
<div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 6519</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 6520</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)                                           </span></div>
<div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 6523</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div>
<div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 6524</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div>
<div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 6525</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 6526</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)                                           </span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 6529</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 6530</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div>
<div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 6531</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0           (0x1UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 6532</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1           (0x2UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)                                           </span></div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 6535</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)                   </span></div>
<div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 6536</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span></div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)                                            </span></div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 6540</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)                  </span></div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 6541</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)                                            </span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 6545</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)                </span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 6546</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)                                            </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 6550</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)                </span></div>
<div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 6551</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller (EXTI)              */</span></div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos           (0U)                                        </span></div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 6560</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)                  </span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 6561</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0               EXTI_IMR_MR0_Msk                            </span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos           (1U)                                        </span></div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 6563</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)                  </span></div>
<div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 6564</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1               EXTI_IMR_MR1_Msk                            </span></div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos           (2U)                                        </span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 6566</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)                  </span></div>
<div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 6567</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2               EXTI_IMR_MR2_Msk                            </span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos           (3U)                                        </span></div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 6569</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)                  </span></div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 6570</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3               EXTI_IMR_MR3_Msk                            </span></div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos           (4U)                                        </span></div>
<div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 6572</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)                  </span></div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 6573</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4               EXTI_IMR_MR4_Msk                            </span></div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos           (5U)                                        </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 6575</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)                  </span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 6576</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5               EXTI_IMR_MR5_Msk                            </span></div>
<div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos           (6U)                                        </span></div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 6578</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)                  </span></div>
<div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 6579</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6               EXTI_IMR_MR6_Msk                            </span></div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos           (7U)                                        </span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 6581</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)                  </span></div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 6582</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7               EXTI_IMR_MR7_Msk                            </span></div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos           (8U)                                        </span></div>
<div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 6584</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)                  </span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 6585</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8               EXTI_IMR_MR8_Msk                            </span></div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos           (9U)                                        </span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 6587</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk           (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)                  </span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 6588</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9               EXTI_IMR_MR9_Msk                            </span></div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos          (10U)                                       </span></div>
<div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 6590</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)                 </span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 6591</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10              EXTI_IMR_MR10_Msk                           </span></div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos          (11U)                                       </span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 6593</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)                 </span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 6594</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11              EXTI_IMR_MR11_Msk                           </span></div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos          (12U)                                       </span></div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 6596</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)                 </span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 6597</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12              EXTI_IMR_MR12_Msk                           </span></div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos          (13U)                                       </span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 6599</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)                 </span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 6600</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13              EXTI_IMR_MR13_Msk                           </span></div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos          (14U)                                       </span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 6602</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)                 </span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 6603</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14              EXTI_IMR_MR14_Msk                           </span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos          (15U)                                       </span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 6605</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)                 </span></div>
<div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 6606</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15              EXTI_IMR_MR15_Msk                           </span></div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos          (16U)                                       </span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 6608</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)                 </span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 6609</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16              EXTI_IMR_MR16_Msk                           </span></div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos          (17U)                                       </span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 6611</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)                 </span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 6612</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17              EXTI_IMR_MR17_Msk                           </span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos          (19U)                                       </span></div>
<div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 6614</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR19_Pos)                 </span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 6615</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19              EXTI_IMR_MR19_Msk                           </span></div>
<div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Pos          (20U)                                       </span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 6617</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR20_Pos)                 </span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 6618</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20              EXTI_IMR_MR20_Msk                           </span></div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Pos          (22U)                                       </span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 6620</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR22_Pos)                 </span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 6621</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22              EXTI_IMR_MR22_Msk                           </span></div>
<div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Pos          (23U)                                       </span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5"> 6623</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR23_Pos)                 </span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 6624</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23              EXTI_IMR_MR23_Msk                           </span></div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR25_Pos          (25U)                                       </span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c1f4be0c124fb10c700364d290f934"> 6626</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR25_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR25_Pos)                 </span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6a806640f6f51fdb6d63e370ff7957"> 6627</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR25              EXTI_IMR_MR25_Msk                           </span></div>
<div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR30_Pos          (30U)                                       </span></div>
<div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac322cd420dbd9c44ad83563a6e70798f"> 6629</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR30_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR30_Pos)                 </span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7224416ef2b64ece574597e4f3ed4208"> 6630</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR30              EXTI_IMR_MR30_Msk                           </span></div>
<div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div>
<div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16 EXTI_IMR_MR16</span></div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR18)</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19 EXTI_IMR_MR19</span></div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM20 EXTI_IMR_MR20</span></div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR21)</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM21 EXTI_IMR_MR21</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM22 EXTI_IMR_MR22</span></div>
<div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM23 EXTI_IMR_MR23</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR24)</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM24 EXTI_IMR_MR24</span></div>
<div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM25 EXTI_IMR_MR25</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR26)</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM26 EXTI_IMR_MR26</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR27)</span></div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM27 EXTI_IMR_MR27</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR28)</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM28 EXTI_IMR_MR28</span></div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR29)</span></div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM29 EXTI_IMR_MR29</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR30)</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM30 EXTI_IMR_MR30</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR_MR31)</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM31 EXTI_IMR_MR31</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160; </div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos            (0U)                                        </span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 6685</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk            (0xFFFFFFFFUL &lt;&lt; EXTI_IMR_IM_Pos)            </span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 6686</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM                EXTI_IMR_IM_Msk                             </span></div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos           (0U)                                        </span></div>
<div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 6690</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)                  </span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 6691</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0               EXTI_EMR_MR0_Msk                            </span></div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos           (1U)                                        </span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 6693</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)                  </span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 6694</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1               EXTI_EMR_MR1_Msk                            </span></div>
<div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos           (2U)                                        </span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 6696</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)                  </span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 6697</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2               EXTI_EMR_MR2_Msk                            </span></div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos           (3U)                                        </span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 6699</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)                  </span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 6700</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3               EXTI_EMR_MR3_Msk                            </span></div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos           (4U)                                        </span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 6702</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)                  </span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 6703</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4               EXTI_EMR_MR4_Msk                            </span></div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos           (5U)                                        </span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 6705</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)                  </span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 6706</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5               EXTI_EMR_MR5_Msk                            </span></div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos           (6U)                                        </span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 6708</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)                  </span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 6709</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6               EXTI_EMR_MR6_Msk                            </span></div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos           (7U)                                        </span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 6711</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)                  </span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 6712</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7               EXTI_EMR_MR7_Msk                            </span></div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos           (8U)                                        </span></div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 6714</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)                  </span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 6715</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8               EXTI_EMR_MR8_Msk                            </span></div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos           (9U)                                        </span></div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 6717</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk           (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)                  </span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 6718</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9               EXTI_EMR_MR9_Msk                            </span></div>
<div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos          (10U)                                       </span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 6720</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)                 </span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 6721</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10              EXTI_EMR_MR10_Msk                           </span></div>
<div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos          (11U)                                       </span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 6723</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)                 </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 6724</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11              EXTI_EMR_MR11_Msk                           </span></div>
<div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos          (12U)                                       </span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 6726</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)                 </span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 6727</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12              EXTI_EMR_MR12_Msk                           </span></div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos          (13U)                                       </span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 6729</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)                 </span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 6730</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13              EXTI_EMR_MR13_Msk                           </span></div>
<div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos          (14U)                                       </span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 6732</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)                 </span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 6733</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14              EXTI_EMR_MR14_Msk                           </span></div>
<div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos          (15U)                                       </span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 6735</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)                 </span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 6736</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15              EXTI_EMR_MR15_Msk                           </span></div>
<div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos          (16U)                                       </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 6738</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)                 </span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 6739</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16              EXTI_EMR_MR16_Msk                           </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos          (17U)                                       </span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 6741</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)                 </span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 6742</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17              EXTI_EMR_MR17_Msk                           </span></div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos          (19U)                                       </span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 6744</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR19_Pos)                 </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 6745</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19              EXTI_EMR_MR19_Msk                           </span></div>
<div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Pos          (20U)                                       </span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 6747</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR20_Pos)                 </span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 6748</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20              EXTI_EMR_MR20_Msk                           </span></div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Pos          (22U)                                       </span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 6750</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR22_Pos)                 </span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 6751</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22              EXTI_EMR_MR22_Msk                           </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Pos          (23U)                                       </span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6"> 6753</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR23_Pos)                 </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 6754</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23              EXTI_EMR_MR23_Msk                           </span></div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR25_Pos          (25U)                                       </span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab777181f4638576d1b93d38209ba9a0c"> 6756</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR25_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR25_Pos)                 </span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf83323666df3b07f137a295d12a23832"> 6757</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR25              EXTI_EMR_MR25_Msk                           </span></div>
<div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR30_Pos          (30U)                                       </span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311424c0d168484e22c7984ca3f32685"> 6759</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR30_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR30_Pos)                 </span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80a91458435428f1b8167e4ed1fe996"> 6760</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR30              EXTI_EMR_MR30_Msk                           </span></div>
<div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div>
<div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div>
<div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div>
<div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div>
<div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div>
<div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div>
<div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16 EXTI_EMR_MR16</span></div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR18)</span></div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div>
<div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19 EXTI_EMR_MR19</span></div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM20 EXTI_EMR_MR20</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR21)</span></div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM21 EXTI_EMR_MR21</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM22 EXTI_EMR_MR22</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM23 EXTI_EMR_MR23</span></div>
<div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR24)</span></div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM24 EXTI_EMR_MR24</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM25 EXTI_EMR_MR25</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR26)</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM26 EXTI_EMR_MR26</span></div>
<div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR27)</span></div>
<div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM27 EXTI_EMR_MR27</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR28)</span></div>
<div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM28 EXTI_EMR_MR28</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR29)</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM29 EXTI_EMR_MR29</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR30)</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM30 EXTI_EMR_MR30</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR_MR31)</span></div>
<div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM31 EXTI_EMR_MR31</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160; </div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos          (0U)                                        </span></div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 6816</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)                 </span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 6817</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0              EXTI_RTSR_TR0_Msk                           </span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos          (1U)                                        </span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 6819</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)                 </span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 6820</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1              EXTI_RTSR_TR1_Msk                           </span></div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos          (2U)                                        </span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 6822</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)                 </span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 6823</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2              EXTI_RTSR_TR2_Msk                           </span></div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos          (3U)                                        </span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 6825</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)                 </span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 6826</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3              EXTI_RTSR_TR3_Msk                           </span></div>
<div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos          (4U)                                        </span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 6828</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)                 </span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 6829</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4              EXTI_RTSR_TR4_Msk                           </span></div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos          (5U)                                        </span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 6831</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)                 </span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 6832</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5              EXTI_RTSR_TR5_Msk                           </span></div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos          (6U)                                        </span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 6834</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)                 </span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 6835</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6              EXTI_RTSR_TR6_Msk                           </span></div>
<div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos          (7U)                                        </span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 6837</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)                 </span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 6838</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7              EXTI_RTSR_TR7_Msk                           </span></div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos          (8U)                                        </span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 6840</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)                 </span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 6841</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8              EXTI_RTSR_TR8_Msk                           </span></div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos          (9U)                                        </span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 6843</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk          (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)                 </span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 6844</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9              EXTI_RTSR_TR9_Msk                           </span></div>
<div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos         (10U)                                       </span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 6846</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)                </span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 6847</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10             EXTI_RTSR_TR10_Msk                          </span></div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos         (11U)                                       </span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 6849</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)                </span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 6850</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11             EXTI_RTSR_TR11_Msk                          </span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos         (12U)                                       </span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 6852</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)                </span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 6853</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12             EXTI_RTSR_TR12_Msk                          </span></div>
<div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos         (13U)                                       </span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 6855</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)                </span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 6856</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13             EXTI_RTSR_TR13_Msk                          </span></div>
<div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos         (14U)                                       </span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 6858</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)                </span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 6859</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14             EXTI_RTSR_TR14_Msk                          </span></div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos         (15U)                                       </span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 6861</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)                </span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 6862</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15             EXTI_RTSR_TR15_Msk                          </span></div>
<div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos         (16U)                                       </span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 6864</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)                </span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 6865</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16             EXTI_RTSR_TR16_Msk                          </span></div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos         (17U)                                       </span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 6867</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)                </span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 6868</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17             EXTI_RTSR_TR17_Msk                          </span></div>
<div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos         (19U)                                       </span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 6870</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR19_Pos)                </span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 6871</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19             EXTI_RTSR_TR19_Msk                          </span></div>
<div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Pos         (20U)                                       </span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 6873</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR20_Pos)                </span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 6874</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20             EXTI_RTSR_TR20_Msk                          </span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Pos         (22U)                                       </span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 6876</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR22_Pos)                </span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 6877</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22             EXTI_RTSR_TR22_Msk                          </span></div>
<div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR30_Pos         (30U)                                       </span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e23d41376350d3046ac323289a5f124"> 6879</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR30_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR30_Pos)                </span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37d0d8b4d8896bf9aed796d0f1b42e36"> 6880</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR30             EXTI_RTSR_TR30_Msk                          </span></div>
<div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR18)</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT18 EXTI_RTSR_TR18</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19 EXTI_RTSR_TR19</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT20 EXTI_RTSR_TR20</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR21)</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT21 EXTI_RTSR_TR21</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT22 EXTI_RTSR_TR22</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR23)</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT23 EXTI_RTSR_TR23</span></div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR24)</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT24 EXTI_RTSR_TR24</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR25)</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT25 EXTI_RTSR_TR25</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR26)</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT26 EXTI_RTSR_TR26</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR27)</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT27 EXTI_RTSR_TR27</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR28)</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT28 EXTI_RTSR_TR28</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR29)</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT29 EXTI_RTSR_TR29</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR30)</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT30 EXTI_RTSR_TR30</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR_TR31)</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT31 EXTI_RTSR_TR31</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160; </div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos          (0U)                                        </span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 6940</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)                 </span></div>
<div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 6941</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0              EXTI_FTSR_TR0_Msk                           </span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos          (1U)                                        </span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 6943</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)                 </span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 6944</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1              EXTI_FTSR_TR1_Msk                           </span></div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos          (2U)                                        </span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 6946</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)                 </span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 6947</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2              EXTI_FTSR_TR2_Msk                           </span></div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos          (3U)                                        </span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 6949</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)                 </span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 6950</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3              EXTI_FTSR_TR3_Msk                           </span></div>
<div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos          (4U)                                        </span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 6952</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)                 </span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 6953</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4              EXTI_FTSR_TR4_Msk                           </span></div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos          (5U)                                        </span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 6955</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)                 </span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 6956</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5              EXTI_FTSR_TR5_Msk                           </span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos          (6U)                                        </span></div>
<div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 6958</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)                 </span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 6959</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6              EXTI_FTSR_TR6_Msk                           </span></div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos          (7U)                                        </span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 6961</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)                 </span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 6962</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7              EXTI_FTSR_TR7_Msk                           </span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos          (8U)                                        </span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 6964</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)                 </span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 6965</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8              EXTI_FTSR_TR8_Msk                           </span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos          (9U)                                        </span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 6967</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk          (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)                 </span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 6968</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9              EXTI_FTSR_TR9_Msk                           </span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos         (10U)                                       </span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 6970</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)                </span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 6971</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10             EXTI_FTSR_TR10_Msk                          </span></div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos         (11U)                                       </span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 6973</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)                </span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 6974</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11             EXTI_FTSR_TR11_Msk                          </span></div>
<div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos         (12U)                                       </span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 6976</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)                </span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 6977</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12             EXTI_FTSR_TR12_Msk                          </span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos         (13U)                                       </span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 6979</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)                </span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 6980</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13             EXTI_FTSR_TR13_Msk                          </span></div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos         (14U)                                       </span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 6982</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)                </span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 6983</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14             EXTI_FTSR_TR14_Msk                          </span></div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos         (15U)                                       </span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 6985</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)                </span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 6986</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15             EXTI_FTSR_TR15_Msk                          </span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos         (16U)                                       </span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 6988</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)                </span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 6989</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16             EXTI_FTSR_TR16_Msk                          </span></div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos         (17U)                                       </span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 6991</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)                </span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 6992</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17             EXTI_FTSR_TR17_Msk                          </span></div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos         (19U)                                       </span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 6994</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR19_Pos)                </span></div>
<div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 6995</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19             EXTI_FTSR_TR19_Msk                          </span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Pos         (20U)                                       </span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 6997</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR20_Pos)                </span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 6998</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20             EXTI_FTSR_TR20_Msk                          </span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Pos         (22U)                                       </span></div>
<div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 7000</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR22_Pos)                </span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 7001</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22             EXTI_FTSR_TR22_Msk                          </span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR30_Pos         (30U)                                       </span></div>
<div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa823632dcf06d6b01a8a3c0490589d40"> 7003</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR30_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR30_Pos)                </span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061edd740e0358f2712a769eda76779c"> 7004</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR30             EXTI_FTSR_TR30_Msk                          </span></div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR18)</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT18 EXTI_FTSR_TR18</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19 EXTI_FTSR_TR19</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT20 EXTI_FTSR_TR20</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR21)</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT21 EXTI_FTSR_TR21</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT22 EXTI_FTSR_TR22</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR23)</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT23 EXTI_FTSR_TR23</span></div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR24)</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT24 EXTI_FTSR_TR24</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR25)</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT25 EXTI_FTSR_TR25</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR26)</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT26 EXTI_FTSR_TR26</span></div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR27)</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT27 EXTI_FTSR_TR27</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR28)</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT28 EXTI_FTSR_TR28</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR29)</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT29 EXTI_FTSR_TR29</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR30)</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT30 EXTI_FTSR_TR30</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR_TR31)</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT31 EXTI_FTSR_TR31</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160; </div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos      (0U)                                        </span></div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 7064</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)             </span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 7065</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0          EXTI_SWIER_SWIER0_Msk                       </span></div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos      (1U)                                        </span></div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 7067</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)             </span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 7068</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1          EXTI_SWIER_SWIER1_Msk                       </span></div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos      (2U)                                        </span></div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 7070</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)             </span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 7071</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2          EXTI_SWIER_SWIER2_Msk                       </span></div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos      (3U)                                        </span></div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 7073</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)             </span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 7074</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3          EXTI_SWIER_SWIER3_Msk                       </span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos      (4U)                                        </span></div>
<div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 7076</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)             </span></div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 7077</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4          EXTI_SWIER_SWIER4_Msk                       </span></div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos      (5U)                                        </span></div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 7079</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)             </span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 7080</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5          EXTI_SWIER_SWIER5_Msk                       </span></div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos      (6U)                                        </span></div>
<div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 7082</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)             </span></div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 7083</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6          EXTI_SWIER_SWIER6_Msk                       </span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos      (7U)                                        </span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 7085</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)             </span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 7086</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7          EXTI_SWIER_SWIER7_Msk                       </span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos      (8U)                                        </span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 7088</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)             </span></div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 7089</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8          EXTI_SWIER_SWIER8_Msk                       </span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos      (9U)                                        </span></div>
<div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 7091</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk      (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)             </span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 7092</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9          EXTI_SWIER_SWIER9_Msk                       </span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos     (10U)                                       </span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 7094</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)            </span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 7095</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10         EXTI_SWIER_SWIER10_Msk                      </span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos     (11U)                                       </span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 7097</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)            </span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 7098</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11         EXTI_SWIER_SWIER11_Msk                      </span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos     (12U)                                       </span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 7100</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)            </span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 7101</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12         EXTI_SWIER_SWIER12_Msk                      </span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos     (13U)                                       </span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 7103</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)            </span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 7104</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13         EXTI_SWIER_SWIER13_Msk                      </span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos     (14U)                                       </span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 7106</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)            </span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 7107</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14         EXTI_SWIER_SWIER14_Msk                      </span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos     (15U)                                       </span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 7109</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)            </span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 7110</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15         EXTI_SWIER_SWIER15_Msk                      </span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos     (16U)                                       </span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 7112</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)            </span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 7113</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16         EXTI_SWIER_SWIER16_Msk                      </span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos     (17U)                                       </span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 7115</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)            </span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 7116</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17         EXTI_SWIER_SWIER17_Msk                      </span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos     (19U)                                       </span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 7118</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER19_Pos)            </span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 7119</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19         EXTI_SWIER_SWIER19_Msk                      </span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos     (20U)                                       </span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 7121</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER20_Pos)            </span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 7122</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20         EXTI_SWIER_SWIER20_Msk                      </span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos     (22U)                                       </span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 7124</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER22_Pos)            </span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 7125</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22         EXTI_SWIER_SWIER22_Msk                      </span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER30_Pos     (30U)                                       </span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06da88b57bbacb799957dbb1d6f3c3d"> 7127</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER30_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER30_Pos)            </span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf976506c0ddd36be9aa63e5efa89db"> 7128</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER30         EXTI_SWIER_SWIER30_Msk                      </span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER18)</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI20 EXTI_SWIER_SWIER20</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER21)</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI21 EXTI_SWIER_SWIER21</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI22 EXTI_SWIER_SWIER22</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER23)</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI23 EXTI_SWIER_SWIER23</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER24)</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI24 EXTI_SWIER_SWIER24</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER25)</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI25 EXTI_SWIER_SWIER25</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER26)</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI26 EXTI_SWIER_SWIER26</span></div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER27)</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI27 EXTI_SWIER_SWIER27</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER28)</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI28 EXTI_SWIER_SWIER28</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER29)</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI29 EXTI_SWIER_SWIER29</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER30)</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI30 EXTI_SWIER_SWIER30</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER_SWIER31)</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI31 EXTI_SWIER_SWIER31</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160; </div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos            (0U)                                        </span></div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 7188</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk            (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)                   </span></div>
<div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 7189</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0                EXTI_PR_PR0_Msk                             </span></div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos            (1U)                                        </span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 7191</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk            (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)                   </span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 7192</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1                EXTI_PR_PR1_Msk                             </span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos            (2U)                                        </span></div>
<div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 7194</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk            (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)                   </span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 7195</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2                EXTI_PR_PR2_Msk                             </span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos            (3U)                                        </span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 7197</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk            (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)                   </span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 7198</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3                EXTI_PR_PR3_Msk                             </span></div>
<div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos            (4U)                                        </span></div>
<div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 7200</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk            (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)                   </span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 7201</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4                EXTI_PR_PR4_Msk                             </span></div>
<div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos            (5U)                                        </span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 7203</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk            (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)                   </span></div>
<div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 7204</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5                EXTI_PR_PR5_Msk                             </span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos            (6U)                                        </span></div>
<div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 7206</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk            (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)                   </span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 7207</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6                EXTI_PR_PR6_Msk                             </span></div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos            (7U)                                        </span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 7209</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk            (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)                   </span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 7210</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7                EXTI_PR_PR7_Msk                             </span></div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos            (8U)                                        </span></div>
<div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 7212</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk            (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)                   </span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 7213</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8                EXTI_PR_PR8_Msk                             </span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos            (9U)                                        </span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 7215</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk            (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)                   </span></div>
<div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 7216</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9                EXTI_PR_PR9_Msk                             </span></div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos           (10U)                                       </span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 7218</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk           (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)                  </span></div>
<div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 7219</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10               EXTI_PR_PR10_Msk                            </span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos           (11U)                                       </span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 7221</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk           (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)                  </span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 7222</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11               EXTI_PR_PR11_Msk                            </span></div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos           (12U)                                       </span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 7224</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk           (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)                  </span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 7225</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12               EXTI_PR_PR12_Msk                            </span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos           (13U)                                       </span></div>
<div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 7227</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk           (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)                  </span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 7228</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13               EXTI_PR_PR13_Msk                            </span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos           (14U)                                       </span></div>
<div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 7230</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk           (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)                  </span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 7231</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14               EXTI_PR_PR14_Msk                            </span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos           (15U)                                       </span></div>
<div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 7233</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk           (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)                  </span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 7234</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15               EXTI_PR_PR15_Msk                            </span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos           (16U)                                       </span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 7236</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk           (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)                  </span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 7237</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16               EXTI_PR_PR16_Msk                            </span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos           (17U)                                       </span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 7239</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk           (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)                  </span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 7240</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17               EXTI_PR_PR17_Msk                            </span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos           (19U)                                       </span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 7242</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk           (0x1UL &lt;&lt; EXTI_PR_PR19_Pos)                  </span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 7243</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19               EXTI_PR_PR19_Msk                            </span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Pos           (20U)                                       </span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 7245</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Msk           (0x1UL &lt;&lt; EXTI_PR_PR20_Pos)                  </span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 7246</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20               EXTI_PR_PR20_Msk                            </span></div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Pos           (22U)                                       </span></div>
<div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 7248</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Msk           (0x1UL &lt;&lt; EXTI_PR_PR22_Pos)                  </span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 7249</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22               EXTI_PR_PR22_Msk                            </span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define EXTI_PR_PR30_Pos           (30U)                                       </span></div>
<div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44d73a9e0e45213ce7571c14eb7ef88"> 7251</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR30_Msk           (0x1UL &lt;&lt; EXTI_PR_PR30_Pos)                  </span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a4c34e2cef49612f278a1076563aa1"> 7252</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR30               EXTI_PR_PR30_Msk                            </span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0 EXTI_PR_PR0</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1 EXTI_PR_PR1</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2 EXTI_PR_PR2</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3 EXTI_PR_PR3</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4 EXTI_PR_PR4</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5 EXTI_PR_PR5</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6 EXTI_PR_PR6</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6 EXTI_PR_PR6</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7 EXTI_PR_PR7</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8 EXTI_PR_PR8</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9 EXTI_PR_PR9</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10 EXTI_PR_PR10</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11 EXTI_PR_PR11</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12 EXTI_PR_PR12</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13 EXTI_PR_PR13</span></div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14 EXTI_PR_PR14</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15 EXTI_PR_PR15</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16 EXTI_PR_PR16</span></div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17 EXTI_PR_PR17</span></div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR18)</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF18 EXTI_PR_PR18</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19 EXTI_PR_PR19</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF20 EXTI_PR_PR20</span></div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR21)</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF21 EXTI_PR_PR21</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF22 EXTI_PR_PR22</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR23)</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF23 EXTI_PR_PR23</span></div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR24)</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF24 EXTI_PR_PR24</span></div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR25)</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF25 EXTI_PR_PR25</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR26)</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF26 EXTI_PR_PR26</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR27)</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF27 EXTI_PR_PR27</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR28)</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF28 EXTI_PR_PR28</span></div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR29)</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF29 EXTI_PR_PR29</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR30)</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF30 EXTI_PR_PR30</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#if defined(EXTI_PR_PR31)</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF31 EXTI_PR_PR31</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160; </div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define EXTI_32_63_SUPPORT </span><span class="comment">/* EXTI support more than 32 lines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160; </div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR2 register  ******************/</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define EXTI_IMR2_MR32_Pos         (0U)                                        </span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5f8f963b4aee18dbf810fa5f18de9b"> 7315</a></span>&#160;<span class="preprocessor">#define EXTI_IMR2_MR32_Msk         (0x1UL &lt;&lt; EXTI_IMR2_MR32_Pos)                </span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b1c69f3d5714da2ea046f52da80bc78"> 7316</a></span>&#160;<span class="preprocessor">#define EXTI_IMR2_MR32             EXTI_IMR2_MR32_Msk                          </span></div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160; </div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM32 EXTI_IMR2_MR32</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR2_MR33)</span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM33 EXTI_IMR2_MR33</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR2_MR34)</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM34 EXTI_IMR2_MR34</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR2_MR35)</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM35 EXTI_IMR2_MR35</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160; </div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#if defined(EXTI_IMR2_MR33) &amp;&amp; defined(EXTI_IMR2_MR34) &amp;&amp; defined(EXTI_IMR2_MR35)</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM_Pos           (0U)                                        </span></div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM_Msk           (0xFUL &lt;&lt; EXTI_IMR2_IM_Pos)                  </span></div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM               EXTI_IMR2_IM_Msk                            </span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#elif defined(EXTI_IMR2_MR34) &amp;&amp; defined(EXTI_IMR2_MR35)</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM_Pos           (0U)                                        </span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM_Msk           (0xDUL &lt;&lt; EXTI_IMR2_IM_Pos)                  </span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM               EXTI_IMR2_IM_Msk                            </span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM_Pos           (0U)                                        </span></div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a9736ea3bf615cbc74991a73aa7859"> 7341</a></span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM_Msk           (0x1UL &lt;&lt; EXTI_IMR2_IM_Pos)                  </span></div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define EXTI_IMR2_IM               EXTI_IMR2_IM_Msk                            </span></div>
<div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160; </div>
<div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR2 ****************************/</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define EXTI_EMR2_MR32_Pos         (0U)                                        </span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a793124ebd426585ce6b22c3e0e83cb"> 7347</a></span>&#160;<span class="preprocessor">#define EXTI_EMR2_MR32_Msk         (0x1UL &lt;&lt; EXTI_EMR2_MR32_Pos)                </span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c69edd561ddfdf784c6607b9806a38"> 7348</a></span>&#160;<span class="preprocessor">#define EXTI_EMR2_MR32             EXTI_EMR2_MR32_Msk                          </span></div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM32 EXTI_EMR2_MR32</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR2_MR33)</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM33 EXTI_EMR2_MR33</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR2_MR34)</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM34 EXTI_EMR2_MR34</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR2_MR35)</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM35 EXTI_EMR2_MR35</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160; </div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#if defined(EXTI_EMR2_MR33) &amp;&amp; defined(EXTI_EMR2_MR34) &amp;&amp; defined(EXTI_EMR2_MR35)</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM_Pos           (0U)                                        </span></div>
<div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM_Msk           (0xFUL &lt;&lt; EXTI_EMR2_EM_Pos)                  </span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM               EXTI_EMR2_EM_Msk                            </span></div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#elif defined(EXTI_EMR2_MR34) &amp;&amp; defined(EXTI_EMR2_MR35)</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM_Pos           (0U)                                        </span></div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM_Msk           (0xDUL &lt;&lt; EXTI_EMR2_EM_Pos)                  </span></div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM               EXTI_EMR2_EM_Msk                            </span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM_Pos           (0U)                                        </span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b3f5fe087e155f87fc6c786a2e58e6"> 7372</a></span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM_Msk           (0x1UL &lt;&lt; EXTI_EMR2_EM_Pos)                  </span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define EXTI_EMR2_EM               EXTI_EMR2_EM_Msk                            </span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160; </div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR2 register ********************/</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define EXTI_RTSR2_TR32_Pos        (0U)                                        </span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b8f271f1b0bd611a1c97f3d6aa4b9c"> 7378</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR2_TR32_Msk        (0x1UL &lt;&lt; EXTI_RTSR2_TR32_Pos)               </span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa6822d4f4633c6b72601e18214a887"> 7379</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR2_TR32            EXTI_RTSR2_TR32_Msk                         </span></div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define EXTI_RTSR2_RT32 EXTI_RTSR2_TR32</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR2_TR33)</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define EXTI_RTSR2_RT33 EXTI_RTSR2_TR33</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR2_TR34)</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define EXTI_RTSR2_RT34 EXTI_RTSR2_TR34</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#if defined(EXTI_RTSR2_TR35)</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define EXTI_RTSR2_RT35 EXTI_RTSR2_TR35</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160; </div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR2 register  ******************/</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define EXTI_FTSR2_TR32_Pos        (0U)                                        </span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8a4222cc829fd08abc1e4418c1d75e"> 7395</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR2_TR32_Msk        (0x1UL &lt;&lt; EXTI_FTSR2_TR32_Pos)               </span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b0ab4fe45caa3c94de17141b8031af"> 7396</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR2_TR32            EXTI_FTSR2_TR32_Msk                         </span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define EXTI_FTSR2_FT32 EXTI_FTSR2_TR32</span></div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR2_TR33)</span></div>
<div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define EXTI_FTSR2_FT33 EXTI_FTSR2_TR33</span></div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR2_TR34)</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define EXTI_FTSR2_FT34 EXTI_FTSR2_TR34</span></div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#if defined(EXTI_FTSR2_TR35)</span></div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define EXTI_FTSR2_FT35 EXTI_FTSR2_TR35</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160; </div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER2 register  *****************/</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWIER32_Pos    (0U)                                        </span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad00f88da205fccb7b77547cf071ecb"> 7412</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWIER32_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWIER32_Pos)           </span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22290c7289fd1f3f86be9b198d6c543a"> 7413</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWIER32        EXTI_SWIER2_SWIER32_Msk                     </span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWI32 EXTI_SWIER2_SWIER32</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER2_SWIER33)</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWI33 EXTI_SWIER2_SWIER33</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER2_SWIER34)</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWI34 EXTI_SWIER2_SWIER34</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor">#if defined(EXTI_SWIER2_SWIER35)</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define EXTI_SWIER2_SWI35 EXTI_SWIER2_SWIER35</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160; </div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR2 register  *******************/</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define EXTI_PR2_PR32_Pos          (0U)                                        </span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63e6cfa93d0f53dc7b051819cee895a"> 7429</a></span>&#160;<span class="preprocessor">#define EXTI_PR2_PR32_Msk          (0x1UL &lt;&lt; EXTI_PR2_PR32_Pos)                 </span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc091912df8813d97c7f8b510439bfc"> 7430</a></span>&#160;<span class="preprocessor">#define EXTI_PR2_PR32              EXTI_PR2_PR32_Msk                           </span></div>
<div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define EXTI_PR2_PIF32 EXTI_PR2_PR32</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">#if defined(EXTI_PR2_PR33)</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define EXTI_PR2_PIF33 EXTI_PR2_PR33</span></div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#if defined(EXTI_PR2_PR34)</span></div>
<div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="preprocessor">#define EXTI_PR2_PIF34 EXTI_PR2_PR34</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#if defined(EXTI_PR2_PR35)</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define EXTI_PR2_PIF35 EXTI_PR2_PR35</span></div>
<div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160; </div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160; </div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos                (0U)                              </span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 7452</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk                (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 7453</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                    FLASH_ACR_LATENCY_Msk             </span></div>
<div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 7454</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0                  (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72"> 7455</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1                  (0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918"> 7456</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2                  (0x4UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA_Pos                 (3U)                              </span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00bf52999edda76e8f32f679d55b5887"> 7459</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA_Msk                 (0x1UL &lt;&lt; FLASH_ACR_HLFCYA_Pos)    </span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9"> 7460</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA                     FLASH_ACR_HLFCYA_Msk              </span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Pos                 (4U)                              </span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9"> 7462</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Msk                 (0x1UL &lt;&lt; FLASH_ACR_PRFTBE_Pos)    </span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 7463</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE                     FLASH_ACR_PRFTBE_Msk              </span></div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Pos                 (5U)                              </span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a"> 7465</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Msk                 (0x1UL &lt;&lt; FLASH_ACR_PRFTBS_Pos)    </span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 7466</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS                     FLASH_ACR_PRFTBS_Msk              </span></div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Pos                 (0U)                              </span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e"> 7470</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Msk                 (0xFFFFFFFFUL &lt;&lt; FLASH_KEYR_FKEYR_Pos) </span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 7471</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR                     FLASH_KEYR_FKEYR_Msk              </span></div>
<div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define RDP_KEY_Pos    (0U)                                                    </span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae69b26ac6777a82165e4d36022c460"> 7474</a></span>&#160;<span class="preprocessor">#define RDP_KEY_Msk    (0xA5UL &lt;&lt; RDP_KEY_Pos)                                  </span></div>
<div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497135e5528d69274bf8daf7f077f23"> 7475</a></span>&#160;<span class="preprocessor">#define RDP_KEY        RDP_KEY_Msk                                             </span></div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define FLASH_KEY1_Pos                       (0U)                              </span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338"> 7477</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1_Msk                       (0x45670123UL &lt;&lt; FLASH_KEY1_Pos)   </span></div>
<div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 7478</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1                           FLASH_KEY1_Msk                    </span></div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define FLASH_KEY2_Pos                       (0U)                              </span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd"> 7480</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2_Msk                       (0xCDEF89ABUL &lt;&lt; FLASH_KEY2_Pos)   </span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 7481</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2                           FLASH_KEY2_Msk                    </span></div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos            (0U)                              </span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 7485</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk            (0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 7486</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR                FLASH_OPTKEYR_OPTKEYR_Msk         </span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 7488</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY1                       FLASH_KEY1                    </span></div>
<div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d"> 7489</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY2                       FLASH_KEY2                    </span></div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 7493</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk                     (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)        </span></div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 7494</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                         FLASH_SR_BSY_Msk                  </span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Pos                   (2U)                              </span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714"> 7496</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Msk                   (0x1UL &lt;&lt; FLASH_SR_PGERR_Pos)      </span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 7497</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR                       FLASH_SR_PGERR_Msk                </span></div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Pos                  (4U)                              </span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 7499</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Msk                  (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)     </span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 7500</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                      FLASH_SR_WRPERR_Msk               </span></div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos                     (5U)                              </span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 7502</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk                     (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)        </span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 7503</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                         FLASH_SR_EOP_Msk                  </span></div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                      (0U)                              </span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 7507</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                      (0x1UL &lt;&lt; FLASH_CR_PG_Pos)         </span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 7508</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG                          FLASH_CR_PG_Msk                   </span></div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Pos                     (1U)                              </span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 7510</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Msk                     (0x1UL &lt;&lt; FLASH_CR_PER_Pos)        </span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 7511</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER                         FLASH_CR_PER_Msk                  </span></div>
<div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos                     (2U)                              </span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 7513</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk                     (0x1UL &lt;&lt; FLASH_CR_MER_Pos)        </span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 7514</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER                         FLASH_CR_MER_Msk                  </span></div>
<div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Pos                   (4U)                              </span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195"> 7516</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Msk                   (0x1UL &lt;&lt; FLASH_CR_OPTPG_Pos)      </span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 7517</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG                       FLASH_CR_OPTPG_Msk                </span></div>
<div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Pos                   (5U)                              </span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef"> 7519</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Msk                   (0x1UL &lt;&lt; FLASH_CR_OPTER_Pos)      </span></div>
<div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 7520</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER                       FLASH_CR_OPTER_Msk                </span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos                    (6U)                              </span></div>
<div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 7522</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk                    (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)       </span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 7523</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                        FLASH_CR_STRT_Msk                 </span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos                    (7U)                              </span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 7525</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk                    (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)       </span></div>
<div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 7526</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                        FLASH_CR_LOCK_Msk                 </span></div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Pos                  (9U)                              </span></div>
<div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390"> 7528</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Msk                  (0x1UL &lt;&lt; FLASH_CR_OPTWRE_Pos)     </span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 7529</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE                      FLASH_CR_OPTWRE_Msk               </span></div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Pos                   (10U)                             </span></div>
<div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 7531</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Msk                   (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)      </span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 7532</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE                       FLASH_CR_ERRIE_Msk                </span></div>
<div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos                   (12U)                             </span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 7534</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk                   (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)      </span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 7535</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                       FLASH_CR_EOPIE_Msk                </span></div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos              (13U)                             </span></div>
<div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081"> 7537</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk              (0x1UL &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos) </span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 7538</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH                  FLASH_CR_OBL_LAUNCH_Msk           </span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span></div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Pos                     (0U)                              </span></div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b"> 7542</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Msk                     (0xFFFFFFFFUL &lt;&lt; FLASH_AR_FAR_Pos) </span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 7543</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR                         FLASH_AR_FAR_Msk                  </span></div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Pos                 (0U)                              </span></div>
<div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"> 7547</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Msk                 (0x1UL &lt;&lt; FLASH_OBR_OPTERR_Pos)    </span></div>
<div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 7548</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR                     FLASH_OBR_OPTERR_Msk              </span></div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Pos                  (1U)                              </span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8"> 7550</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Msk                  (0x3UL &lt;&lt; FLASH_OBR_RDPRT_Pos)     </span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 7551</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT                      FLASH_OBR_RDPRT_Msk               </span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc375a811c1acaf371446eec4144ba10"> 7552</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_1                    (0x1UL &lt;&lt; FLASH_OBR_RDPRT_Pos)     </span></div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10db84e7f05df3b4c73689e16ed21448"> 7553</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_2                    (0x3UL &lt;&lt; FLASH_OBR_RDPRT_Pos)     </span></div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos                   (8U)                              </span></div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1"> 7556</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk                   (0x77UL &lt;&lt; FLASH_OBR_USER_Pos)     </span></div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 7557</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER                       FLASH_OBR_USER_Msk                </span></div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos                (8U)                              </span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e"> 7559</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk                (0x1UL &lt;&lt; FLASH_OBR_IWDG_SW_Pos)   </span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 7560</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW                    FLASH_OBR_IWDG_SW_Msk             </span></div>
<div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos              (9U)                              </span></div>
<div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb"> 7562</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk              (0x1UL &lt;&lt; FLASH_OBR_nRST_STOP_Pos) </span></div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 7563</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP                  FLASH_OBR_nRST_STOP_Msk           </span></div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos             (10U)                             </span></div>
<div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98"> 7565</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk             (0x1UL &lt;&lt; FLASH_OBR_nRST_STDBY_Pos) </span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 7566</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY                 FLASH_OBR_nRST_STDBY_Msk          </span></div>
<div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Pos                 (12U)                             </span></div>
<div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc"> 7568</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Msk                 (0x1UL &lt;&lt; FLASH_OBR_nBOOT1_Pos)    </span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae"> 7569</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1                     FLASH_OBR_nBOOT1_Msk              </span></div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Pos           (13U)                             </span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09"> 7571</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Msk           (0x1UL &lt;&lt; FLASH_OBR_VDDA_MONITOR_Pos) </span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f"> 7572</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR               FLASH_OBR_VDDA_MONITOR_Msk        </span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor">#define FLASH_OBR_SRAM_PE_Pos                (14U)                             </span></div>
<div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228048db8654a1cc3afbc6c3ab3bab16"> 7574</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_SRAM_PE_Msk                (0x1UL &lt;&lt; FLASH_OBR_SRAM_PE_Pos)   </span></div>
<div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1d9d6a56f503947b14db99fca538"> 7575</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_SRAM_PE                    FLASH_OBR_SRAM_PE_Msk             </span></div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Pos                  (16U)                             </span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8"> 7577</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Msk                  (0xFFUL &lt;&lt; FLASH_OBR_DATA0_Pos)    </span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf"> 7578</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0                      FLASH_OBR_DATA0_Msk               </span></div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Pos                  (24U)                             </span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6"> 7580</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Msk                  (0xFFUL &lt;&lt; FLASH_OBR_DATA1_Pos)    </span></div>
<div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9"> 7581</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1                      FLASH_OBR_DATA1_Msk               </span></div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="preprocessor">#define FLASH_OBR_WDG_SW FLASH_OBR_IWDG_SW</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160; </div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos                   (0U)                              </span></div>
<div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2"> 7588</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk                   (0xFFFFFFFFUL &lt;&lt; FLASH_WRPR_WRP_Pos) </span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 7589</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP                       FLASH_WRPR_WRP_Msk                </span></div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160; </div>
<div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="comment">/******************  Bit definition for OB_RDP register  **********************/</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Pos       (0U)                                              </span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf"> 7595</a></span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Msk       (0xFFUL &lt;&lt; OB_RDP_RDP_Pos)                         </span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c"> 7596</a></span>&#160;<span class="preprocessor">#define OB_RDP_RDP           OB_RDP_RDP_Msk                                    </span></div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Pos      (8U)                                              </span></div>
<div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715"> 7598</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Msk      (0xFFUL &lt;&lt; OB_RDP_nRDP_Pos)                        </span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd"> 7599</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP          OB_RDP_nRDP_Msk                                   </span></div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="comment">/******************  Bit definition for OB_USER register  *********************/</span></div>
<div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor">#define OB_USER_USER_Pos     (16U)                                             </span></div>
<div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e"> 7603</a></span>&#160;<span class="preprocessor">#define OB_USER_USER_Msk     (0xFFUL &lt;&lt; OB_USER_USER_Pos)                       </span></div>
<div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43"> 7604</a></span>&#160;<span class="preprocessor">#define OB_USER_USER         OB_USER_USER_Msk                                  </span></div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Pos    (24U)                                             </span></div>
<div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85"> 7606</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Msk    (0xFFUL &lt;&lt; OB_USER_nUSER_Pos)                      </span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b"> 7607</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER        OB_USER_nUSER_Msk                                 </span></div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Pos     (0U)                                              </span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079"> 7611</a></span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Msk     (0xFFUL &lt;&lt; OB_WRP0_WRP0_Pos)                       </span></div>
<div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99"> 7612</a></span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0         OB_WRP0_WRP0_Msk                                  </span></div>
<div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Pos    (8U)                                              </span></div>
<div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2"> 7614</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Msk    (0xFFUL &lt;&lt; OB_WRP0_nWRP0_Pos)                      </span></div>
<div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1"> 7615</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0        OB_WRP0_nWRP0_Msk                                 </span></div>
<div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span></div>
<div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor">#define OB_WRP1_WRP1_Pos     (16U)                                             </span></div>
<div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a"> 7619</a></span>&#160;<span class="preprocessor">#define OB_WRP1_WRP1_Msk     (0xFFUL &lt;&lt; OB_WRP1_WRP1_Pos)                       </span></div>
<div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f"> 7620</a></span>&#160;<span class="preprocessor">#define OB_WRP1_WRP1         OB_WRP1_WRP1_Msk                                  </span></div>
<div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define OB_WRP1_nWRP1_Pos    (24U)                                             </span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189"> 7622</a></span>&#160;<span class="preprocessor">#define OB_WRP1_nWRP1_Msk    (0xFFUL &lt;&lt; OB_WRP1_nWRP1_Pos)                      </span></div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327"> 7623</a></span>&#160;<span class="preprocessor">#define OB_WRP1_nWRP1        OB_WRP1_nWRP1_Msk                                 </span></div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="comment">/*                            General Purpose I/O (GPIO)                      */</span></div>
<div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos            (0U)                                  </span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 7633</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk                 </span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 7635</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0              (0x1UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 7636</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1              (0x2UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos            (2U)                                  </span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 7638</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk                 </span></div>
<div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 7640</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0              (0x1UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 7641</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1              (0x2UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos            (4U)                                  </span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 7643</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk                 </span></div>
<div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 7645</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0              (0x1UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 7646</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1              (0x2UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos            (6U)                                  </span></div>
<div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 7648</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk                 </span></div>
<div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 7650</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0              (0x1UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 7651</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1              (0x2UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos            (8U)                                  </span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 7653</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk                 </span></div>
<div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 7655</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0              (0x1UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 7656</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1              (0x2UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos            (10U)                                 </span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 7658</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk                 </span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 7660</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0              (0x1UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 7661</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1              (0x2UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos            (12U)                                 </span></div>
<div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 7663</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk                 </span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 7665</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0              (0x1UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 7666</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1              (0x2UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos            (14U)                                 </span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 7668</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk                 </span></div>
<div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 7670</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0              (0x1UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 7671</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1              (0x2UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos            (16U)                                 </span></div>
<div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 7673</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk                 </span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 7675</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0              (0x1UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 7676</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1              (0x2UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos            (18U)                                 </span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 7678</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk                 </span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 7680</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0              (0x1UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 7681</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1              (0x2UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos           (20U)                                 </span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 7683</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk                </span></div>
<div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 7685</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0             (0x1UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 7686</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1             (0x2UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos           (22U)                                 </span></div>
<div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 7688</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk                </span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 7690</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0             (0x1UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 7691</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1             (0x2UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos           (24U)                                 </span></div>
<div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 7693</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk                </span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 7695</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0             (0x1UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 7696</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1             (0x2UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos           (26U)                                 </span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 7698</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk                </span></div>
<div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 7700</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0             (0x1UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 7701</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1             (0x2UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos           (28U)                                 </span></div>
<div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 7703</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk                </span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 7705</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0             (0x1UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 7706</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1             (0x2UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos           (30U)                                 </span></div>
<div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 7708</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk                </span></div>
<div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 7710</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0             (0x1UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 7711</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1             (0x2UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                 (0x00000001U)                         </span></div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                 (0x00000002U)                         </span></div>
<div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                 (0x00000004U)                         </span></div>
<div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                 (0x00000008U)                         </span></div>
<div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                 (0x00000010U)                         </span></div>
<div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                 (0x00000020U)                         </span></div>
<div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                 (0x00000040U)                         </span></div>
<div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                 (0x00000080U)                         </span></div>
<div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                 (0x00000100U)                         </span></div>
<div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                 (0x00000200U)                         </span></div>
<div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                (0x00000400U)                         </span></div>
<div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                (0x00000800U)                         </span></div>
<div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                (0x00001000U)                         </span></div>
<div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                (0x00002000U)                         </span></div>
<div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                (0x00004000U)                         </span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                (0x00008000U)                         </span></div>
<div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160; </div>
<div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div>
<div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_Pos       (0U)                                  </span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8413610931459d7cb1087e3fdbe33f"> 7733</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)  </span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0           GPIO_OSPEEDER_OSPEEDR0_Msk            </span></div>
<div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 7735</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)  </span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 7736</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)  </span></div>
<div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_Pos       (2U)                                  </span></div>
<div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ef2c614df7085aeaa76a7d8a91ebaf"> 7738</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)  </span></div>
<div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1           GPIO_OSPEEDER_OSPEEDR1_Msk            </span></div>
<div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 7740</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)  </span></div>
<div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 7741</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)  </span></div>
<div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_Pos       (4U)                                  </span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9639c937fe270385436963674febeee"> 7743</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)  </span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2           GPIO_OSPEEDER_OSPEEDR2_Msk            </span></div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 7745</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)  </span></div>
<div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 7746</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)  </span></div>
<div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_Pos       (6U)                                  </span></div>
<div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6e9eecac357c03d52cc72aa01e10d4"> 7748</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)  </span></div>
<div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3           GPIO_OSPEEDER_OSPEEDR3_Msk            </span></div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 7750</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)  </span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 7751</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)  </span></div>
<div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_Pos       (8U)                                  </span></div>
<div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae009b66120ef19c285a8ac84e4b96f37"> 7753</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)  </span></div>
<div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4           GPIO_OSPEEDER_OSPEEDR4_Msk            </span></div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 7755</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)  </span></div>
<div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 7756</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)  </span></div>
<div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_Pos       (10U)                                 </span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a4ccb3d62a700c2b28e585fca72c4c"> 7758</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)  </span></div>
<div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5           GPIO_OSPEEDER_OSPEEDR5_Msk            </span></div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 7760</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)  </span></div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 7761</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)  </span></div>
<div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_Pos       (12U)                                 </span></div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5e49776871edcf205518d8d0c292eb"> 7763</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)  </span></div>
<div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6           GPIO_OSPEEDER_OSPEEDR6_Msk            </span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 7765</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)  </span></div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 7766</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)  </span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_Pos       (14U)                                 </span></div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff83db91beba36ac297546319a815e5"> 7768</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)  </span></div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7           GPIO_OSPEEDER_OSPEEDR7_Msk            </span></div>
<div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 7770</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)  </span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 7771</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)  </span></div>
<div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_Pos       (16U)                                 </span></div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7ce10d2a3cda6110e927ef5fa22380"> 7773</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)  </span></div>
<div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8           GPIO_OSPEEDER_OSPEEDR8_Msk            </span></div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 7775</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)  </span></div>
<div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 7776</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)  </span></div>
<div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_Pos       (18U)                                 </span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2"> 7778</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)  </span></div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9           GPIO_OSPEEDER_OSPEEDR9_Msk            </span></div>
<div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 7780</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)  </span></div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 7781</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)  </span></div>
<div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_Pos      (20U)                                 </span></div>
<div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379adae0cd740edb05cb06fda19f3fb3"> 7783</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos) </span></div>
<div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10          GPIO_OSPEEDER_OSPEEDR10_Msk           </span></div>
<div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 7785</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos) </span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 7786</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos) </span></div>
<div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_Pos      (22U)                                 </span></div>
<div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19398ce65682764813bbc2cb88bc163"> 7788</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos) </span></div>
<div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11          GPIO_OSPEEDER_OSPEEDR11_Msk           </span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 7790</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos) </span></div>
<div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 7791</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos) </span></div>
<div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_Pos      (24U)                                 </span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64078c9442a5e849554fd89e9770d5ee"> 7793</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos) </span></div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12          GPIO_OSPEEDER_OSPEEDR12_Msk           </span></div>
<div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 7795</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos) </span></div>
<div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 7796</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos) </span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_Pos      (26U)                                 </span></div>
<div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437879befcd8df08cd29c63d0b0aed8f"> 7798</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos) </span></div>
<div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13          GPIO_OSPEEDER_OSPEEDR13_Msk           </span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 7800</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos) </span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 7801</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos) </span></div>
<div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_Pos      (28U)                                 </span></div>
<div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ccfff85363309d7d999065a1ebfafc"> 7803</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos) </span></div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14          GPIO_OSPEEDER_OSPEEDR14_Msk           </span></div>
<div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 7805</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos) </span></div>
<div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 7806</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos) </span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_Pos      (30U)                                 </span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab61eae70fcee622a57e9aa5852f848b"> 7808</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos) </span></div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15          GPIO_OSPEEDER_OSPEEDR15_Msk           </span></div>
<div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 7810</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos) </span></div>
<div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 7811</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos) </span></div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Pos            (0U)                                  </span></div>
<div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5"> 7815</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)       </span></div>
<div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPDR0_Msk                 </span></div>
<div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 7817</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)       </span></div>
<div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 7818</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)       </span></div>
<div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Pos            (2U)                                  </span></div>
<div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41"> 7820</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)       </span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPDR1_Msk                 </span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 7822</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)       </span></div>
<div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 7823</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)       </span></div>
<div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Pos            (4U)                                  </span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783"> 7825</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)       </span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPDR2_Msk                 </span></div>
<div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 7827</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)       </span></div>
<div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 7828</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)       </span></div>
<div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Pos            (6U)                                  </span></div>
<div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638"> 7830</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)       </span></div>
<div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPDR3_Msk                 </span></div>
<div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 7832</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)       </span></div>
<div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 7833</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)       </span></div>
<div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Pos            (8U)                                  </span></div>
<div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502"> 7835</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)       </span></div>
<div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPDR4_Msk                 </span></div>
<div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 7837</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)       </span></div>
<div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 7838</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)       </span></div>
<div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Pos            (10U)                                 </span></div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434"> 7840</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)       </span></div>
<div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPDR5_Msk                 </span></div>
<div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 7842</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)       </span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 7843</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)       </span></div>
<div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Pos            (12U)                                 </span></div>
<div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d"> 7845</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)       </span></div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPDR6_Msk                 </span></div>
<div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 7847</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)       </span></div>
<div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 7848</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)       </span></div>
<div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Pos            (14U)                                 </span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0"> 7850</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)       </span></div>
<div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPDR7_Msk                 </span></div>
<div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 7852</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)       </span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 7853</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)       </span></div>
<div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Pos            (16U)                                 </span></div>
<div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59"> 7855</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)       </span></div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPDR8_Msk                 </span></div>
<div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 7857</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)       </span></div>
<div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 7858</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)       </span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Pos            (18U)                                 </span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19"> 7860</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)       </span></div>
<div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPDR9_Msk                 </span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 7862</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)       </span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 7863</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)       </span></div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Pos           (20U)                                 </span></div>
<div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287"> 7865</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)      </span></div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPDR10_Msk                </span></div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 7867</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)      </span></div>
<div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 7868</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)      </span></div>
<div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Pos           (22U)                                 </span></div>
<div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5"> 7870</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)      </span></div>
<div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPDR11_Msk                </span></div>
<div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 7872</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)      </span></div>
<div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 7873</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)      </span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Pos           (24U)                                 </span></div>
<div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b"> 7875</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)      </span></div>
<div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPDR12_Msk                </span></div>
<div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 7877</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)      </span></div>
<div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 7878</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)      </span></div>
<div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Pos           (26U)                                 </span></div>
<div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6"> 7880</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)      </span></div>
<div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPDR13_Msk                </span></div>
<div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 7882</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)      </span></div>
<div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 7883</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)      </span></div>
<div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Pos           (28U)                                 </span></div>
<div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6"> 7885</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)      </span></div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPDR14_Msk                </span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 7887</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)      </span></div>
<div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 7888</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)      </span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Pos           (30U)                                 </span></div>
<div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1"> 7890</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)      </span></div>
<div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPDR15_Msk                </span></div>
<div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 7892</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)      </span></div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 7893</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)      </span></div>
<div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define GPIO_IDR_0                       (0x00000001U)                         </span></div>
<div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define GPIO_IDR_1                       (0x00000002U)                         </span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define GPIO_IDR_2                       (0x00000004U)                         </span></div>
<div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define GPIO_IDR_3                       (0x00000008U)                         </span></div>
<div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define GPIO_IDR_4                       (0x00000010U)                         </span></div>
<div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define GPIO_IDR_5                       (0x00000020U)                         </span></div>
<div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define GPIO_IDR_6                       (0x00000040U)                         </span></div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define GPIO_IDR_7                       (0x00000080U)                         </span></div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define GPIO_IDR_8                       (0x00000100U)                         </span></div>
<div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define GPIO_IDR_9                       (0x00000200U)                         </span></div>
<div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor">#define GPIO_IDR_10                      (0x00000400U)                         </span></div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define GPIO_IDR_11                      (0x00000800U)                         </span></div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor">#define GPIO_IDR_12                      (0x00001000U)                         </span></div>
<div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define GPIO_IDR_13                      (0x00002000U)                         </span></div>
<div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor">#define GPIO_IDR_14                      (0x00004000U)                         </span></div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor">#define GPIO_IDR_15                      (0x00008000U)                         </span></div>
<div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160; </div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div>
<div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor">#define GPIO_ODR_0                       (0x00000001U)                         </span></div>
<div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define GPIO_ODR_1                       (0x00000002U)                         </span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define GPIO_ODR_2                       (0x00000004U)                         </span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor">#define GPIO_ODR_3                       (0x00000008U)                         </span></div>
<div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor">#define GPIO_ODR_4                       (0x00000010U)                         </span></div>
<div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define GPIO_ODR_5                       (0x00000020U)                         </span></div>
<div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor">#define GPIO_ODR_6                       (0x00000040U)                         </span></div>
<div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define GPIO_ODR_7                       (0x00000080U)                         </span></div>
<div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define GPIO_ODR_8                       (0x00000100U)                         </span></div>
<div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define GPIO_ODR_9                       (0x00000200U)                         </span></div>
<div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define GPIO_ODR_10                      (0x00000400U)                         </span></div>
<div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor">#define GPIO_ODR_11                      (0x00000800U)                         </span></div>
<div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define GPIO_ODR_12                      (0x00001000U)                         </span></div>
<div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define GPIO_ODR_13                      (0x00002000U)                         </span></div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define GPIO_ODR_14                      (0x00004000U)                         </span></div>
<div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="preprocessor">#define GPIO_ODR_15                      (0x00008000U)                         </span></div>
<div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160; </div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div>
<div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                   (0x00000001U)                         </span></div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                   (0x00000002U)                         </span></div>
<div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                   (0x00000004U)                         </span></div>
<div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                   (0x00000008U)                         </span></div>
<div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                   (0x00000010U)                         </span></div>
<div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                   (0x00000020U)                         </span></div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                   (0x00000040U)                         </span></div>
<div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                   (0x00000080U)                         </span></div>
<div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                   (0x00000100U)                         </span></div>
<div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                   (0x00000200U)                         </span></div>
<div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                  (0x00000400U)                         </span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                  (0x00000800U)                         </span></div>
<div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                  (0x00001000U)                         </span></div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                  (0x00002000U)                         </span></div>
<div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                  (0x00004000U)                         </span></div>
<div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                  (0x00008000U)                         </span></div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                   (0x00010000U)                         </span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                   (0x00020000U)                         </span></div>
<div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                   (0x00040000U)                         </span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                   (0x00080000U)                         </span></div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                   (0x00100000U)                         </span></div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                   (0x00200000U)                         </span></div>
<div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                   (0x00400000U)                         </span></div>
<div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                   (0x00800000U)                         </span></div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                   (0x01000000U)                         </span></div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                   (0x02000000U)                         </span></div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                  (0x04000000U)                         </span></div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                  (0x08000000U)                         </span></div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                  (0x10000000U)                         </span></div>
<div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                  (0x20000000U)                         </span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                  (0x40000000U)                         </span></div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                  (0x80000000U)                         </span></div>
<div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160; </div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos               (0U)                                  </span></div>
<div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 7967</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)          </span></div>
<div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk                    </span></div>
<div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos               (1U)                                  </span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 7970</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)          </span></div>
<div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk                    </span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos               (2U)                                  </span></div>
<div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 7973</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)          </span></div>
<div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk                    </span></div>
<div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos               (3U)                                  </span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 7976</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)          </span></div>
<div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk                    </span></div>
<div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos               (4U)                                  </span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 7979</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)          </span></div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk                    </span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos               (5U)                                  </span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 7982</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)          </span></div>
<div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk                    </span></div>
<div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos               (6U)                                  </span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 7985</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)          </span></div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk                    </span></div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos               (7U)                                  </span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 7988</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)          </span></div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk                    </span></div>
<div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos               (8U)                                  </span></div>
<div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 7991</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)          </span></div>
<div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk                    </span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos               (9U)                                  </span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 7994</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)          </span></div>
<div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk                    </span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos              (10U)                                 </span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 7997</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)         </span></div>
<div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk                   </span></div>
<div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos              (11U)                                 </span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 8000</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)         </span></div>
<div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk                   </span></div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos              (12U)                                 </span></div>
<div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 8003</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)         </span></div>
<div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk                   </span></div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos              (13U)                                 </span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 8006</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)         </span></div>
<div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk                   </span></div>
<div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos              (14U)                                 </span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 8009</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)         </span></div>
<div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk                   </span></div>
<div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos              (15U)                                 </span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 8012</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)         </span></div>
<div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk                   </span></div>
<div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos               (16U)                                 </span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 8015</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)          </span></div>
<div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk                    </span></div>
<div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160; </div>
<div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div>
<div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Pos              (0U)                                  </span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f315a9807c36a14ec498f6348168345"> 8020</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL0_Pos)         </span></div>
<div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFRL0_Msk                   </span></div>
<div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Pos              (4U)                                  </span></div>
<div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5b659d9fb907a21c2d3afe5fb19f10"> 8023</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL1_Pos)         </span></div>
<div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFRL1_Msk                   </span></div>
<div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Pos              (8U)                                  </span></div>
<div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7636c00ff48f6ecebeea4564326e210"> 8026</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL2_Pos)         </span></div>
<div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFRL2_Msk                   </span></div>
<div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Pos              (12U)                                 </span></div>
<div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76cba0d408062489c28df042dcd30210"> 8029</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL3_Pos)         </span></div>
<div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFRL3_Msk                   </span></div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Pos              (16U)                                 </span></div>
<div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d16b4d7f2c4dd126fc8f6c94b47bd92"> 8032</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL4_Pos)         </span></div>
<div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFRL4_Msk                   </span></div>
<div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Pos              (20U)                                 </span></div>
<div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2afa964b91f1fe6945b482897e1b0d82"> 8035</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL5_Pos)         </span></div>
<div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFRL5_Msk                   </span></div>
<div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Pos              (24U)                                 </span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga329563a3d4a838301576e55ba129a60d"> 8038</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL6_Pos)         </span></div>
<div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFRL6_Msk                   </span></div>
<div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Pos              (28U)                                 </span></div>
<div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268f85d9983cfb7bdcdd92040ab8b2f7"> 8041</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Msk              (0xFUL &lt;&lt; GPIO_AFRL_AFRL7_Pos)         </span></div>
<div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFRL7_Msk                   </span></div>
<div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160; </div>
<div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Pos              (0U)                                  </span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ce41fe5d385ec28bb04dcc7a40f946"> 8046</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH0_Pos)         </span></div>
<div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFRH0_Msk                   </span></div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Pos              (4U)                                  </span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae312de282238e1fe17c1a1c44e0bf56f"> 8049</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH1_Pos)         </span></div>
<div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFRH1_Msk                   </span></div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Pos              (8U)                                  </span></div>
<div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5135a001e76392c0b606c76ef665fe"> 8052</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH2_Pos)         </span></div>
<div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFRH2_Msk                   </span></div>
<div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Pos              (12U)                                 </span></div>
<div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104c8bf9e1c968cad76a228785ed9c4e"> 8055</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH3_Pos)         </span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFRH3_Msk                   </span></div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Pos              (16U)                                 </span></div>
<div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b80f05acb0194c873ad020d2796ed4"> 8058</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH4_Pos)         </span></div>
<div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFRH4_Msk                   </span></div>
<div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Pos              (20U)                                 </span></div>
<div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe0ed08fe7fe25ee03a39b6e319fbd1"> 8061</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH5_Pos)         </span></div>
<div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFRH5_Msk                   </span></div>
<div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Pos              (24U)                                 </span></div>
<div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4298c4f07553fceb14ea59fdd7d453f6"> 8064</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH6_Pos)         </span></div>
<div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFRH6_Msk                   </span></div>
<div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Pos              (28U)                                 </span></div>
<div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042ad530db56232aa7f0116154e55e07"> 8067</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Msk              (0xFUL &lt;&lt; GPIO_AFRH_AFRH7_Pos)         </span></div>
<div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFRH7_Msk                   </span></div>
<div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160; </div>
<div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div>
<div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0                    (0x00000001U)                         </span></div>
<div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1                    (0x00000002U)                         </span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2                    (0x00000004U)                         </span></div>
<div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3                    (0x00000008U)                         </span></div>
<div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4                    (0x00000010U)                         </span></div>
<div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5                    (0x00000020U)                         </span></div>
<div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6                    (0x00000040U)                         </span></div>
<div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7                    (0x00000080U)                         </span></div>
<div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8                    (0x00000100U)                         </span></div>
<div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9                    (0x00000200U)                         </span></div>
<div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10                   (0x00000400U)                         </span></div>
<div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11                   (0x00000800U)                         </span></div>
<div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12                   (0x00001000U)                         </span></div>
<div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13                   (0x00002000U)                         </span></div>
<div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14                   (0x00004000U)                         </span></div>
<div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15                   (0x00008000U)                         </span></div>
<div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160; </div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="comment">/*                        High Resolution Timer (HRTIM)                       */</span></div>
<div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="comment">/******************** Master Timer control register ***************************/</span></div>
<div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_Pos          (0U)                                     </span></div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab954e4b475df134a8cbdb7aaae8180c8"> 8095</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_Msk          (0x7UL &lt;&lt; HRTIM_MCR_CK_PSC_Pos)           </span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7708ed5e2b362068e260cb4064829c21"> 8096</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC              HRTIM_MCR_CK_PSC_Msk                     </span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a33713e577d47fa276bb9f9bea4fb17"> 8097</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_0            (0x1UL &lt;&lt; HRTIM_MCR_CK_PSC_Pos)           </span></div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a4f4c59190f2825ebd37b26c0d72ee"> 8098</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_1            (0x2UL &lt;&lt; HRTIM_MCR_CK_PSC_Pos)           </span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8f4f07c9e681b87a89a1dac41dc4a63"> 8099</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CK_PSC_2            (0x4UL &lt;&lt; HRTIM_MCR_CK_PSC_Pos)           </span></div>
<div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="preprocessor">#define HRTIM_MCR_CONT_Pos            (3U)                                     </span></div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7deabee5f0fe1ccce52b96c0f1c5cc18"> 8102</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CONT_Msk            (0x1UL &lt;&lt; HRTIM_MCR_CONT_Pos)             </span></div>
<div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9088d5f69ed21b8d61f3d67d23400f"> 8103</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_CONT                HRTIM_MCR_CONT_Msk                       </span></div>
<div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor">#define HRTIM_MCR_RETRIG_Pos          (4U)                                     </span></div>
<div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3146934ea27a1b51757ef73cdf9ef591"> 8105</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_RETRIG_Msk          (0x1UL &lt;&lt; HRTIM_MCR_RETRIG_Pos)           </span></div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bbb228789cf1358cab051492a3ff628"> 8106</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_RETRIG              HRTIM_MCR_RETRIG_Msk                     </span></div>
<div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="preprocessor">#define HRTIM_MCR_HALF_Pos            (5U)                                     </span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47146820602cb40847f449b33868a195"> 8108</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_HALF_Msk            (0x1UL &lt;&lt; HRTIM_MCR_HALF_Pos)             </span></div>
<div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353b891ca4fe08354ee5b20ec2255dc1"> 8109</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_HALF                HRTIM_MCR_HALF_Msk                       </span></div>
<div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN_Pos         (8U)                                     </span></div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c29f5bb12c2d67ea9a0289a5ce5e68"> 8112</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN_Msk         (0x3UL &lt;&lt; HRTIM_MCR_SYNC_IN_Pos)          </span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6f468b26a974c235ef071e43055314"> 8113</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN             HRTIM_MCR_SYNC_IN_Msk                    </span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc6ae68f7028048bc516be646f8c0e6"> 8114</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN_0           (0x1UL &lt;&lt; HRTIM_MCR_SYNC_IN_Pos)          </span></div>
<div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebf3507dd801ec8a248899606eeed44"> 8115</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_IN_1           (0x2UL &lt;&lt; HRTIM_MCR_SYNC_IN_Pos)          </span></div>
<div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCRSTM_Pos        (10U)                                    </span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec28e598e481d0ec1922bc5488b9d99"> 8117</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCRSTM_Msk        (0x1UL &lt;&lt; HRTIM_MCR_SYNCRSTM_Pos)         </span></div>
<div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28c132ed13fb1e177bdeebd26af8825"> 8118</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCRSTM            HRTIM_MCR_SYNCRSTM_Msk                   </span></div>
<div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCSTRTM_Pos       (11U)                                    </span></div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa931d3e425a665c205f83e50aa8862d9"> 8120</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCSTRTM_Msk       (0x1UL &lt;&lt; HRTIM_MCR_SYNCSTRTM_Pos)        </span></div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca4e87a72a1c750b116764b069da673"> 8121</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCSTRTM           HRTIM_MCR_SYNCSTRTM_Msk                  </span></div>
<div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT_Pos        (12U)                                    </span></div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4969fe23f8fa15a8e0f0bcb0bbd54c9b"> 8123</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT_Msk        (0x3UL &lt;&lt; HRTIM_MCR_SYNC_OUT_Pos)         </span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8b73a57e69078cee234c5dbd38a53c"> 8124</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT            HRTIM_MCR_SYNC_OUT_Msk                   </span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c9ef61bc7dd6c5c4ce33b557d4f4b3"> 8125</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT_0          (0x1UL &lt;&lt; HRTIM_MCR_SYNC_OUT_Pos)         </span></div>
<div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9ad47f633a540b7fcaaaee33098e9e"> 8126</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_OUT_1          (0x2UL &lt;&lt; HRTIM_MCR_SYNC_OUT_Pos)         </span></div>
<div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC_Pos        (14U)                                    </span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ba1c5612fc60ff08493a960565f378"> 8128</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC_Msk        (0x3UL &lt;&lt; HRTIM_MCR_SYNC_SRC_Pos)         </span></div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f836fc95ed0aacc668840539bb223cc"> 8129</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC            HRTIM_MCR_SYNC_SRC_Msk                   </span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264ab501ffae38ff194223505cf06fdb"> 8130</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC_0          (0x1UL &lt;&lt; HRTIM_MCR_SYNC_SRC_Pos)         </span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f10db66a2ab16402ea47833f8f502ba"> 8131</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNC_SRC_1          (0x2UL &lt;&lt; HRTIM_MCR_SYNC_SRC_Pos)         </span></div>
<div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define HRTIM_MCR_MCEN_Pos            (16U)                                    </span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c7f2dbb59171e0bdc32cf5a6b1ab84"> 8134</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_MCEN_Msk            (0x1UL &lt;&lt; HRTIM_MCR_MCEN_Pos)             </span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aac9e049cd17597b5773facdec513de"> 8135</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_MCEN                HRTIM_MCR_MCEN_Msk                       </span></div>
<div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define HRTIM_MCR_TACEN_Pos           (17U)                                    </span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae784793f6226baadb12a4fa3ee3dc3d1"> 8137</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TACEN_Msk           (0x1UL &lt;&lt; HRTIM_MCR_TACEN_Pos)            </span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1274b5db8ce7d4aa29ae597ac68f4597"> 8138</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TACEN               HRTIM_MCR_TACEN_Msk                      </span></div>
<div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor">#define HRTIM_MCR_TBCEN_Pos           (18U)                                    </span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4f557efd483687fca309dd9b149e33"> 8140</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TBCEN_Msk           (0x1UL &lt;&lt; HRTIM_MCR_TBCEN_Pos)            </span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7bc81ab12c5147f3c49ef40bdab50"> 8141</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TBCEN               HRTIM_MCR_TBCEN_Msk                      </span></div>
<div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define HRTIM_MCR_TCCEN_Pos           (19U)                                    </span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083304c2f75ded47c6a799a3198b0b64"> 8143</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TCCEN_Msk           (0x1UL &lt;&lt; HRTIM_MCR_TCCEN_Pos)            </span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5117b7eb34be87e13bc8e52d0907d8e"> 8144</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TCCEN               HRTIM_MCR_TCCEN_Msk                      </span></div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define HRTIM_MCR_TDCEN_Pos           (20U)                                    </span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5edc4bbeab6c3c61fdfc8db707d38a"> 8146</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TDCEN_Msk           (0x1UL &lt;&lt; HRTIM_MCR_TDCEN_Pos)            </span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24040a8d2e5a16a9b9d26f91499aa214"> 8147</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TDCEN               HRTIM_MCR_TDCEN_Msk                      </span></div>
<div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define HRTIM_MCR_TECEN_Pos           (21U)                                    </span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f73760c8b7895cdad9a10f6635c95b4"> 8149</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TECEN_Msk           (0x1UL &lt;&lt; HRTIM_MCR_TECEN_Pos)            </span></div>
<div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482b221747d25453d9391f1be1661714"> 8150</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_TECEN               HRTIM_MCR_TECEN_Msk                      </span></div>
<div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC_Pos         (25U)                                    </span></div>
<div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e7e1b38b08821ca777434ebe2200d1"> 8153</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC_Msk         (0x3UL &lt;&lt; HRTIM_MCR_DACSYNC_Pos)          </span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14717e2e9832af8bf4ba05fe91eb6480"> 8154</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC             HRTIM_MCR_DACSYNC_Msk                    </span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbc3238efe3f2d2413af63e2bf0b091"> 8155</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC_0           (0x1UL &lt;&lt; HRTIM_MCR_DACSYNC_Pos)          </span></div>
<div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b523dc6a35321e09eae62bdd773f2e8"> 8156</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_DACSYNC_1           (0x2UL &lt;&lt; HRTIM_MCR_DACSYNC_Pos)          </span></div>
<div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define HRTIM_MCR_PREEN_Pos           (27U)                                    </span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747b5436fb2ffe4f5276459a29f8de23"> 8159</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_PREEN_Msk           (0x1UL &lt;&lt; HRTIM_MCR_PREEN_Pos)            </span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2468fdd0b644c9426b58b1382df7e9"> 8160</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_PREEN               HRTIM_MCR_PREEN_Msk                      </span></div>
<div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define HRTIM_MCR_MREPU_Pos           (29U)                                    </span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957aa0e574d8387f802ea8225f11e63c"> 8162</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_MREPU_Msk           (0x1UL &lt;&lt; HRTIM_MCR_MREPU_Pos)            </span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e60b5d971a219094e7cd94129fbbd9f"> 8163</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_MREPU               HRTIM_MCR_MREPU_Msk                      </span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA_Pos         (30U)                                    </span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0582011034e579e15da8e03a6bd07de"> 8166</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA_Msk         (0x3UL &lt;&lt; HRTIM_MCR_BRSTDMA_Pos)          </span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d695879279ea835ff64a552a9edb6e6"> 8167</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA             HRTIM_MCR_BRSTDMA_Msk                    </span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bede7341daf3ea45e0e5370cc2c4657"> 8168</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA_0           (0x1UL &lt;&lt; HRTIM_MCR_BRSTDMA_Pos)          </span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7dcfc5cd4287605b768969d78b3a2bf"> 8169</a></span>&#160;<span class="preprocessor">#define HRTIM_MCR_BRSTDMA_1           (0x2UL &lt;&lt; HRTIM_MCR_BRSTDMA_Pos)          </span></div>
<div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="comment">/******************** Master Timer Interrupt status register ******************/</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP1_Pos          (0U)                                     </span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a0eddb8eac84d02bf2e625c123c4a8f"> 8173</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP1_Msk          (0x1UL &lt;&lt; HRTIM_MISR_MCMP1_Pos)           </span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb41af118284c84e320469844853cff"> 8174</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP1              HRTIM_MISR_MCMP1_Msk                     </span></div>
<div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP2_Pos          (1U)                                     </span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae111130baa0f929a469a92f2c36b23ac"> 8176</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP2_Msk          (0x1UL &lt;&lt; HRTIM_MISR_MCMP2_Pos)           </span></div>
<div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6954b3b09ea3d76e9d8b07682c62f0"> 8177</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP2              HRTIM_MISR_MCMP2_Msk                     </span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP3_Pos          (2U)                                     </span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56eccf68a950a7b48bab2c7804ac23d0"> 8179</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP3_Msk          (0x1UL &lt;&lt; HRTIM_MISR_MCMP3_Pos)           </span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44a329324bc6c0c2c8836c939412817"> 8180</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP3              HRTIM_MISR_MCMP3_Msk                     </span></div>
<div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP4_Pos          (3U)                                     </span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c02b4d1944e5ca4236b1eb55da028c"> 8182</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP4_Msk          (0x1UL &lt;&lt; HRTIM_MISR_MCMP4_Pos)           </span></div>
<div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe34d5075991491f2133bed0fe664e4d"> 8183</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP4              HRTIM_MISR_MCMP4_Msk                     </span></div>
<div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MREP_Pos           (4U)                                     </span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb7d7c697eba8417fb1b0f9aa2daf6e"> 8185</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MREP_Msk           (0x1UL &lt;&lt; HRTIM_MISR_MREP_Pos)            </span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7b9b95b9da1b1e817a096106c69fc7"> 8186</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MREP               HRTIM_MISR_MREP_Msk                      </span></div>
<div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define HRTIM_MISR_SYNC_Pos           (5U)                                     </span></div>
<div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9068f08ce74c85744810bcb7bebce6f8"> 8188</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_SYNC_Msk           (0x1UL &lt;&lt; HRTIM_MISR_SYNC_Pos)            </span></div>
<div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f09a63f35db2cc523fc61e6954658f"> 8189</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_SYNC               HRTIM_MISR_SYNC_Msk                      </span></div>
<div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MUPD_Pos           (6U)                                     </span></div>
<div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca6bb1f5bac90c10f16b95251a112a4"> 8191</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MUPD_Msk           (0x1UL &lt;&lt; HRTIM_MISR_MUPD_Pos)            </span></div>
<div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6edf56316d718fcdc48a3ea16b9748da"> 8192</a></span>&#160;<span class="preprocessor">#define HRTIM_MISR_MUPD               HRTIM_MISR_MUPD_Msk                      </span></div>
<div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="comment">/******************** Master Timer Interrupt clear register *******************/</span></div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP1_Pos          (0U)                                     </span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6dc54ed8d33cf59f7b28d5b7c6bffc"> 8196</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP1_Msk          (0x1UL &lt;&lt; HRTIM_MICR_MCMP1_Pos)           </span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305f735f487d5bf4119349195dc545f6"> 8197</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP1              HRTIM_MICR_MCMP1_Msk                     </span></div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP2_Pos          (1U)                                     </span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5839ec53f58a9e22604306fcb00aad1"> 8199</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP2_Msk          (0x1UL &lt;&lt; HRTIM_MICR_MCMP2_Pos)           </span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fc28ae961e91641bba21e86071eb73"> 8200</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP2              HRTIM_MICR_MCMP2_Msk                     </span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP3_Pos          (2U)                                     </span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32d60eb46e779630bcb20cd4edf5899"> 8202</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP3_Msk          (0x1UL &lt;&lt; HRTIM_MICR_MCMP3_Pos)           </span></div>
<div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40accb2a48c0d1fbcbdd7ea9b895d26a"> 8203</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP3              HRTIM_MICR_MCMP3_Msk                     </span></div>
<div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP4_Pos          (3U)                                     </span></div>
<div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76278fcfe8783c94a3baeb976cefaace"> 8205</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP4_Msk          (0x1UL &lt;&lt; HRTIM_MICR_MCMP4_Pos)           </span></div>
<div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a55f112835574351bef950a6c374efa"> 8206</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP4              HRTIM_MICR_MCMP4_Msk                     </span></div>
<div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MREP_Pos           (4U)                                     </span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8e436aab5058fcac31caf3f3d66c1e"> 8208</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MREP_Msk           (0x1UL &lt;&lt; HRTIM_MICR_MREP_Pos)            </span></div>
<div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84794a3d0e1d4ee7676c7d265ea0452b"> 8209</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MREP               HRTIM_MICR_MREP_Msk                      </span></div>
<div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define HRTIM_MICR_SYNC_Pos           (5U)                                     </span></div>
<div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f2648a7b13f546fdf04f1994138e3d"> 8211</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_SYNC_Msk           (0x1UL &lt;&lt; HRTIM_MICR_SYNC_Pos)            </span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b1a038abd0ccc47da708df01a1cda36"> 8212</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_SYNC               HRTIM_MICR_SYNC_Msk                      </span></div>
<div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MUPD_Pos           (6U)                                     </span></div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade634183253a036110e4f1d7f5aad707"> 8214</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MUPD_Msk           (0x1UL &lt;&lt; HRTIM_MICR_MUPD_Pos)            </span></div>
<div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ea5a2eaffb285912f4c931b7ba4031"> 8215</a></span>&#160;<span class="preprocessor">#define HRTIM_MICR_MUPD               HRTIM_MICR_MUPD_Msk                      </span></div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="comment">/******************** Master Timer DMA/Interrupt enable register **************/</span></div>
<div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1IE_Pos       (0U)                                     </span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad182630ddbed1a09703016d012679789"> 8219</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1IE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP1IE_Pos)        </span></div>
<div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb46a35b646aa59717c8f4bca34ffd7"> 8220</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1IE           HRTIM_MDIER_MCMP1IE_Msk                  </span></div>
<div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2IE_Pos       (1U)                                     </span></div>
<div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5abf5b07fb0820596a277b3ef550e84"> 8222</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2IE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP2IE_Pos)        </span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad22f77be9c839ebe07ade8ae3f0ae2ff"> 8223</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2IE           HRTIM_MDIER_MCMP2IE_Msk                  </span></div>
<div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3IE_Pos       (2U)                                     </span></div>
<div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3df46e7677ade8b1dde7fe4783b5269"> 8225</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3IE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP3IE_Pos)        </span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e54c31c684a6d53f81769641db10c92"> 8226</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3IE           HRTIM_MDIER_MCMP3IE_Msk                  </span></div>
<div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4IE_Pos       (3U)                                     </span></div>
<div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabefcbb5e7461c55ec0137c397c7d234"> 8228</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4IE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP4IE_Pos)        </span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8167b80c6d91acb829fb702032ec6424"> 8229</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4IE           HRTIM_MDIER_MCMP4IE_Msk                  </span></div>
<div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPIE_Pos        (4U)                                     </span></div>
<div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae42b3644e3619a859ff736452197dd9f"> 8231</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPIE_Msk        (0x1UL &lt;&lt; HRTIM_MDIER_MREPIE_Pos)         </span></div>
<div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac761652577349581902819e33034e335"> 8232</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPIE            HRTIM_MDIER_MREPIE_Msk                   </span></div>
<div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCIE_Pos        (5U)                                     </span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f6cefddadae5351f3a9c5ac679c286"> 8234</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCIE_Msk        (0x1UL &lt;&lt; HRTIM_MDIER_SYNCIE_Pos)         </span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc1dac91f65495ae5b513f67cb89c284"> 8235</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCIE            HRTIM_MDIER_SYNCIE_Msk                   </span></div>
<div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDIE_Pos        (6U)                                     </span></div>
<div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04f1318836d869ab59eaf612d52f477a"> 8237</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDIE_Msk        (0x1UL &lt;&lt; HRTIM_MDIER_MUPDIE_Pos)         </span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cb7d697f780eca9a2331d35ef62d14"> 8238</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDIE            HRTIM_MDIER_MUPDIE_Msk                   </span></div>
<div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1DE_Pos       (16U)                                    </span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d853c90af7449534444315dc5b546a"> 8241</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1DE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP1DE_Pos)        </span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3c137c07d889753b4b9b303c8d65d1"> 8242</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1DE           HRTIM_MDIER_MCMP1DE_Msk                  </span></div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2DE_Pos       (17U)                                    </span></div>
<div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac358f5f56b95a9965f22c30aa808cd70"> 8244</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2DE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP2DE_Pos)        </span></div>
<div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb72ebe4c9792617bbe8beb4d4f9bd0d"> 8245</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP2DE           HRTIM_MDIER_MCMP2DE_Msk                  </span></div>
<div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3DE_Pos       (18U)                                    </span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f47cc8da55dc1748d8951392831bc89"> 8247</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3DE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP3DE_Pos)        </span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e83fe0989f948f121234d67b9f8d749"> 8248</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP3DE           HRTIM_MDIER_MCMP3DE_Msk                  </span></div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4DE_Pos       (19U)                                    </span></div>
<div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga419f3c68c8a9d3c0a48ed86798277f33"> 8250</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4DE_Msk       (0x1UL &lt;&lt; HRTIM_MDIER_MCMP4DE_Pos)        </span></div>
<div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f42842d92a763aad5f92964ce7dd95"> 8251</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP4DE           HRTIM_MDIER_MCMP4DE_Msk                  </span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPDE_Pos        (20U)                                    </span></div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052df961caa4d7ceaf7cdf166cf9ebb"> 8253</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPDE_Msk        (0x1UL &lt;&lt; HRTIM_MDIER_MREPDE_Pos)         </span></div>
<div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe42d54e26aa19b977897de0ecfcd61"> 8254</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MREPDE            HRTIM_MDIER_MREPDE_Msk                   </span></div>
<div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCDE_Pos        (21U)                                    </span></div>
<div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga129768c843d8e3b04df9f1c6c238b2aa"> 8256</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCDE_Msk        (0x1UL &lt;&lt; HRTIM_MDIER_SYNCDE_Pos)         </span></div>
<div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bf53574dce6e394537c8f5ebbaed36"> 8257</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_SYNCDE            HRTIM_MDIER_SYNCDE_Msk                   </span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDDE_Pos        (22U)                                    </span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bc2a8bfb6965935dd1321868fe08df"> 8259</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDDE_Msk        (0x1UL &lt;&lt; HRTIM_MDIER_MUPDDE_Pos)         </span></div>
<div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae416f5758fc837c90b683b88320f03"> 8260</a></span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MUPDDE            HRTIM_MDIER_MUPDDE_Msk                   </span></div>
<div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MCNTR register  ****************/</span></div>
<div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define HRTIM_MCNTR_MCNTR_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657859288b1164e5e915919997c33fd6"> 8264</a></span>&#160;<span class="preprocessor">#define HRTIM_MCNTR_MCNTR_Msk         (0xFFFFUL &lt;&lt; HRTIM_MCNTR_MCNTR_Pos)      </span></div>
<div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecaabcdcf3c4763eeb9c487935177a53"> 8265</a></span>&#160;<span class="preprocessor">#define HRTIM_MCNTR_MCNTR             HRTIM_MCNTR_MCNTR_Msk                    </span></div>
<div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MPER register  *****************/</span></div>
<div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define HRTIM_MPER_MPER_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga865844bd23c9790dd8219404e01b0502"> 8269</a></span>&#160;<span class="preprocessor">#define HRTIM_MPER_MPER_Msk           (0xFFFFUL &lt;&lt; HRTIM_MPER_MPER_Pos)        </span></div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67410db2fd7d4e1688e184d66a239e99"> 8270</a></span>&#160;<span class="preprocessor">#define HRTIM_MPER_MPER               HRTIM_MPER_MPER_Msk                      </span></div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MREP register  *****************/</span></div>
<div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define HRTIM_MREP_MREP_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabd69c24f6c4849b3c251f56c95e74d"> 8274</a></span>&#160;<span class="preprocessor">#define HRTIM_MREP_MREP_Msk           (0xFFUL &lt;&lt; HRTIM_MREP_MREP_Pos)          </span></div>
<div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa96feb0001770145ac08df53b80703ec"> 8275</a></span>&#160;<span class="preprocessor">#define HRTIM_MREP_MREP               HRTIM_MREP_MREP_Msk                      </span></div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MCMP1R register  *****************/</span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define HRTIM_MCMP1R_MCMP1R_Pos       (0U)                                     </span></div>
<div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b59148bbe48bee6a38f86b7ce67cc2"> 8279</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP1R_MCMP1R_Msk       (0xFFFFUL &lt;&lt; HRTIM_MCMP1R_MCMP1R_Pos)    </span></div>
<div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520d879e2e57b3e96f910ae4dbc91e5a"> 8280</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP1R_MCMP1R           HRTIM_MCMP1R_MCMP1R_Msk                  </span></div>
<div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MCMP2R register  *****************/</span></div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define HRTIM_MCMP2R_MCMP2R_Pos       (0U)                                     </span></div>
<div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069252abe98a791318d83e76f4e97b87"> 8284</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP2R_MCMP2R_Msk       (0xFFFFUL &lt;&lt; HRTIM_MCMP2R_MCMP2R_Pos)    </span></div>
<div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a8e991b2bb040f704abe72e0b60138"> 8285</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP2R_MCMP2R           HRTIM_MCMP2R_MCMP2R_Msk                  </span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MCMP3R register  *****************/</span></div>
<div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define HRTIM_MCMP3R_MCMP3R_Pos       (0U)                                     </span></div>
<div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a3dd2ab45f5a6bfaed5b50fc1855061"> 8289</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP3R_MCMP3R_Msk       (0xFFFFUL &lt;&lt; HRTIM_MCMP3R_MCMP3R_Pos)    </span></div>
<div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97313b634706edbc0e073aa123ea6fd5"> 8290</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP3R_MCMP3R           HRTIM_MCMP3R_MCMP3R_Msk                  </span></div>
<div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_MCMP4R register  *****************/</span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define HRTIM_MCMP4R_MCMP4R_Pos       (0U)                                     </span></div>
<div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e28f00c91263cb34ffcbc5c987ba379"> 8294</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP4R_MCMP4R_Msk       (0xFFFFUL &lt;&lt; HRTIM_MCMP4R_MCMP4R_Pos)    </span></div>
<div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4846c7e63a4369937698230754aef2bd"> 8295</a></span>&#160;<span class="preprocessor">#define HRTIM_MCMP4R_MCMP4R           HRTIM_MCMP4R_MCMP4R_Msk                  </span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define HRTIM_MCMP1R_MCMP2R HRTIM_MCMP2R_MCMP2R</span></div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define HRTIM_MCMP1R_MCMP3R HRTIM_MCMP3R_MCMP3R</span></div>
<div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define HRTIM_MCMP1R_MCMP4R HRTIM_MCMP4R_MCMP4R</span></div>
<div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160; </div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="comment">/******************** Slave control register **********************************/</span></div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_Pos        (0U)                                     </span></div>
<div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff07c98f3d1434620611a856029340f9"> 8304</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_Msk        (0x7UL &lt;&lt; HRTIM_TIMCR_CK_PSC_Pos)         </span></div>
<div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a99c1c2af67a009f4defbe2f1eee6b5"> 8305</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC            HRTIM_TIMCR_CK_PSC_Msk                   </span></div>
<div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7d4c8ca193519eecda7f0e82445af"> 8306</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_0          (0x1UL &lt;&lt; HRTIM_TIMCR_CK_PSC_Pos)         </span></div>
<div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215456ef986895b149cf41cf8038a91f"> 8307</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_1          (0x2UL &lt;&lt; HRTIM_TIMCR_CK_PSC_Pos)         </span></div>
<div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c67dc54ba1be3f258a45cf092147a7d"> 8308</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CK_PSC_2          (0x4UL &lt;&lt; HRTIM_TIMCR_CK_PSC_Pos)         </span></div>
<div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CONT_Pos          (3U)                                     </span></div>
<div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602263a8e797bdb6dab4c2a3422300b3"> 8311</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CONT_Msk          (0x1UL &lt;&lt; HRTIM_TIMCR_CONT_Pos)           </span></div>
<div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafa45171799f93db1dd2fb5b8aabba7"> 8312</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_CONT              HRTIM_TIMCR_CONT_Msk                     </span></div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_RETRIG_Pos        (4U)                                     </span></div>
<div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4b364de6ec52444e2a74ef84eefb180"> 8314</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_RETRIG_Msk        (0x1UL &lt;&lt; HRTIM_TIMCR_RETRIG_Pos)         </span></div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb45f09bc4f55d1a5d713a1a9a73f8a"> 8315</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_RETRIG            HRTIM_TIMCR_RETRIG_Msk                   </span></div>
<div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_HALF_Pos          (5U)                                     </span></div>
<div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd12f99c99d4f0c82bea37fd36588d64"> 8317</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_HALF_Msk          (0x1UL &lt;&lt; HRTIM_TIMCR_HALF_Pos)           </span></div>
<div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e953fe053049ccb8acb769c1c1804f"> 8318</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_HALF              HRTIM_TIMCR_HALF_Msk                     </span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PSHPLL_Pos        (6U)                                     </span></div>
<div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b4b989d7c2961e023a752150858ada"> 8320</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PSHPLL_Msk        (0x1UL &lt;&lt; HRTIM_TIMCR_PSHPLL_Pos)         </span></div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559bed2e803cf4e27127dcfe9129ffc4"> 8321</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PSHPLL            HRTIM_TIMCR_PSHPLL_Msk                   </span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCRST_Pos       (10U)                                    </span></div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c13cb3087c34006d6b29c659acd81a"> 8324</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCRST_Msk       (0x1UL &lt;&lt; HRTIM_TIMCR_SYNCRST_Pos)        </span></div>
<div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3514842ebb606b8736d2842d9ee9d77"> 8325</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCRST           HRTIM_TIMCR_SYNCRST_Msk                  </span></div>
<div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCSTRT_Pos      (11U)                                    </span></div>
<div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b301ba35336c4d006e3343bad38aa81"> 8327</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCSTRT_Msk      (0x1UL &lt;&lt; HRTIM_TIMCR_SYNCSTRT_Pos)       </span></div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6dd6335f8abca972e1aa34049d5de1f"> 8328</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_SYNCSTRT          HRTIM_TIMCR_SYNCSTRT_Msk                 </span></div>
<div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_Pos       (12U)                                    </span></div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36ee7874f928cec794576ae3a61e02f9"> 8331</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_Msk       (0x3UL &lt;&lt; HRTIM_TIMCR_DELCMP2_Pos)        </span></div>
<div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2787376ca28a1480035436313ea8f9"> 8332</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2           HRTIM_TIMCR_DELCMP2_Msk                  </span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c5f46e9789ac5c7f3f9e33fd4d55f9"> 8333</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_0         (0x1UL &lt;&lt; HRTIM_TIMCR_DELCMP2_Pos)        </span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5fbb688fc882eb9b5f91fb1f3f36d8a"> 8334</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_1         (0x2UL &lt;&lt; HRTIM_TIMCR_DELCMP2_Pos)        </span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_Pos       (14U)                                    </span></div>
<div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553824c5e111bcbfdf07a333b3126a67"> 8336</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_Msk       (0x3UL &lt;&lt; HRTIM_TIMCR_DELCMP4_Pos)        </span></div>
<div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26acd8328c374efb9b5353b72e6c688"> 8337</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4           HRTIM_TIMCR_DELCMP4_Msk                  </span></div>
<div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c08ed2c046f4934510ce4d2f16a399"> 8338</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_0         (0x1UL &lt;&lt; HRTIM_TIMCR_DELCMP4_Pos)        </span></div>
<div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a81e11de3b22f5caf9f3da0b379dff3"> 8339</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_1         (0x2UL &lt;&lt; HRTIM_TIMCR_DELCMP4_Pos)        </span></div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TREPU_Pos         (17U)                                    </span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b15407eaa5c3002c9ca6bcc11491851"> 8342</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TREPU_Msk         (0x1UL &lt;&lt; HRTIM_TIMCR_TREPU_Pos)          </span></div>
<div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbfd71d06250df0b40f1fb758e7ad609"> 8343</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TREPU             HRTIM_TIMCR_TREPU_Msk                    </span></div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TRSTU_Pos         (18U)                                    </span></div>
<div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf784f6e39bea4a7d9725f360c2349dd"> 8345</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TRSTU_Msk         (0x1UL &lt;&lt; HRTIM_TIMCR_TRSTU_Pos)          </span></div>
<div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae65ab6ff1c6c8a6445c020046d82e12d"> 8346</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TRSTU             HRTIM_TIMCR_TRSTU_Msk                    </span></div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TAU_Pos           (19U)                                    </span></div>
<div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8070a073f423474e6c41aba70cf3afc"> 8348</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TAU_Msk           (0x1UL &lt;&lt; HRTIM_TIMCR_TAU_Pos)            </span></div>
<div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2c111a7aa3934dd16f5af954891607"> 8349</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TAU               HRTIM_TIMCR_TAU_Msk                      </span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TBU_Pos           (20U)                                    </span></div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e20761b23a5cdd4b1bbc7d74ea1067"> 8351</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TBU_Msk           (0x1UL &lt;&lt; HRTIM_TIMCR_TBU_Pos)            </span></div>
<div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71105d31baace4727258b64e4530d84"> 8352</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TBU               HRTIM_TIMCR_TBU_Msk                      </span></div>
<div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TCU_Pos           (21U)                                    </span></div>
<div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdba20db6d08d2576ba9582d968b8ea3"> 8354</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TCU_Msk           (0x1UL &lt;&lt; HRTIM_TIMCR_TCU_Pos)            </span></div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eb4697b56ccd4e9ba98609967dbfc4"> 8355</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TCU               HRTIM_TIMCR_TCU_Msk                      </span></div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TDU_Pos           (22U)                                    </span></div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c57464c64ac707aa9ffde11cfef562"> 8357</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TDU_Msk           (0x1UL &lt;&lt; HRTIM_TIMCR_TDU_Pos)            </span></div>
<div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461267e23d0330fa8ddb483f69ad2be7"> 8358</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TDU               HRTIM_TIMCR_TDU_Msk                      </span></div>
<div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TEU_Pos           (23U)                                    </span></div>
<div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89366e5ef1c0876d59ced5b0eaa9911"> 8360</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TEU_Msk           (0x1UL &lt;&lt; HRTIM_TIMCR_TEU_Pos)            </span></div>
<div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eafdfac1aed876bacc81760bc892112"> 8361</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_TEU               HRTIM_TIMCR_TEU_Msk                      </span></div>
<div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_MSTU_Pos          (24U)                                    </span></div>
<div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711da3d642504e28b7ceca59ee443a10"> 8363</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_MSTU_Msk          (0x1UL &lt;&lt; HRTIM_TIMCR_MSTU_Pos)           </span></div>
<div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf957bd52d8108ef470d729468038e4bf"> 8364</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_MSTU              HRTIM_TIMCR_MSTU_Msk                     </span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC_Pos       (25U)                                    </span></div>
<div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6232b11df17bd042884a4e9c70d22ce2"> 8367</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC_Msk       (0x3UL &lt;&lt; HRTIM_TIMCR_DACSYNC_Pos)        </span></div>
<div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4861a998b7168c3261da93c334ab1e"> 8368</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC           HRTIM_TIMCR_DACSYNC_Msk                  </span></div>
<div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04608d7a6226d3566dfe28a8bd136a28"> 8369</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC_0         (0x1UL &lt;&lt; HRTIM_TIMCR_DACSYNC_Pos)        </span></div>
<div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9e4a1f088cf048b353889982a9e018"> 8370</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DACSYNC_1         (0x2UL &lt;&lt; HRTIM_TIMCR_DACSYNC_Pos)        </span></div>
<div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PREEN_Pos         (27U)                                    </span></div>
<div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8107ca618e92960140be4adf2590af2d"> 8372</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PREEN_Msk         (0x1UL &lt;&lt; HRTIM_TIMCR_PREEN_Pos)          </span></div>
<div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb6f3ce5fb9768f516351586724e20a3"> 8373</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PREEN             HRTIM_TIMCR_PREEN_Msk                    </span></div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_Pos        (28U)                                    </span></div>
<div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960b55afd3dd625678c4a1c142a4cbeb"> 8376</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_Msk        (0xFUL &lt;&lt; HRTIM_TIMCR_UPDGAT_Pos)         </span></div>
<div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30c89f08e0d63d9487c00c5c61b78c84"> 8377</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT            HRTIM_TIMCR_UPDGAT_Msk                   </span></div>
<div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63aeb071e25cc7d69baa09fb958c5ec"> 8378</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_0          (0x1UL &lt;&lt; HRTIM_TIMCR_UPDGAT_Pos)         </span></div>
<div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59386f392f4ef894b7a728e1c00e3505"> 8379</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_1          (0x2UL &lt;&lt; HRTIM_TIMCR_UPDGAT_Pos)         </span></div>
<div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3007fc26d6742a228d81bd4b1cb6beae"> 8380</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_2          (0x4UL &lt;&lt; HRTIM_TIMCR_UPDGAT_Pos)         </span></div>
<div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e603ca85fec1ebddbaa4fa1f45ac272"> 8381</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_3          (0x8UL &lt;&lt; HRTIM_TIMCR_UPDGAT_Pos)         </span></div>
<div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="comment">/******************** Slave Interrupt status register **************************/</span></div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="comment">/* Aliases to keep compatibility after HRTIM_TIMICR_DLYPRTxC constants removal */</span></div>
<div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT1C_Pos     HRTIM_TIMICR_RSTC_Pos</span></div>
<div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT1C_Msk     HRTIM_TIMICR_DLYPRTC_Msk</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT1C         HRTIM_TIMICR_DLYPRTC</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT2C_Pos     HRTIM_TIMICR_RSTC_Pos</span></div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT2C_Msk     HRTIM_TIMICR_DLYPRTC_Msk</span></div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRT2C         HRTIM_TIMICR_DLYPRTC</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160; </div>
<div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP1_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35c11c2cece3b8df40e98578eb87d626"> 8393</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP1_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_CMP1_Pos)          </span></div>
<div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d70dace0a547d93381e9e5c41a9f0df"> 8394</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP1             HRTIM_TIMISR_CMP1_Msk                    </span></div>
<div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP2_Pos         (1U)                                     </span></div>
<div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a3734d740e2aa92c645f97d5aff84c"> 8396</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP2_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_CMP2_Pos)          </span></div>
<div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9bdaf29c57f076ccf02259c8d2f9cf"> 8397</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP2             HRTIM_TIMISR_CMP2_Msk                    </span></div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP3_Pos         (2U)                                     </span></div>
<div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce20f3eec68489be245a0aff1a49059"> 8399</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP3_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_CMP3_Pos)          </span></div>
<div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2144ea2a44262a27dc90b350f085ae8a"> 8400</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP3             HRTIM_TIMISR_CMP3_Msk                    </span></div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP4_Pos         (3U)                                     </span></div>
<div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c8c5ffd30e0b4b970d12c69a663c8"> 8402</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP4_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_CMP4_Pos)          </span></div>
<div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a96525a940627e2e64289834e255ef"> 8403</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP4             HRTIM_TIMISR_CMP4_Msk                    </span></div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_REP_Pos          (4U)                                     </span></div>
<div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ec7f55e9f6d50937f61c4c6270e609"> 8405</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_REP_Msk          (0x1UL &lt;&lt; HRTIM_TIMISR_REP_Pos)           </span></div>
<div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aad75cfcbccb7537744e2b5145bbec2"> 8406</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_REP              HRTIM_TIMISR_REP_Msk                     </span></div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_UPD_Pos          (6U)                                     </span></div>
<div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed0ffaead5b644c38eac74c5dc0e4ea4"> 8408</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_UPD_Msk          (0x1UL &lt;&lt; HRTIM_TIMISR_UPD_Pos)           </span></div>
<div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf079d66e6c2e4f1fd1b37ed0764adbd"> 8409</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_UPD              HRTIM_TIMISR_UPD_Msk                     </span></div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT1_Pos         (7U)                                     </span></div>
<div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76496eeb69e26c489deb429b3894f844"> 8411</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT1_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_CPT1_Pos)          </span></div>
<div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968540ed4761d4c1f876fb119097af87"> 8412</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT1             HRTIM_TIMISR_CPT1_Msk                    </span></div>
<div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT2_Pos         (8U)                                     </span></div>
<div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafef48f718648cdf4ddc8e81efca9f26c"> 8414</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT2_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_CPT2_Pos)          </span></div>
<div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b0b8eaf8315c26347d87ab38f30ba0"> 8415</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPT2             HRTIM_TIMISR_CPT2_Msk                    </span></div>
<div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET1_Pos         (9U)                                     </span></div>
<div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4a385273b8c7f8a7b54f0629f77ae2"> 8417</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET1_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_SET1_Pos)          </span></div>
<div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722d7bb009b799b65568883a4867951"> 8418</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET1             HRTIM_TIMISR_SET1_Msk                    </span></div>
<div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST1_Pos         (10U)                                    </span></div>
<div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e20090378a236991060348915b57ba"> 8420</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST1_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_RST1_Pos)          </span></div>
<div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67476a474d91ce201c8eb8b3306a73e8"> 8421</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST1             HRTIM_TIMISR_RST1_Msk                    </span></div>
<div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET2_Pos         (11U)                                    </span></div>
<div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8533e77812c4135a5c418570b8216aeb"> 8423</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET2_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_SET2_Pos)          </span></div>
<div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5e109d05eed50b3a0096fb0e97ee17"> 8424</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_SET2             HRTIM_TIMISR_SET2_Msk                    </span></div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST2_Pos         (12U)                                    </span></div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f461c43ffc9653ffdb54a917b75a1f"> 8426</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST2_Msk         (0x1UL &lt;&lt; HRTIM_TIMISR_RST2_Pos)          </span></div>
<div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d54f163c558d7faae3753cb286ecc5a"> 8427</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST2             HRTIM_TIMISR_RST2_Msk                    </span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST_Pos          (13U)                                    </span></div>
<div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c61111fbc7d44631a859e3742d10eb"> 8429</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST_Msk          (0x1UL &lt;&lt; HRTIM_TIMISR_RST_Pos)           </span></div>
<div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga153a1fc97f18fa7784527020779975f9"> 8430</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_RST              HRTIM_TIMISR_RST_Msk                     </span></div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_DLYPRT_Pos       (14U)                                    </span></div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e9c0f03b340ba1c66a5a80ebc1c5ef"> 8432</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_DLYPRT_Msk       (0x1UL &lt;&lt; HRTIM_TIMISR_DLYPRT_Pos)        </span></div>
<div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bba78d6c2309361c19893befe4f20"> 8433</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_DLYPRT           HRTIM_TIMISR_DLYPRT_Msk                  </span></div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPPSTAT_Pos      (16U)                                    </span></div>
<div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a43268ab67d593dc452b282f4df1f2c"> 8435</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPPSTAT_Msk      (0x1UL &lt;&lt; HRTIM_TIMISR_CPPSTAT_Pos)       </span></div>
<div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca610de45c69444a7145fa994535463"> 8436</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CPPSTAT          HRTIM_TIMISR_CPPSTAT_Msk                 </span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_IPPSTAT_Pos      (17U)                                    </span></div>
<div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba118f9551837455193d94e6dfd2387"> 8438</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_IPPSTAT_Msk      (0x1UL &lt;&lt; HRTIM_TIMISR_IPPSTAT_Pos)       </span></div>
<div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a659dd79e9ee9fb66670e66f66d181d"> 8439</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_IPPSTAT          HRTIM_TIMISR_IPPSTAT_Msk                 </span></div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1STAT_Pos       (18U)                                    </span></div>
<div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc2af63013fbe8e51928950a3d623cfc"> 8441</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1STAT_Msk       (0x1UL &lt;&lt; HRTIM_TIMISR_O1STAT_Pos)        </span></div>
<div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d51a06b1dd4380375b0cfef251e2fc7"> 8442</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1STAT           HRTIM_TIMISR_O1STAT_Msk                  </span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2STAT_Pos       (19U)                                    </span></div>
<div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e5df6f6434a5faafab431ea315e446a"> 8444</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2STAT_Msk       (0x1UL &lt;&lt; HRTIM_TIMISR_O2STAT_Pos)        </span></div>
<div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbade7403f042b862c5329e095eeca9c"> 8445</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2STAT           HRTIM_TIMISR_O2STAT_Msk                  </span></div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1CPY_Pos        (20U)                                    </span></div>
<div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac40f9b5c79bf2d0bd26f7ef3dfc97778"> 8447</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1CPY_Msk        (0x1UL &lt;&lt; HRTIM_TIMISR_O1CPY_Pos)         </span></div>
<div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee557741adc7fc8bffc15ff2f73fb89"> 8448</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O1CPY            HRTIM_TIMISR_O1CPY_Msk                   </span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2CPY_Pos        (21U)                                    </span></div>
<div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19f9863bbd3fff6aad51b20e8ebcbfd"> 8450</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2CPY_Msk        (0x1UL &lt;&lt; HRTIM_TIMISR_O2CPY_Pos)         </span></div>
<div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a772f09868c1106a6da2d9e42eb7a3"> 8451</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_O2CPY            HRTIM_TIMISR_O2CPY_Msk                   </span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="comment">/******************** Slave Interrupt clear register **************************/</span></div>
<div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP1C_Pos        (0U)                                     </span></div>
<div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f294b078220be0b2d36eb1e2cb19bf"> 8455</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP1C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_CMP1C_Pos)         </span></div>
<div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d54a5ec4141572ecf5aa5beeaf24c7"> 8456</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP1C            HRTIM_TIMICR_CMP1C_Msk                   </span></div>
<div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP2C_Pos        (1U)                                     </span></div>
<div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea02b807061521504b08faf1d5ad428"> 8458</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP2C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_CMP2C_Pos)         </span></div>
<div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb75b6eb36e1e2ccc59d8989a836638"> 8459</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP2C            HRTIM_TIMICR_CMP2C_Msk                   </span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP3C_Pos        (2U)                                     </span></div>
<div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a6379102462c9b7331812c325b1398a"> 8461</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP3C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_CMP3C_Pos)         </span></div>
<div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b14030070bb52e33eb5bc816a76625f"> 8462</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP3C            HRTIM_TIMICR_CMP3C_Msk                   </span></div>
<div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP4C_Pos        (3U)                                     </span></div>
<div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf5ce742237401263868d80d04a5604"> 8464</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP4C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_CMP4C_Pos)         </span></div>
<div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0968378ee40c5c9609460352ee16dbc"> 8465</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP4C            HRTIM_TIMICR_CMP4C_Msk                   </span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_REPC_Pos         (4U)                                     </span></div>
<div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ccc48d7baed160eb1c37b398c47ba8"> 8467</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_REPC_Msk         (0x1UL &lt;&lt; HRTIM_TIMICR_REPC_Pos)          </span></div>
<div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb3773742362fb1a1179b1536e6e55"> 8468</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_REPC             HRTIM_TIMICR_REPC_Msk                    </span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_UPDC_Pos         (6U)                                     </span></div>
<div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5741fd756c3e50d3171d5040e675a40"> 8470</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_UPDC_Msk         (0x1UL &lt;&lt; HRTIM_TIMICR_UPDC_Pos)          </span></div>
<div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b4e5031435f0fc742b6d910ea75dca"> 8471</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_UPDC             HRTIM_TIMICR_UPDC_Msk                    </span></div>
<div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT1C_Pos        (7U)                                     </span></div>
<div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7d12224d9408cdee3f64a814b9a39d"> 8473</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT1C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_CPT1C_Pos)         </span></div>
<div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ad674b98d8862e6ca5df2ac92cc439"> 8474</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT1C            HRTIM_TIMICR_CPT1C_Msk                   </span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT2C_Pos        (8U)                                     </span></div>
<div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c78c3a7c234616550ffcdb23dc68dd"> 8476</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT2C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_CPT2C_Pos)         </span></div>
<div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4307b6952dd08509b290b3533eaa4c"> 8477</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CPT2C            HRTIM_TIMICR_CPT2C_Msk                   </span></div>
<div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET1C_Pos        (9U)                                     </span></div>
<div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4591cd86b019f35d0ccafb898264b0a3"> 8479</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET1C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_SET1C_Pos)         </span></div>
<div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70f157f1250b07c024dc6832a61328c5"> 8480</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET1C            HRTIM_TIMICR_SET1C_Msk                   </span></div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST1C_Pos        (10U)                                    </span></div>
<div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93efb72c6f73a6f95e6ee4d4656e746d"> 8482</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST1C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_RST1C_Pos)         </span></div>
<div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e1ae25ecaa4d6dc0a1f9a0bd8e75f6"> 8483</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST1C            HRTIM_TIMICR_RST1C_Msk                   </span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET2C_Pos        (11U)                                    </span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5736292a2b6d43e4e23b77324301dc"> 8485</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET2C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_SET2C_Pos)         </span></div>
<div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5cfd11ce02fabe8d26e63a49fe9234b"> 8486</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_SET2C            HRTIM_TIMICR_SET2C_Msk                   </span></div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST2C_Pos        (12U)                                    </span></div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34acffd3511c77ea52df351c79b9b04f"> 8488</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST2C_Msk        (0x1UL &lt;&lt; HRTIM_TIMICR_RST2C_Pos)         </span></div>
<div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadda75983a9a588244176f654f2b76b6f"> 8489</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RST2C            HRTIM_TIMICR_RST2C_Msk                   </span></div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RSTC_Pos         (13U)                                    </span></div>
<div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100ba15e55cbbca727e1a908e5a7c9d3"> 8491</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RSTC_Msk         (0x1UL &lt;&lt; HRTIM_TIMICR_RSTC_Pos)          </span></div>
<div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d68729ab845c4c3e4e7ac1ce2bf89cb"> 8492</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_RSTC             HRTIM_TIMICR_RSTC_Msk                    </span></div>
<div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRTC_Pos      (14U)                                    </span></div>
<div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b326f08ceba780fe1260e393dfcf138"> 8494</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRTC_Msk      (0x1UL &lt;&lt; HRTIM_TIMICR_DLYPRTC_Pos)      </span></div>
<div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9aca0ce97b5022ee22207a6feaeb44"> 8495</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_DLYPRTC          HRTIM_TIMICR_DLYPRTC_Msk                </span></div>
<div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="comment">/******************** Slave DMA/Interrupt enable register *********************/</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1IE_Pos      (0U)                                     </span></div>
<div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga402d31312049008e06f5d361151582f8"> 8499</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP1IE_Pos)       </span></div>
<div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab518d37f7ee9bcaf1f3917aeb0ba8652"> 8500</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1IE          HRTIM_TIMDIER_CMP1IE_Msk                 </span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2IE_Pos      (1U)                                     </span></div>
<div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga366ce551ff290da4fd785f23aa27b524"> 8502</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP2IE_Pos)       </span></div>
<div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131184263e1c160566b84b99c3943977"> 8503</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2IE          HRTIM_TIMDIER_CMP2IE_Msk                 </span></div>
<div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3IE_Pos      (2U)                                     </span></div>
<div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4a6a4c3815507b84a78f99f776661b"> 8505</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP3IE_Pos)       </span></div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c308d6631c1a4dcc12a70e8fb6130"> 8506</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3IE          HRTIM_TIMDIER_CMP3IE_Msk                 </span></div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4IE_Pos      (3U)                                     </span></div>
<div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa3de8a25c6767182c826c572516a66"> 8508</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP4IE_Pos)       </span></div>
<div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1904d8bf5dcff78587e31fa7fc3c0fa3"> 8509</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4IE          HRTIM_TIMDIER_CMP4IE_Msk                 </span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPIE_Pos       (4U)                                     </span></div>
<div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ceeed88f027eeb1e6be28f242804036"> 8511</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPIE_Msk       (0x1UL &lt;&lt; HRTIM_TIMDIER_REPIE_Pos)        </span></div>
<div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c15be1c85424cdc8f28e4fc2917c913"> 8512</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPIE           HRTIM_TIMDIER_REPIE_Msk                  </span></div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDIE_Pos       (6U)                                     </span></div>
<div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab718c25e1efd961806ca44fc2f0839"> 8514</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDIE_Msk       (0x1UL &lt;&lt; HRTIM_TIMDIER_UPDIE_Pos)        </span></div>
<div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc59e3971891fa96570b0e42aba3c337"> 8515</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDIE           HRTIM_TIMDIER_UPDIE_Msk                  </span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1IE_Pos      (7U)                                     </span></div>
<div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731bbadac3237d2a5aa98d80a3dbb8e"> 8517</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CPT1IE_Pos)       </span></div>
<div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081b83fbafea5b7bccf6444337ad0e19"> 8518</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1IE          HRTIM_TIMDIER_CPT1IE_Msk                 </span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2IE_Pos      (8U)                                     </span></div>
<div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a3671cf10b0d8a3a2465e8aee39712"> 8520</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CPT2IE_Pos)       </span></div>
<div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d50428f31a6676380a36d77ae5ca918"> 8521</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2IE          HRTIM_TIMDIER_CPT2IE_Msk                 </span></div>
<div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1IE_Pos      (9U)                                     </span></div>
<div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98e1996958553b4a0f7c70b3500c15c"> 8523</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_SET1IE_Pos)       </span></div>
<div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0c03e781017bfe6817cb13ab8fc771"> 8524</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1IE          HRTIM_TIMDIER_SET1IE_Msk                 </span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1IE_Pos      (10U)                                    </span></div>
<div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0a1746f2e51112489f8ffded2280745"> 8526</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_RST1IE_Pos)       </span></div>
<div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2bc46a91ff7fb97ffc8db3f0adadc43"> 8527</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1IE          HRTIM_TIMDIER_RST1IE_Msk                 </span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2IE_Pos      (11U)                                    </span></div>
<div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5fdea454412c7569e77dcbdfa1146dc"> 8529</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_SET2IE_Pos)       </span></div>
<div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c311cb56ab19628de503aef64ae4b8"> 8530</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2IE          HRTIM_TIMDIER_SET2IE_Msk                 </span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2IE_Pos      (12U)                                    </span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2dd168a134e5b5d883cb2854c4cad3"> 8532</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2IE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_RST2IE_Pos)       </span></div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac204f08f6c95577734dd63735f60b2c3"> 8533</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2IE          HRTIM_TIMDIER_RST2IE_Msk                 </span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTIE_Pos       (13U)                                    </span></div>
<div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6943bf20cdbdf824d2ed71bd5e3c08b1"> 8535</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTIE_Msk       (0x1UL &lt;&lt; HRTIM_TIMDIER_RSTIE_Pos)        </span></div>
<div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164391205a4de39bc115b13657e693cb"> 8536</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTIE           HRTIM_TIMDIER_RSTIE_Msk                  </span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTIE_Pos    (14U)                                    </span></div>
<div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae5bf4415705f87e2cedd79d58ea978"> 8538</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTIE_Msk    (0x1UL &lt;&lt; HRTIM_TIMDIER_DLYPRTIE_Pos)     </span></div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94c1e0c0e68b20efbf7c845ff568adf3"> 8539</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTIE        HRTIM_TIMDIER_DLYPRTIE_Msk               </span></div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1DE_Pos      (16U)                                    </span></div>
<div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f82b4ee425dc43c91bc03a94446e28"> 8542</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP1DE_Pos)       </span></div>
<div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30adedf4bd4b9f3176985a60e5adf467"> 8543</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1DE          HRTIM_TIMDIER_CMP1DE_Msk                 </span></div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2DE_Pos      (17U)                                    </span></div>
<div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13ed5df00a8d834283164ee1ddb899f"> 8545</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP2DE_Pos)       </span></div>
<div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf0b7691297d01fddbece56d378f045"> 8546</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP2DE          HRTIM_TIMDIER_CMP2DE_Msk                 </span></div>
<div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3DE_Pos      (18U)                                    </span></div>
<div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ddb13071f67a8f90aa762b82082f"> 8548</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP3DE_Pos)       </span></div>
<div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52acdb4ca8776dc8cb92a96114ce850c"> 8549</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP3DE          HRTIM_TIMDIER_CMP3DE_Msk                 </span></div>
<div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4DE_Pos      (19U)                                    </span></div>
<div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6cc23c98c515ee7a160a33c95a1e64"> 8551</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CMP4DE_Pos)       </span></div>
<div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc8715f4f550e17c15200658a366620"> 8552</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP4DE          HRTIM_TIMDIER_CMP4DE_Msk                 </span></div>
<div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPDE_Pos       (20U)                                    </span></div>
<div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84876ec2b4aed7eb3b7de8c108044e8a"> 8554</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPDE_Msk       (0x1UL &lt;&lt; HRTIM_TIMDIER_REPDE_Pos)        </span></div>
<div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20ca3dc9bed3084660962d64328750a4"> 8555</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_REPDE           HRTIM_TIMDIER_REPDE_Msk                  </span></div>
<div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDDE_Pos       (22U)                                    </span></div>
<div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8540deeb60c3a498b1617b1544f508f5"> 8557</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDDE_Msk       (0x1UL &lt;&lt; HRTIM_TIMDIER_UPDDE_Pos)        </span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a444d176df029830ac7500f9bd0d60"> 8558</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_UPDDE           HRTIM_TIMDIER_UPDDE_Msk                  </span></div>
<div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1DE_Pos      (23U)                                    </span></div>
<div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca36b9609a77302460370c3b77e60edf"> 8560</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CPT1DE_Pos)       </span></div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e479c01fca2049cc98b5523b1e82fdc"> 8561</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT1DE          HRTIM_TIMDIER_CPT1DE_Msk                 </span></div>
<div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2DE_Pos      (24U)                                    </span></div>
<div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d3c788c5ec22937be06de67aa6383"> 8563</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_CPT2DE_Pos)       </span></div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b987d46b4d6e402d2998ec61a96903b"> 8564</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CPT2DE          HRTIM_TIMDIER_CPT2DE_Msk                 </span></div>
<div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1DE_Pos      (25U)                                    </span></div>
<div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a0cad7aafd79288bf6e51d32150759"> 8566</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_SET1DE_Pos)       </span></div>
<div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04ff6833f5360cc4a8d205a8b5204ba"> 8567</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET1DE          HRTIM_TIMDIER_SET1DE_Msk                 </span></div>
<div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1DE_Pos      (26U)                                    </span></div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81950fb7edf28395b063aa069602e78f"> 8569</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_RST1DE_Pos)       </span></div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91784592804c1faae9b6cd8199293254"> 8570</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST1DE          HRTIM_TIMDIER_RST1DE_Msk                 </span></div>
<div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2DE_Pos      (27U)                                    </span></div>
<div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d9abc707cb8c7e8afdef0bdf44e7f3"> 8572</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_SET2DE_Pos)       </span></div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac311845ff8ed45d8a65822896fd522e2"> 8573</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_SET2DE          HRTIM_TIMDIER_SET2DE_Msk                 </span></div>
<div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2DE_Pos      (28U)                                    </span></div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d449b927bc4722f31d3f3a7d61a8d3"> 8575</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2DE_Msk      (0x1UL &lt;&lt; HRTIM_TIMDIER_RST2DE_Pos)       </span></div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadda473472a6c2eec94e5f0f8d6b7237"> 8576</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RST2DE          HRTIM_TIMDIER_RST2DE_Msk                 </span></div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTDE_Pos       (29U)                                    </span></div>
<div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66601ec3a4e9673a2f50ab24aef49774"> 8578</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTDE_Msk       (0x1UL &lt;&lt; HRTIM_TIMDIER_RSTDE_Pos)        </span></div>
<div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdf426407876fbe383cd43524fd362c"> 8579</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_RSTDE           HRTIM_TIMDIER_RSTDE_Msk                  </span></div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTDE_Pos    (30U)                                    </span></div>
<div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8a71cb6f125f92533c2f796ef569af1"> 8581</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTDE_Msk    (0x1UL &lt;&lt; HRTIM_TIMDIER_DLYPRTDE_Pos)     </span></div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f077ff699e9efb0f76d67cf0c1a2c4f"> 8582</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTDE        HRTIM_TIMDIER_DLYPRTDE_Msk               </span></div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="comment">/******************  Bit definition for HRTIM_CNTR register  ****************/</span></div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define HRTIM_CNTR_CNTR_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b910efc2544ab4d5ac9ce94b75018d"> 8586</a></span>&#160;<span class="preprocessor">#define HRTIM_CNTR_CNTR_Msk           (0xFFFFUL &lt;&lt; HRTIM_CNTR_CNTR_Pos)        </span></div>
<div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf192cf3e3a4103ca1e0c793bd985aef8"> 8587</a></span>&#160;<span class="preprocessor">#define HRTIM_CNTR_CNTR               HRTIM_CNTR_CNTR_Msk                      </span></div>
<div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_PER register  *****************/</span></div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define HRTIM_PER_PER_Pos             (0U)                                     </span></div>
<div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354243ba58d9dc00d6771a7b48299b73"> 8591</a></span>&#160;<span class="preprocessor">#define HRTIM_PER_PER_Msk             (0xFFFFUL &lt;&lt; HRTIM_PER_PER_Pos)          </span></div>
<div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962241fdd32be60b3f116c6eaeff1233"> 8592</a></span>&#160;<span class="preprocessor">#define HRTIM_PER_PER                 HRTIM_PER_PER_Msk                        </span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_REP register  *****************/</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define HRTIM_REP_REP_Pos             (0U)                                     </span></div>
<div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75dfe553507b46d9a71388b0025193b5"> 8596</a></span>&#160;<span class="preprocessor">#define HRTIM_REP_REP_Msk             (0xFFUL &lt;&lt; HRTIM_REP_REP_Pos)            </span></div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f37703a02ff6788979b620acbf1a700"> 8597</a></span>&#160;<span class="preprocessor">#define HRTIM_REP_REP                 HRTIM_REP_REP_Msk                        </span></div>
<div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CMP1R register  *****************/</span></div>
<div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">#define HRTIM_CMP1R_CMP1R_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9123ec95a6f2401295df75f428907fb"> 8601</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP1R_CMP1R_Msk         (0xFFFFUL &lt;&lt; HRTIM_CMP1R_CMP1R_Pos)      </span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c2aa41956743fad02652f94e0615cc"> 8602</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP1R_CMP1R             HRTIM_CMP1R_CMP1R_Msk                    </span></div>
<div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CMP1CR register  *****************/</span></div>
<div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define HRTIM_CMP1CR_CMP1CR_Pos       (0U)                                     </span></div>
<div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3307575f1a503b09d5ea5ee4979c9dba"> 8606</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP1CR_CMP1CR_Msk       (0xFFFFUL &lt;&lt; HRTIM_CMP1CR_CMP1CR_Pos)    </span></div>
<div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b21fc8586115daf452e51797e72e0e4"> 8607</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP1CR_CMP1CR           HRTIM_CMP1CR_CMP1CR_Msk                  </span></div>
<div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CMP2R register  *****************/</span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor">#define HRTIM_CMP2R_CMP2R_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eccbbd52151fb0b01421068fb674170"> 8611</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP2R_CMP2R_Msk         (0xFFFFUL &lt;&lt; HRTIM_CMP2R_CMP2R_Pos)      </span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4753c74660dff0a57f90ff716e9602"> 8612</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP2R_CMP2R             HRTIM_CMP2R_CMP2R_Msk                    </span></div>
<div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CMP3R register  *****************/</span></div>
<div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define HRTIM_CMP3R_CMP3R_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb8507a77991fafa54c00c21e25430e"> 8616</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP3R_CMP3R_Msk         (0xFFFFUL &lt;&lt; HRTIM_CMP3R_CMP3R_Pos)      </span></div>
<div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad047129641725e1a4bf7f767a4740ea8"> 8617</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP3R_CMP3R             HRTIM_CMP3R_CMP3R_Msk                    </span></div>
<div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CMP4R register  *****************/</span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define HRTIM_CMP4R_CMP4R_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab866def328664e9ce2feb190bb9f15f9"> 8621</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP4R_CMP4R_Msk         (0xFFFFUL &lt;&lt; HRTIM_CMP4R_CMP4R_Pos)      </span></div>
<div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba06dca118e38a42335984106b6141a8"> 8622</a></span>&#160;<span class="preprocessor">#define HRTIM_CMP4R_CMP4R             HRTIM_CMP4R_CMP4R_Msk                    </span></div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CPT1R register  ****************/</span></div>
<div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define HRTIM_CPT1R_CPT1R_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07cfdf63496d0b16638e5b8312305eb7"> 8626</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1R_CPT1R_Msk         (0xFFFFUL &lt;&lt; HRTIM_CPT1R_CPT1R_Pos)      </span></div>
<div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27bc556915644b786954994bd000a4b6"> 8627</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1R_CPT1R             HRTIM_CPT1R_CPT1R_Msk                    </span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_CPT2R register  ****************/</span></div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor">#define HRTIM_CPT2R_CPT2R_Pos         (0U)                                     </span></div>
<div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4837a1c6b06c9aec88eedf5b3596b2be"> 8631</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2R_CPT2R_Msk         (0xFFFFUL &lt;&lt; HRTIM_CPT2R_CPT2R_Pos)      </span></div>
<div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3371b16e3e11b5c16067b372c43a1b63"> 8632</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2R_CPT2R             HRTIM_CPT2R_CPT2R_Msk                    </span></div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="comment">/******************** Bit definition for Slave Deadtime register **************/</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_Pos             (0U)                                     </span></div>
<div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6662bbe485b84ecc3e82014432591174"> 8636</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_Msk             (0x1FFUL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee090a7764c9393eabda758982b8c89"> 8637</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR                 HRTIM_DTR_DTR_Msk                        </span></div>
<div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dbdf2b0eb65b5ddcedd9288a3e32cf"> 8638</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_0               (0x001UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c44f27512cb54b319084a49b158299f"> 8639</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_1               (0x002UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358c037c10327b53b79c5c3198ce8b1f"> 8640</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_2               (0x004UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0aeb3e47ce90c44d845162b68665c9"> 8641</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_3               (0x008UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244ef22753087f3cf401e12eb35932df"> 8642</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_4               (0x010UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a50cb4c9c1f39ad5e50e4e3ecfc49fa"> 8643</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_5               (0x020UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48df0a7f7c3308917b6fd3701ff2fea"> 8644</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_6               (0x040UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03f01d63cab0116ef6465be76dae7a2"> 8645</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_7               (0x080UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2456d4ca492809bdab1480d54c2889f3"> 8646</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTR_8               (0x100UL &lt;&lt; HRTIM_DTR_DTR_Pos)            </span></div>
<div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTR_Pos            (9U)                                     </span></div>
<div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3b1fcff4d0f58a75ca9961bfc17d16"> 8648</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTR_Msk            (0x1UL &lt;&lt; HRTIM_DTR_SDTR_Pos)             </span></div>
<div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9aadf93bcda89ca2428bb8388444c1"> 8649</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTR                HRTIM_DTR_SDTR_Msk                       </span></div>
<div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_Pos          (10U)                                    </span></div>
<div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eea9cb1b84a6e1a728c992de5a83f8e"> 8651</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_Msk          (0x7UL &lt;&lt; HRTIM_DTR_DTPRSC_Pos)           </span></div>
<div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530429f9ab64dbda6564fb4e495a4b58"> 8652</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC              HRTIM_DTR_DTPRSC_Msk                     </span></div>
<div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga830442cf470fa4b635c7796745a07cdd"> 8653</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_0            (0x1UL &lt;&lt; HRTIM_DTR_DTPRSC_Pos)           </span></div>
<div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca6fab2437d25b4290bdb1404db50793"> 8654</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_1            (0x2UL &lt;&lt; HRTIM_DTR_DTPRSC_Pos)           </span></div>
<div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c79eab0c0fcc7da2794569ad863a42e"> 8655</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTPRSC_2            (0x4UL &lt;&lt; HRTIM_DTR_DTPRSC_Pos)           </span></div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRSLK_Pos          (14U)                                    </span></div>
<div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0964a719ebb2a2cf06341f81a2e5dc2"> 8657</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRSLK_Msk          (0x1UL &lt;&lt; HRTIM_DTR_DTRSLK_Pos)           </span></div>
<div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3179ba2c1f39ca635c611c712f4829e1"> 8658</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRSLK              HRTIM_DTR_DTRSLK_Msk                     </span></div>
<div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRLK_Pos           (15U)                                    </span></div>
<div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91329f3735df3b43cfcd277109928380"> 8660</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRLK_Msk           (0x1UL &lt;&lt; HRTIM_DTR_DTRLK_Pos)            </span></div>
<div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5948cb984df39945fc87d1c68ce6bde"> 8661</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTRLK               HRTIM_DTR_DTRLK_Msk                      </span></div>
<div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_Pos             (16U)                                    </span></div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc1038d36ca76e0e3e05999f41a9caa6"> 8663</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_Msk             (0x1FFUL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079e6de18038a271a7bb80356cecd75e"> 8664</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF                 HRTIM_DTR_DTF_Msk                        </span></div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7295fb89062a8406af1d8fc02a1d6ad"> 8665</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_0               (0x001UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae017a43e923d959c6ba1b999fa781a74"> 8666</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_1               (0x002UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994df1263a9eb67f4130b9cf1a2896ad"> 8667</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_2               (0x004UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31118e3978a58cd5ea4b0744ddd52d43"> 8668</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_3               (0x008UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e7a47d3144809a7cbed3dc532a079c"> 8669</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_4               (0x010UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e13bb8104b05730836e2e8f9d7a766"> 8670</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_5               (0x020UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246cd176052bceeae329903052d83c7e"> 8671</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_6               (0x040UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa6d4b0b95a2eb035c5778c454581fd"> 8672</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_7               (0x080UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae110f5d37e1040e102d4be68ea9a2366"> 8673</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTF_8               (0x100UL &lt;&lt; HRTIM_DTR_DTF_Pos)            </span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTF_Pos            (25U)                                    </span></div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4b8d07ac2a8aac76fdcc7b647fe2e85"> 8675</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTF_Msk            (0x1UL &lt;&lt; HRTIM_DTR_SDTF_Pos)             </span></div>
<div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6193a4142fc6eefba5d38c23c019527c"> 8676</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_SDTF                HRTIM_DTR_SDTF_Msk                       </span></div>
<div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFSLK_Pos          (30U)                                    </span></div>
<div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf60975dcb47351095e8a59f8ea0661b"> 8678</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFSLK_Msk          (0x1UL &lt;&lt; HRTIM_DTR_DTFSLK_Pos)           </span></div>
<div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab153141cbacada511658e5cce6523c39"> 8679</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFSLK              HRTIM_DTR_DTFSLK_Msk                     </span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFLK_Pos           (31U)                                    </span></div>
<div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad920aa3ddc7a9b41b2263b6f2658ebd"> 8681</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFLK_Msk           (0x1UL &lt;&lt; HRTIM_DTR_DTFLK_Pos)            </span></div>
<div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c98168dd741a092ea67b3eff753138"> 8682</a></span>&#160;<span class="preprocessor">#define HRTIM_DTR_DTFLK               HRTIM_DTR_DTFLK_Msk                      </span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="comment">/**** Bit definition for Slave Output 1 set register **************************/</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_SST_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bd9d6b93e0f01a00e8ad85ef381de3"> 8686</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_SST_Msk           (0x1UL &lt;&lt; HRTIM_SET1R_SST_Pos)            </span></div>
<div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2071520ea0192324fa439ad0cd286389"> 8687</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_SST               HRTIM_SET1R_SST_Msk                      </span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_RESYNC_Pos        (1U)                                     </span></div>
<div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4df12c30ee88ce1155a59b6c875c5387"> 8689</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_RESYNC_Msk        (0x1UL &lt;&lt; HRTIM_SET1R_RESYNC_Pos)         </span></div>
<div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a04e54537e4bfa6264c3a2d53f3a096"> 8690</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_RESYNC            HRTIM_SET1R_RESYNC_Msk                   </span></div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_PER_Pos           (2U)                                     </span></div>
<div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bae35c42ac328499313f730f31b67f"> 8692</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_PER_Msk           (0x1UL &lt;&lt; HRTIM_SET1R_PER_Pos)            </span></div>
<div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35159927fba15e96488fbaeeb3be44c6"> 8693</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_PER               HRTIM_SET1R_PER_Msk                      </span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP1_Pos          (3U)                                     </span></div>
<div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a10c5cb02e00f5b75c3ec0c934a859"> 8695</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP1_Msk          (0x1UL &lt;&lt; HRTIM_SET1R_CMP1_Pos)           </span></div>
<div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9b1dabc0cd8d755dab9a20efac30195"> 8696</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP1              HRTIM_SET1R_CMP1_Msk                     </span></div>
<div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP2_Pos          (4U)                                     </span></div>
<div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4982cdf47b52e460262ab7b9d0b6493e"> 8698</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP2_Msk          (0x1UL &lt;&lt; HRTIM_SET1R_CMP2_Pos)           </span></div>
<div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42cee55aa3c18e2b5740cfad0e3a7e4"> 8699</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP2              HRTIM_SET1R_CMP2_Msk                     </span></div>
<div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP3_Pos          (5U)                                     </span></div>
<div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fdec118dbe4a6786460c4b66eb694"> 8701</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP3_Msk          (0x1UL &lt;&lt; HRTIM_SET1R_CMP3_Pos)           </span></div>
<div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c42d5c4d2d306c1fddea9bbcda27d3"> 8702</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP3              HRTIM_SET1R_CMP3_Msk                     </span></div>
<div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP4_Pos          (6U)                                     </span></div>
<div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb579c650858bb706bbd8280436adbcc"> 8704</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP4_Msk          (0x1UL &lt;&lt; HRTIM_SET1R_CMP4_Pos)           </span></div>
<div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73416ad00ab1e5fb0f194c06d0aeb3b0"> 8705</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_CMP4              HRTIM_SET1R_CMP4_Msk                     </span></div>
<div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTPER_Pos        (7U)                                     </span></div>
<div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a48a4e54e1e2b4644164ad76237aedb"> 8708</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTPER_Msk        (0x1UL &lt;&lt; HRTIM_SET1R_MSTPER_Pos)         </span></div>
<div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59766b1307f8d08b2170753ec752a89a"> 8709</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTPER            HRTIM_SET1R_MSTPER_Msk                   </span></div>
<div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP1_Pos       (8U)                                     </span></div>
<div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e7819d89f067ba9f4e3abaaed6ca31"> 8711</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP1_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_MSTCMP1_Pos)        </span></div>
<div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7027d2bfae0d4ae7b184ff59c282e47b"> 8712</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP1           HRTIM_SET1R_MSTCMP1_Msk                  </span></div>
<div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP2_Pos       (9U)                                     </span></div>
<div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24c7025925b54d0263ed9b92f94aee3d"> 8714</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP2_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_MSTCMP2_Pos)        </span></div>
<div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ec295d1d7fb48860750cb498d172f"> 8715</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP2           HRTIM_SET1R_MSTCMP2_Msk                  </span></div>
<div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP3_Pos       (10U)                                    </span></div>
<div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b704433d5425a7c637d9e921f05436"> 8717</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP3_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_MSTCMP3_Pos)        </span></div>
<div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea17923156ba37e09fc99b9909d2100"> 8718</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP3           HRTIM_SET1R_MSTCMP3_Msk                  </span></div>
<div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP4_Pos       (11U)                                    </span></div>
<div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02313016748eaa0314d19e021a3ab3d8"> 8720</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP4_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_MSTCMP4_Pos)        </span></div>
<div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae12fdab6942465d615471c3af3f9338a"> 8721</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_MSTCMP4           HRTIM_SET1R_MSTCMP4_Msk                  </span></div>
<div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT1_Pos      (12U)                                    </span></div>
<div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d9e684542b185daff0754bfcc66da78"> 8724</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT1_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT1_Pos)       </span></div>
<div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d02da5c4e6fb21765f1f4870599db3"> 8725</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT1          HRTIM_SET1R_TIMEVNT1_Msk                 </span></div>
<div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT2_Pos      (13U)                                    </span></div>
<div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e41fcc3d2c131c077820de40ab4cd1c"> 8727</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT2_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT2_Pos)       </span></div>
<div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc6633933a7170b3eb15602614b8a18"> 8728</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT2          HRTIM_SET1R_TIMEVNT2_Msk                 </span></div>
<div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT3_Pos      (14U)                                    </span></div>
<div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41479a1a11280cca9e1964d0e3487757"> 8730</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT3_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT3_Pos)       </span></div>
<div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf27f087c24600cf08c06a23a4a5e644"> 8731</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT3          HRTIM_SET1R_TIMEVNT3_Msk                 </span></div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT4_Pos      (15U)                                    </span></div>
<div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eddc7f6cb3b60b891f93507a16937ee"> 8733</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT4_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT4_Pos)       </span></div>
<div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d059404cf686682a6e52806760779f"> 8734</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT4          HRTIM_SET1R_TIMEVNT4_Msk                 </span></div>
<div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT5_Pos      (16U)                                    </span></div>
<div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c85f6a8bf5788a444a78a2e77fe04f4"> 8736</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT5_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT5_Pos)       </span></div>
<div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766a8797faa4e38863739c56b527ac83"> 8737</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT5          HRTIM_SET1R_TIMEVNT5_Msk                 </span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT6_Pos      (17U)                                    </span></div>
<div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7819d4d4c4d42eb556b9d791fc709c91"> 8739</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT6_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT6_Pos)       </span></div>
<div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c0a00b5159a1202430f6f13447b98e"> 8740</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT6          HRTIM_SET1R_TIMEVNT6_Msk                 </span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT7_Pos      (18U)                                    </span></div>
<div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc4fec2b504de657a550e4cdd739b9e"> 8742</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT7_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT7_Pos)       </span></div>
<div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64d26c80c5115f501c9372af68fdabc"> 8743</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT7          HRTIM_SET1R_TIMEVNT7_Msk                 </span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT8_Pos      (19U)                                    </span></div>
<div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07acdfc415f7e65595c2050d41b139d8"> 8745</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT8_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT8_Pos)       </span></div>
<div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7eaa736fa1f20385f784081d538693"> 8746</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT8          HRTIM_SET1R_TIMEVNT8_Msk                 </span></div>
<div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT9_Pos      (20U)                                    </span></div>
<div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b25a82a91fbd1ca672177b20099c5e7"> 8748</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT9_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_TIMEVNT9_Pos)       </span></div>
<div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319d0b52a0b1b7943dfe6538c02ae923"> 8749</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_TIMEVNT9          HRTIM_SET1R_TIMEVNT9_Msk                 </span></div>
<div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT1_Pos       (21U)                                    </span></div>
<div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e961f6d310669fb7c397efddbca8695"> 8752</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT1_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT1_Pos)        </span></div>
<div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa13a581434e70db0c8d8e613b43759"> 8753</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT1           HRTIM_SET1R_EXTVNT1_Msk                  </span></div>
<div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT2_Pos       (22U)                                    </span></div>
<div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ba5f4f6b703f7dbf12a6882a6f4071"> 8755</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT2_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT2_Pos)        </span></div>
<div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a88eeea60bd8336d8dc2d4d97471eca"> 8756</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT2           HRTIM_SET1R_EXTVNT2_Msk                  </span></div>
<div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT3_Pos       (23U)                                    </span></div>
<div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a40884c4213e0574fd119d6717129f"> 8758</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT3_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT3_Pos)        </span></div>
<div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4eec12d98ec28b4cd39d7527a21ef7b"> 8759</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT3           HRTIM_SET1R_EXTVNT3_Msk                  </span></div>
<div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT4_Pos       (24U)                                    </span></div>
<div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087751d4346a4e779a554377e092179c"> 8761</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT4_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT4_Pos)        </span></div>
<div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a29550af9b6e779327aa8b45519e325"> 8762</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT4           HRTIM_SET1R_EXTVNT4_Msk                  </span></div>
<div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT5_Pos       (25U)                                    </span></div>
<div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ce26eed3b6ed9af20f52eba833b515f"> 8764</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT5_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT5_Pos)        </span></div>
<div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a561c28bddd10bed694998ac64667a"> 8765</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT5           HRTIM_SET1R_EXTVNT5_Msk                  </span></div>
<div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT6_Pos       (26U)                                    </span></div>
<div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga249607d09709338866a8ba05559479f4"> 8767</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT6_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT6_Pos)        </span></div>
<div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6cd06d864448176ee69b29787492d9a"> 8768</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT6           HRTIM_SET1R_EXTVNT6_Msk                  </span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT7_Pos       (27U)                                    </span></div>
<div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae273982acea85d660d80bab8ebc94d89"> 8770</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT7_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT7_Pos)        </span></div>
<div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94f42087be9565e56dd540d2ad8d250"> 8771</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT7           HRTIM_SET1R_EXTVNT7_Msk                  </span></div>
<div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT8_Pos       (28U)                                    </span></div>
<div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b896014de0669bc54b4a9323ac43968"> 8773</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT8_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT8_Pos)        </span></div>
<div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga536dd3c5ccf31303d34095b4b19b4642"> 8774</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT8           HRTIM_SET1R_EXTVNT8_Msk                  </span></div>
<div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT9_Pos       (29U)                                    </span></div>
<div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2abc8b98b2f4786b54f9ba37a46cd61e"> 8776</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT9_Msk       (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT9_Pos)        </span></div>
<div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb00e9f782e6573afadebd4b879d0a5"> 8777</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT9           HRTIM_SET1R_EXTVNT9_Msk                  </span></div>
<div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT10_Pos      (30U)                                    </span></div>
<div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a82dca1fa7f114fb167365a19fa557"> 8779</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT10_Msk      (0x1UL &lt;&lt; HRTIM_SET1R_EXTVNT10_Pos)       </span></div>
<div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e162f8260c983577c8829a7a7cee469"> 8780</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_EXTVNT10          HRTIM_SET1R_EXTVNT10_Msk                 </span></div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define HRTIM_SET1R_UPDATE_Pos        (31U)                                    </span></div>
<div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498b9ccf0e5e9873437d0367f7bc43e3"> 8783</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_UPDATE_Msk        (0x1UL &lt;&lt; HRTIM_SET1R_UPDATE_Pos)         </span></div>
<div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df5c409dec35291154ff25fe65417f5"> 8784</a></span>&#160;<span class="preprocessor">#define HRTIM_SET1R_UPDATE            HRTIM_SET1R_UPDATE_Msk                   </span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="comment">/**** Bit definition for Slave Output 1 reset register ************************/</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_SRT_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d36fe39e0b2bf1e10f1cfe611059fe"> 8788</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_SRT_Msk           (0x1UL &lt;&lt; HRTIM_RST1R_SRT_Pos)            </span></div>
<div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6103439fd8f89a1e1af52f7be24eb291"> 8789</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_SRT               HRTIM_RST1R_SRT_Msk                      </span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_RESYNC_Pos        (1U)                                     </span></div>
<div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d6eca4a014a740ba17d2cfa9b4cecc"> 8791</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_RESYNC_Msk        (0x1UL &lt;&lt; HRTIM_RST1R_RESYNC_Pos)         </span></div>
<div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d3eb884addf23d6b3ad0a4b1ab2b3"> 8792</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_RESYNC            HRTIM_RST1R_RESYNC_Msk                   </span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_PER_Pos           (2U)                                     </span></div>
<div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6795e8163bc90eb3afc64468097cbb"> 8794</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_PER_Msk           (0x1UL &lt;&lt; HRTIM_RST1R_PER_Pos)            </span></div>
<div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97cf816c39de710c492433336e726896"> 8795</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_PER               HRTIM_RST1R_PER_Msk                      </span></div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP1_Pos          (3U)                                     </span></div>
<div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67f8c8dfef312e67a009beb0d585d74"> 8797</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP1_Msk          (0x1UL &lt;&lt; HRTIM_RST1R_CMP1_Pos)           </span></div>
<div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5beab65de893c487ff54713dfed76"> 8798</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP1              HRTIM_RST1R_CMP1_Msk                     </span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP2_Pos          (4U)                                     </span></div>
<div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30ab6bf5fbf5a95101a80352f28acbf"> 8800</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP2_Msk          (0x1UL &lt;&lt; HRTIM_RST1R_CMP2_Pos)           </span></div>
<div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ee395bd789ec5dc64a78cc7cca31e"> 8801</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP2              HRTIM_RST1R_CMP2_Msk                     </span></div>
<div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP3_Pos          (5U)                                     </span></div>
<div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafeefce4299691564a9bd0490fcfed69"> 8803</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP3_Msk          (0x1UL &lt;&lt; HRTIM_RST1R_CMP3_Pos)           </span></div>
<div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539b5e9139f233f447b1ef76cf0f65ef"> 8804</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP3              HRTIM_RST1R_CMP3_Msk                     </span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP4_Pos          (6U)                                     </span></div>
<div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb885d58e3b8bbbf2e602a688ea5d093"> 8806</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP4_Msk          (0x1UL &lt;&lt; HRTIM_RST1R_CMP4_Pos)           </span></div>
<div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ccbfd4bedf78b2f015a45308cf9dd4"> 8807</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_CMP4              HRTIM_RST1R_CMP4_Msk                     </span></div>
<div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTPER_Pos        (7U)                                     </span></div>
<div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d8041446f13811cedf378b9495c74"> 8810</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTPER_Msk        (0x1UL &lt;&lt; HRTIM_RST1R_MSTPER_Pos)         </span></div>
<div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4bae1f089a636e0452a5e750462cb6"> 8811</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTPER            HRTIM_RST1R_MSTPER_Msk                   </span></div>
<div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP1_Pos       (8U)                                     </span></div>
<div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d2d461d0e0fa26d45b279030111da4"> 8813</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP1_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_MSTCMP1_Pos)        </span></div>
<div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab41b148a561a857ec304ea40c92ead4"> 8814</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP1           HRTIM_RST1R_MSTCMP1_Msk                  </span></div>
<div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP2_Pos       (9U)                                     </span></div>
<div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab316d789e346fd3bc9bd51a2369f113b"> 8816</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP2_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_MSTCMP2_Pos)        </span></div>
<div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1834afe6d5d0425854e9868c09445d"> 8817</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP2           HRTIM_RST1R_MSTCMP2_Msk                  </span></div>
<div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP3_Pos       (10U)                                    </span></div>
<div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda7a52f9248f5a10e852d16bb2ffba4"> 8819</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP3_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_MSTCMP3_Pos)        </span></div>
<div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05c71e14496625686239f9ab8b3c7e26"> 8820</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP3           HRTIM_RST1R_MSTCMP3_Msk                  </span></div>
<div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP4_Pos       (11U)                                    </span></div>
<div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dadcf25ecbb53aae17f81b510166ae1"> 8822</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP4_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_MSTCMP4_Pos)        </span></div>
<div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3888baf4ddc7fe62dd2cb6012287a20"> 8823</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_MSTCMP4           HRTIM_RST1R_MSTCMP4_Msk                  </span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT1_Pos      (12U)                                    </span></div>
<div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd12477eb2b899e99a95a1e74ae82f6"> 8826</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT1_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT1_Pos)       </span></div>
<div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51aebf6ef900d13371c6c96bd2a2c559"> 8827</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT1          HRTIM_RST1R_TIMEVNT1_Msk                 </span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT2_Pos      (13U)                                    </span></div>
<div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf903c7d5ce33a5975345111cc5e55bca"> 8829</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT2_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT2_Pos)       </span></div>
<div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f7470eeb89793a366f0f2730ffcce8"> 8830</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT2          HRTIM_RST1R_TIMEVNT2_Msk                 </span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT3_Pos      (14U)                                    </span></div>
<div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ecc197a059fb35eaa5c6a06536fba9"> 8832</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT3_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT3_Pos)       </span></div>
<div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae113fe1459d8d170f1c5ed05650640"> 8833</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT3          HRTIM_RST1R_TIMEVNT3_Msk                 </span></div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT4_Pos      (15U)                                    </span></div>
<div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga848ac7be99f77e4d119567fa4d436b79"> 8835</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT4_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT4_Pos)       </span></div>
<div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga464cf43278ac253219cb88b832d6185b"> 8836</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT4          HRTIM_RST1R_TIMEVNT4_Msk                 </span></div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT5_Pos      (16U)                                    </span></div>
<div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae416f721ccb90fa5123bba0b3a05b29c"> 8838</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT5_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT5_Pos)       </span></div>
<div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb248526370a9142a4f99e324ea59c9d"> 8839</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT5          HRTIM_RST1R_TIMEVNT5_Msk                 </span></div>
<div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT6_Pos      (17U)                                    </span></div>
<div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695702c13e55035043e0eabe8f11ec14"> 8841</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT6_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT6_Pos)       </span></div>
<div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe890fdb36e325f20f07d47236da571f"> 8842</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT6          HRTIM_RST1R_TIMEVNT6_Msk                 </span></div>
<div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT7_Pos      (18U)                                    </span></div>
<div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee30de65b64404a391650c67827eb14"> 8844</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT7_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT7_Pos)       </span></div>
<div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00576ba3031c4ad01735a1ae7edfc41e"> 8845</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT7          HRTIM_RST1R_TIMEVNT7_Msk                 </span></div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT8_Pos      (19U)                                    </span></div>
<div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d584fc76d6822453a0fda876ade16cc"> 8847</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT8_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT8_Pos)       </span></div>
<div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84d256494bf980ae216814cff0b0e2f0"> 8848</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT8          HRTIM_RST1R_TIMEVNT8_Msk                 </span></div>
<div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT9_Pos      (20U)                                    </span></div>
<div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b55b0b2d3f567cd7a6b0443b417d478"> 8850</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT9_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_TIMEVNT9_Pos)       </span></div>
<div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0288cfa893d53645ea440d3bc98535e"> 8851</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_TIMEVNT9          HRTIM_RST1R_TIMEVNT9_Msk                 </span></div>
<div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT1_Pos       (21U)                                    </span></div>
<div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846fc0b9e2aee703fb74727a4572381c"> 8854</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT1_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT1_Pos)        </span></div>
<div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7154ea4f633b0669abdfa84a6409f606"> 8855</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT1           HRTIM_RST1R_EXTVNT1_Msk                  </span></div>
<div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT2_Pos       (22U)                                    </span></div>
<div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5cd0b60ee439adaab355411880bdaf"> 8857</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT2_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT2_Pos)        </span></div>
<div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd0b4a68817b9a6544e59b1a75fcb93"> 8858</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT2           HRTIM_RST1R_EXTVNT2_Msk                  </span></div>
<div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT3_Pos       (23U)                                    </span></div>
<div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9601186a8239ea58d256e93647bb4604"> 8860</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT3_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT3_Pos)        </span></div>
<div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058373d862c8954fd1d1caf6f325c840"> 8861</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT3           HRTIM_RST1R_EXTVNT3_Msk                  </span></div>
<div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT4_Pos       (24U)                                    </span></div>
<div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5afa50ad2e4bca17a4d01ed09e24403"> 8863</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT4_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT4_Pos)        </span></div>
<div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12bd452ed8c7e9a53a3f99ba6473508"> 8864</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT4           HRTIM_RST1R_EXTVNT4_Msk                  </span></div>
<div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT5_Pos       (25U)                                    </span></div>
<div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1908fb08b64a2bf70505473a4e198f84"> 8866</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT5_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT5_Pos)        </span></div>
<div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0bd4962668d0155b6e9d266277aa45e"> 8867</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT5           HRTIM_RST1R_EXTVNT5_Msk                  </span></div>
<div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT6_Pos       (26U)                                    </span></div>
<div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f480318705e8cc094f2412c4421c57"> 8869</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT6_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT6_Pos)        </span></div>
<div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d73f6d4c2b12e5d78aa401af23623fa"> 8870</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT6           HRTIM_RST1R_EXTVNT6_Msk                  </span></div>
<div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT7_Pos       (27U)                                    </span></div>
<div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247f32aea2b482fba533ffb8b2b78ebf"> 8872</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT7_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT7_Pos)        </span></div>
<div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27fafbfcede8734b952755f42e3bfe6"> 8873</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT7           HRTIM_RST1R_EXTVNT7_Msk                  </span></div>
<div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT8_Pos       (28U)                                    </span></div>
<div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a3840d392d7f81bb449e8f858a6b58"> 8875</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT8_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT8_Pos)        </span></div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32da489d7abe5185fd71f84bb1ad4aef"> 8876</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT8           HRTIM_RST1R_EXTVNT8_Msk                  </span></div>
<div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT9_Pos       (29U)                                    </span></div>
<div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45776847702a6e8841327124b2a69dd3"> 8878</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT9_Msk       (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT9_Pos)        </span></div>
<div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59062ee404936a8e1a77fff4c02d2108"> 8879</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT9           HRTIM_RST1R_EXTVNT9_Msk                  </span></div>
<div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT10_Pos      (30U)                                    </span></div>
<div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab81c6bb6a10dd75438e32e501af54928"> 8881</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT10_Msk      (0x1UL &lt;&lt; HRTIM_RST1R_EXTVNT10_Pos)       </span></div>
<div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcd120995342cbb43f7fc5e1b1f1e62"> 8882</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_EXTVNT10          HRTIM_RST1R_EXTVNT10_Msk                 </span></div>
<div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define HRTIM_RST1R_UPDATE_Pos        (31U)                                    </span></div>
<div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78dffad81d63a9e2a7da732272429058"> 8885</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_UPDATE_Msk        (0x1UL &lt;&lt; HRTIM_RST1R_UPDATE_Pos)         </span></div>
<div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a9cc08af3506a712f3c52da774b28e"> 8886</a></span>&#160;<span class="preprocessor">#define HRTIM_RST1R_UPDATE            HRTIM_RST1R_UPDATE_Msk                   </span></div>
<div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">/**** Bit definition for Slave Output 2 set register **************************/</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_SST_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e41be12faed1f08194e362c7dc5e5bb"> 8891</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_SST_Msk           (0x1UL &lt;&lt; HRTIM_SET2R_SST_Pos)            </span></div>
<div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecc211cf0297cf0cd7b0ba3b5c0fa0d"> 8892</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_SST               HRTIM_SET2R_SST_Msk                      </span></div>
<div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_RESYNC_Pos        (1U)                                     </span></div>
<div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b68e0394244fbd1f1754636096364d5"> 8894</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_RESYNC_Msk        (0x1UL &lt;&lt; HRTIM_SET2R_RESYNC_Pos)         </span></div>
<div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9819af0c80cf33ee9124ca59b13852c3"> 8895</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_RESYNC            HRTIM_SET2R_RESYNC_Msk                   </span></div>
<div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_PER_Pos           (2U)                                     </span></div>
<div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59ebc0374043f2ea64bc80eac2857e7"> 8897</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_PER_Msk           (0x1UL &lt;&lt; HRTIM_SET2R_PER_Pos)            </span></div>
<div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b33d6584c6b33ac1aecf58a8ce59e1"> 8898</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_PER               HRTIM_SET2R_PER_Msk                      </span></div>
<div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP1_Pos          (3U)                                     </span></div>
<div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed062763312e6e5d7ecce6dc8bd2cf04"> 8900</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP1_Msk          (0x1UL &lt;&lt; HRTIM_SET2R_CMP1_Pos)           </span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f26d1ed4c0e98ff46bb2c15811668e2"> 8901</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP1              HRTIM_SET2R_CMP1_Msk                     </span></div>
<div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP2_Pos          (4U)                                     </span></div>
<div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28048e24ab19a87292dea0684c2c938c"> 8903</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP2_Msk          (0x1UL &lt;&lt; HRTIM_SET2R_CMP2_Pos)           </span></div>
<div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacee395c38a9cb6528243892c5b8bffe"> 8904</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP2              HRTIM_SET2R_CMP2_Msk                     </span></div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP3_Pos          (5U)                                     </span></div>
<div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b9dcbf7b88c4cefd3cc6beab12af0d"> 8906</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP3_Msk          (0x1UL &lt;&lt; HRTIM_SET2R_CMP3_Pos)           </span></div>
<div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8199194d4afa19e3aba001eaac59785"> 8907</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP3              HRTIM_SET2R_CMP3_Msk                     </span></div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP4_Pos          (6U)                                     </span></div>
<div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ce3f81dc5a6a226dd8c0bfc4e7e06a8"> 8909</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP4_Msk          (0x1UL &lt;&lt; HRTIM_SET2R_CMP4_Pos)           </span></div>
<div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1d1e1b0cb3ee5cadb066ac51afccf9"> 8910</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_CMP4              HRTIM_SET2R_CMP4_Msk                     </span></div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTPER_Pos        (7U)                                     </span></div>
<div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bde2d7f4a87623d4c64da1aa6f9c49d"> 8913</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTPER_Msk        (0x1UL &lt;&lt; HRTIM_SET2R_MSTPER_Pos)         </span></div>
<div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697f11957cf7a93284aa2b67dbd04b81"> 8914</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTPER            HRTIM_SET2R_MSTPER_Msk                   </span></div>
<div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP1_Pos       (8U)                                     </span></div>
<div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85a65078fb2394d48bf376d1e8bd676"> 8916</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP1_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_MSTCMP1_Pos)        </span></div>
<div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebb1419214da0155b10e7a99b9d0f0d"> 8917</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP1           HRTIM_SET2R_MSTCMP1_Msk                  </span></div>
<div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP2_Pos       (9U)                                     </span></div>
<div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a58dd23cbf884ec01430b8248370c0"> 8919</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP2_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_MSTCMP2_Pos)        </span></div>
<div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df776d9b9fdec82446fefe17bfdd3a5"> 8920</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP2           HRTIM_SET2R_MSTCMP2_Msk                  </span></div>
<div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP3_Pos       (10U)                                    </span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04f20a9786d911ac992d2aa8b5ac0b15"> 8922</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP3_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_MSTCMP3_Pos)        </span></div>
<div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a9ac29621fbffec520c7dd823420a5"> 8923</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP3           HRTIM_SET2R_MSTCMP3_Msk                  </span></div>
<div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP4_Pos       (11U)                                    </span></div>
<div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf01e07492ac4d71e87d43c46c30c56fb"> 8925</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP4_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_MSTCMP4_Pos)        </span></div>
<div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3264ba0918cb0bb8f34258db2e9c146"> 8926</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_MSTCMP4           HRTIM_SET2R_MSTCMP4_Msk                  </span></div>
<div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT1_Pos      (12U)                                    </span></div>
<div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89489bdfaebe2fc460f894ed4c2b2d5"> 8929</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT1_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT1_Pos)       </span></div>
<div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b981408e552bc9d38c2fa6bfe37936"> 8930</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT1          HRTIM_SET2R_TIMEVNT1_Msk                 </span></div>
<div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT2_Pos      (13U)                                    </span></div>
<div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49aeacbea59285e2b2f736be8360a7d"> 8932</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT2_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT2_Pos)       </span></div>
<div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ed73a7848bb47e1fc04f253dd46b3c"> 8933</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT2          HRTIM_SET2R_TIMEVNT2_Msk                 </span></div>
<div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT3_Pos      (14U)                                    </span></div>
<div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119d3f6e6f888ca1efe115eaaffe7f36"> 8935</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT3_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT3_Pos)       </span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e69cc30cad6a1f28eadf4ac4aadca9"> 8936</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT3          HRTIM_SET2R_TIMEVNT3_Msk                 </span></div>
<div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT4_Pos      (15U)                                    </span></div>
<div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3177798231f7abb257187b81d0147fa0"> 8938</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT4_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT4_Pos)       </span></div>
<div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e63f1478debf3985b3338c978cf89eb"> 8939</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT4          HRTIM_SET2R_TIMEVNT4_Msk                 </span></div>
<div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT5_Pos      (16U)                                    </span></div>
<div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5e65d5d7c6f1863026306017b6609b"> 8941</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT5_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT5_Pos)       </span></div>
<div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238a7a07dfd78720477be77701e59c94"> 8942</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT5          HRTIM_SET2R_TIMEVNT5_Msk                 </span></div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT6_Pos      (17U)                                    </span></div>
<div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13dd99cdcfdcf20a706c7b538e9429ff"> 8944</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT6_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT6_Pos)       </span></div>
<div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff32d534a2436dbcc17cce6caa02bdc"> 8945</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT6          HRTIM_SET2R_TIMEVNT6_Msk                 </span></div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT7_Pos      (18U)                                    </span></div>
<div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87840ebd60459e43b19d84746c813732"> 8947</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT7_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT7_Pos)       </span></div>
<div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317fbfa70bec64e210488c2ff54481c0"> 8948</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT7          HRTIM_SET2R_TIMEVNT7_Msk                 </span></div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT8_Pos      (19U)                                    </span></div>
<div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadef8b860ca42c7408af241d3ae9c110a"> 8950</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT8_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT8_Pos)       </span></div>
<div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e731263e6314b9ec85189a9b22fb11"> 8951</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT8          HRTIM_SET2R_TIMEVNT8_Msk                 </span></div>
<div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT9_Pos      (20U)                                    </span></div>
<div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a928684b5cb2b42605e43a457f33282"> 8953</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT9_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_TIMEVNT9_Pos)       </span></div>
<div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa08985d52e43956a74504e6733d26d"> 8954</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_TIMEVNT9          HRTIM_SET2R_TIMEVNT9_Msk                 </span></div>
<div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT1_Pos       (21U)                                    </span></div>
<div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918311559489d95ee735595854c4629c"> 8957</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT1_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT1_Pos)        </span></div>
<div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5bba8858519cddbc3c0004bd3732c38"> 8958</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT1           HRTIM_SET2R_EXTVNT1_Msk                  </span></div>
<div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT2_Pos       (22U)                                    </span></div>
<div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50a9f86b799b31dd1ec9aaad1b7ea39a"> 8960</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT2_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT2_Pos)        </span></div>
<div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef2735c64ed320b10a82fbdcb052b3c"> 8961</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT2           HRTIM_SET2R_EXTVNT2_Msk                  </span></div>
<div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT3_Pos       (23U)                                    </span></div>
<div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffd09161778bd6d1a5851dd773a1706"> 8963</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT3_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT3_Pos)        </span></div>
<div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3da9b4ae21815eefca417f2cb5f233"> 8964</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT3           HRTIM_SET2R_EXTVNT3_Msk                  </span></div>
<div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT4_Pos       (24U)                                    </span></div>
<div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241a1758499c0d3a08ed7d568aeb1a07"> 8966</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT4_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT4_Pos)        </span></div>
<div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e920fe6e565b7b929e7d79345123683"> 8967</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT4           HRTIM_SET2R_EXTVNT4_Msk                  </span></div>
<div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT5_Pos       (25U)                                    </span></div>
<div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8387b382257249fb2e3220ac0462da72"> 8969</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT5_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT5_Pos)        </span></div>
<div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77d661b7c91dab401d67cd5d5731fe2"> 8970</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT5           HRTIM_SET2R_EXTVNT5_Msk                  </span></div>
<div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT6_Pos       (26U)                                    </span></div>
<div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930cd7f03d949fa98364bc66740877e0"> 8972</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT6_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT6_Pos)        </span></div>
<div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8315468f404366b77f88b5a1a6a65f16"> 8973</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT6           HRTIM_SET2R_EXTVNT6_Msk                  </span></div>
<div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT7_Pos       (27U)                                    </span></div>
<div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ea94f215fb47aa10fc8155824e8de"> 8975</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT7_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT7_Pos)        </span></div>
<div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ecb505810a9f9f81ce08ae7940261a"> 8976</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT7           HRTIM_SET2R_EXTVNT7_Msk                  </span></div>
<div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT8_Pos       (28U)                                    </span></div>
<div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b086721bd31f0df814ca7b92d49cf1a"> 8978</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT8_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT8_Pos)        </span></div>
<div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8478da662fd081d2d0f45ae733d8749"> 8979</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT8           HRTIM_SET2R_EXTVNT8_Msk                  </span></div>
<div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT9_Pos       (29U)                                    </span></div>
<div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18756415896871e7e5ff6fcd3106910"> 8981</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT9_Msk       (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT9_Pos)        </span></div>
<div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5415fa2c006a3d8665fcb78c7e5223"> 8982</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT9           HRTIM_SET2R_EXTVNT9_Msk                  </span></div>
<div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT10_Pos      (30U)                                    </span></div>
<div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2c0474395ef4acb585e32150cb993d"> 8984</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT10_Msk      (0x1UL &lt;&lt; HRTIM_SET2R_EXTVNT10_Pos)       </span></div>
<div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e768aa3546c6d4f516165f0a8c7720"> 8985</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_EXTVNT10          HRTIM_SET2R_EXTVNT10_Msk                 </span></div>
<div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define HRTIM_SET2R_UPDATE_Pos        (31U)                                    </span></div>
<div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2862bc911620f7dddcc6c77bffd17b11"> 8988</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_UPDATE_Msk        (0x1UL &lt;&lt; HRTIM_SET2R_UPDATE_Pos)         </span></div>
<div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a5c146d1a41dc19d245e53e99ab6b2"> 8989</a></span>&#160;<span class="preprocessor">#define HRTIM_SET2R_UPDATE            HRTIM_SET2R_UPDATE_Msk                   </span></div>
<div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="comment">/**** Bit definition for Slave Output 2 reset register ************************/</span></div>
<div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_SRT_Pos           (0U)                                     </span></div>
<div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7bfff6d2637da3f83a13cb8618a08a0"> 8993</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_SRT_Msk           (0x1UL &lt;&lt; HRTIM_RST2R_SRT_Pos)            </span></div>
<div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797d90e7776762368964883a053fb2da"> 8994</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_SRT               HRTIM_RST2R_SRT_Msk                      </span></div>
<div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_RESYNC_Pos        (1U)                                     </span></div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67f857a9c73e689877b945aaff1a5ea"> 8996</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_RESYNC_Msk        (0x1UL &lt;&lt; HRTIM_RST2R_RESYNC_Pos)         </span></div>
<div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701904bf2cadedf5e8e212333e346039"> 8997</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_RESYNC            HRTIM_RST2R_RESYNC_Msk                   </span></div>
<div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_PER_Pos           (2U)                                     </span></div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443623b4a23025d8e26a83eec7a15d63"> 8999</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_PER_Msk           (0x1UL &lt;&lt; HRTIM_RST2R_PER_Pos)            </span></div>
<div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e10fd8dccb47a9cebc78097cb122cd"> 9000</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_PER               HRTIM_RST2R_PER_Msk                      </span></div>
<div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP1_Pos          (3U)                                     </span></div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958197d35fddc9f65c96a4949da6bd35"> 9002</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP1_Msk          (0x1UL &lt;&lt; HRTIM_RST2R_CMP1_Pos)           </span></div>
<div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7f4b609dc0bcd1cbb2c1f47a87b049"> 9003</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP1              HRTIM_RST2R_CMP1_Msk                     </span></div>
<div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP2_Pos          (4U)                                     </span></div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab614dfdccb90767962a77e1d8f2783e4"> 9005</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP2_Msk          (0x1UL &lt;&lt; HRTIM_RST2R_CMP2_Pos)           </span></div>
<div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25251da57a648f140242c819bbc5ab39"> 9006</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP2              HRTIM_RST2R_CMP2_Msk                     </span></div>
<div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP3_Pos          (5U)                                     </span></div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b222fd497c83500d9b26c971986bb9a"> 9008</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP3_Msk          (0x1UL &lt;&lt; HRTIM_RST2R_CMP3_Pos)           </span></div>
<div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf057987b42ad8ce89f572af7e2efe88e"> 9009</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP3              HRTIM_RST2R_CMP3_Msk                     </span></div>
<div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP4_Pos          (6U)                                     </span></div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f4b49e11a685e3aae035595577b8e03"> 9011</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP4_Msk          (0x1UL &lt;&lt; HRTIM_RST2R_CMP4_Pos)           </span></div>
<div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900a6b323ad6d00bd038dfe151b1d0b1"> 9012</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_CMP4              HRTIM_RST2R_CMP4_Msk                     </span></div>
<div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTPER_Pos        (7U)                                     </span></div>
<div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae978b23dc2250841f5d8770d83bf68ad"> 9015</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTPER_Msk        (0x1UL &lt;&lt; HRTIM_RST2R_MSTPER_Pos)         </span></div>
<div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga426d46ab52412ded718128afda931c9c"> 9016</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTPER            HRTIM_RST2R_MSTPER_Msk                   </span></div>
<div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP1_Pos       (8U)                                     </span></div>
<div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba006639d52f95751acac803439d6c3"> 9018</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP1_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_MSTCMP1_Pos)        </span></div>
<div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2e35605ac11467f8f48ea724cf1f7b"> 9019</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP1           HRTIM_RST2R_MSTCMP1_Msk                  </span></div>
<div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP2_Pos       (9U)                                     </span></div>
<div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac97501c23cd031831d4706c8a2f5b79"> 9021</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP2_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_MSTCMP2_Pos)        </span></div>
<div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a79636ec9961d8890a56d6a2d3007a8"> 9022</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP2           HRTIM_RST2R_MSTCMP2_Msk                  </span></div>
<div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP3_Pos       (10U)                                    </span></div>
<div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b2e825c86b1f4bb9269f42af40817f"> 9024</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP3_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_MSTCMP3_Pos)        </span></div>
<div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21eff38a8f76682bde642f03b220319b"> 9025</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP3           HRTIM_RST2R_MSTCMP3_Msk                  </span></div>
<div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP4_Pos       (11U)                                    </span></div>
<div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2be1c1b71549446c3f106168f286bfbe"> 9027</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP4_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_MSTCMP4_Pos)        </span></div>
<div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314dfa30657355ba5308aa0d002d90c0"> 9028</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_MSTCMP4           HRTIM_RST2R_MSTCMP4_Msk                  </span></div>
<div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT1_Pos      (12U)                                    </span></div>
<div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dbad789f42d0cb6c59aeac8a468ae90"> 9031</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT1_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT1_Pos)       </span></div>
<div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ace72a0b9076829f1c27b09b9fe51"> 9032</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT1          HRTIM_RST2R_TIMEVNT1_Msk                 </span></div>
<div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT2_Pos      (13U)                                    </span></div>
<div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ad02cf6e2912b091161f54cb6b590b"> 9034</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT2_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT2_Pos)       </span></div>
<div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760bdfaf83725ba191074ad52d190927"> 9035</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT2          HRTIM_RST2R_TIMEVNT2_Msk                 </span></div>
<div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT3_Pos      (14U)                                    </span></div>
<div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a4416e2f5672edd7ae5c672dab327"> 9037</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT3_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT3_Pos)       </span></div>
<div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee3bc7e66f02fd3d2bf0eb3f772a686"> 9038</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT3          HRTIM_RST2R_TIMEVNT3_Msk                 </span></div>
<div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT4_Pos      (15U)                                    </span></div>
<div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1fd519f3fda29e1a5907edd6b4a3ad"> 9040</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT4_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT4_Pos)       </span></div>
<div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761780d89c78771d101a59b6ed2a91d4"> 9041</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT4          HRTIM_RST2R_TIMEVNT4_Msk                 </span></div>
<div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT5_Pos      (16U)                                    </span></div>
<div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga029f138d898ab4da91ee2122672926f3"> 9043</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT5_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT5_Pos)       </span></div>
<div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1331fabee0c09b294d62d02535795786"> 9044</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT5          HRTIM_RST2R_TIMEVNT5_Msk                 </span></div>
<div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT6_Pos      (17U)                                    </span></div>
<div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacbf4e01a0b5d5293bf71d4058524b2"> 9046</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT6_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT6_Pos)       </span></div>
<div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9814888b884f73930c99cea7773fee7"> 9047</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT6          HRTIM_RST2R_TIMEVNT6_Msk                 </span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT7_Pos      (18U)                                    </span></div>
<div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d0358a5f57751b8b01617192f84133"> 9049</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT7_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT7_Pos)       </span></div>
<div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7d774171554c9b483c6d70841b35bc"> 9050</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT7          HRTIM_RST2R_TIMEVNT7_Msk                 </span></div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT8_Pos      (19U)                                    </span></div>
<div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e3fda50ab162fb9004b1c21be0f83c"> 9052</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT8_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT8_Pos)       </span></div>
<div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb3b091e7b3e5c5b3f5423c32ec4665"> 9053</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT8          HRTIM_RST2R_TIMEVNT8_Msk                 </span></div>
<div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT9_Pos      (20U)                                    </span></div>
<div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad907ed88b8c8ba53f9fff8e1f0148462"> 9055</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT9_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_TIMEVNT9_Pos)       </span></div>
<div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36018a0ceebbb92d279a2c829f671465"> 9056</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_TIMEVNT9          HRTIM_RST2R_TIMEVNT9_Msk                 </span></div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT1_Pos       (21U)                                    </span></div>
<div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga129ea0ecdfd58c591f74b6f39f90d3be"> 9059</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT1_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT1_Pos)        </span></div>
<div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02625c6bef2b80a8efc76c6f250d5e8b"> 9060</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT1           HRTIM_RST2R_EXTVNT1_Msk                  </span></div>
<div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT2_Pos       (22U)                                    </span></div>
<div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15869860be9e1995a8b27eab18060190"> 9062</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT2_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT2_Pos)        </span></div>
<div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0d336de4c1e53b816dff49a8b28b874"> 9063</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT2           HRTIM_RST2R_EXTVNT2_Msk                  </span></div>
<div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT3_Pos       (23U)                                    </span></div>
<div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d7440749c97160bb334791cf7f2ab8"> 9065</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT3_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT3_Pos)        </span></div>
<div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a749135235c08b25f3beb6e1e8d6b1"> 9066</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT3           HRTIM_RST2R_EXTVNT3_Msk                  </span></div>
<div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT4_Pos       (24U)                                    </span></div>
<div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf1ddd0918c7adcac20a3c4e2a7bbc9"> 9068</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT4_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT4_Pos)        </span></div>
<div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006c5a1e02b9b315a316b47fc59512c"> 9069</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT4           HRTIM_RST2R_EXTVNT4_Msk                  </span></div>
<div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT5_Pos       (25U)                                    </span></div>
<div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53450212b43e93bfb4bee2e007ce6418"> 9071</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT5_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT5_Pos)        </span></div>
<div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ecb3e43e8ba62916cca85efd3632cc3"> 9072</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT5           HRTIM_RST2R_EXTVNT5_Msk                  </span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT6_Pos       (26U)                                    </span></div>
<div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ae098f089b23509ace2440872c7aba"> 9074</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT6_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT6_Pos)        </span></div>
<div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c4c7e54a717c537fcdc9a741b7395a"> 9075</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT6           HRTIM_RST2R_EXTVNT6_Msk                  </span></div>
<div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT7_Pos       (27U)                                    </span></div>
<div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga160b0c2a15c6616983c7074b1b88cc71"> 9077</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT7_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT7_Pos)        </span></div>
<div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f631171757d8e877b22d0b1ac5cb78"> 9078</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT7           HRTIM_RST2R_EXTVNT7_Msk                  </span></div>
<div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT8_Pos       (28U)                                    </span></div>
<div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb090b8e2c1c1b66edcf0da82bf5b19d"> 9080</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT8_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT8_Pos)        </span></div>
<div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1870ddcbca3ca5742f5b471ace58671"> 9081</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT8           HRTIM_RST2R_EXTVNT8_Msk                  </span></div>
<div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT9_Pos       (29U)                                    </span></div>
<div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0d90aa560d3b78e723cd2e706896a6"> 9083</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT9_Msk       (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT9_Pos)        </span></div>
<div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab506812d38fb2e63c2cbcbd14d1e1cd8"> 9084</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT9           HRTIM_RST2R_EXTVNT9_Msk                  </span></div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT10_Pos      (30U)                                    </span></div>
<div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68bf5c9f3b17a1bc5ee9b274a06fcc9"> 9086</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT10_Msk      (0x1UL &lt;&lt; HRTIM_RST2R_EXTVNT10_Pos)       </span></div>
<div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa405a305893ab21c0e5ef03591e332f5"> 9087</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_EXTVNT10          HRTIM_RST2R_EXTVNT10_Msk                 </span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define HRTIM_RST2R_UPDATE_Pos        (31U)                                    </span></div>
<div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d956bf33f8925b79fe0f9f79a9fa03"> 9090</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_UPDATE_Msk        (0x1UL &lt;&lt; HRTIM_RST2R_UPDATE_Pos)         </span></div>
<div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ea7ccb178f2be61aad19cf88595e62"> 9091</a></span>&#160;<span class="preprocessor">#define HRTIM_RST2R_UPDATE            HRTIM_RST2R_UPDATE_Msk                   </span></div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="comment">/**** Bit definition for Slave external event filtering  register 1 ***********/</span></div>
<div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1LTCH_Pos       (0U)                                     </span></div>
<div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b23245d932ee94c89345e270bfc4"> 9095</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR1_EE1LTCH_Pos)        </span></div>
<div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb8562e5c62d0d563fd7c1c6dc90fa1"> 9096</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1LTCH           HRTIM_EEFR1_EE1LTCH_Msk                  </span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_Pos       (1U)                                     </span></div>
<div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f3fc7af748c4b9519f55ac3421f67a"> 9098</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR1_EE1FLTR_Pos)        </span></div>
<div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8672f918bb94ff7edf25028b836ceb37"> 9099</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR           HRTIM_EEFR1_EE1FLTR_Msk                  </span></div>
<div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e620ffdd7411acf53ad41c950764b"> 9100</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR1_EE1FLTR_Pos)        </span></div>
<div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9532628b99f0bbf11df07eef5ba5c70"> 9101</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR1_EE1FLTR_Pos)        </span></div>
<div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15ec22d82fb01737cfb10970fdbad5f2"> 9102</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR1_EE1FLTR_Pos)        </span></div>
<div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181f75fbe596eb7582a5c22e6bf90e63"> 9103</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE1FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR1_EE1FLTR_Pos)        </span></div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2LTCH_Pos       (6U)                                     </span></div>
<div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46ffa0dad259aa9ca31054eb55af5b31"> 9106</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR1_EE2LTCH_Pos)        </span></div>
<div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee45ab98def1f8bfaa4c8d73692d4789"> 9107</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2LTCH           HRTIM_EEFR1_EE2LTCH_Msk                  </span></div>
<div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_Pos       (7U)                                     </span></div>
<div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c666e3b7473775dbfd1c3b126587346"> 9109</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR1_EE2FLTR_Pos)        </span></div>
<div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea95d94d6ec85880dff9bf0bf6c30d2"> 9110</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR           HRTIM_EEFR1_EE2FLTR_Msk                  </span></div>
<div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1378e48a4f2997da87062e3150b0f97"> 9111</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR1_EE2FLTR_Pos)        </span></div>
<div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd755ac515107517f461f393fdea2d7"> 9112</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR1_EE2FLTR_Pos)        </span></div>
<div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9e692a7de89f1c987992aca65741c7"> 9113</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR1_EE2FLTR_Pos)        </span></div>
<div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8339d57754e403fdc388a7a857914d"> 9114</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE2FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR1_EE2FLTR_Pos)        </span></div>
<div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3LTCH_Pos       (12U)                                    </span></div>
<div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1b7163e89b56e749eac5a8064cae9e"> 9117</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR1_EE3LTCH_Pos)        </span></div>
<div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eda5246193feaebc937148f0d07e693"> 9118</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3LTCH           HRTIM_EEFR1_EE3LTCH_Msk                  </span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_Pos       (13U)                                    </span></div>
<div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e35519b83aab324555798c49b7a5d98"> 9120</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR1_EE3FLTR_Pos)        </span></div>
<div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad672653be776278c9fae448ab044dfb4"> 9121</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR           HRTIM_EEFR1_EE3FLTR_Msk                  </span></div>
<div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643cf7063963fb3c47e94887cae0986b"> 9122</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR1_EE3FLTR_Pos)        </span></div>
<div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b657cd1a78e3ba38563d59cf4e21a0"> 9123</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR1_EE3FLTR_Pos)        </span></div>
<div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf110d46bf01c83bcce70ad6ce26d78eb"> 9124</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR1_EE3FLTR_Pos)        </span></div>
<div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebb804ba69192a7b07e44080c75dd19"> 9125</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE3FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR1_EE3FLTR_Pos)        </span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4LTCH_Pos       (18U)                                    </span></div>
<div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga879947870da6220bec7654026b291cae"> 9128</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR1_EE4LTCH_Pos)        </span></div>
<div class="line"><a name="l09129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4181c5f8af2e419089b93d6332c9843"> 9129</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4LTCH           HRTIM_EEFR1_EE4LTCH_Msk                  </span></div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_Pos       (19U)                                    </span></div>
<div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3ddf0cf105e0ca65efa5a59d49d97e"> 9131</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR1_EE4FLTR_Pos)        </span></div>
<div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cf9ff9b98132cb96bc9c9742268ef6"> 9132</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR           HRTIM_EEFR1_EE4FLTR_Msk                  </span></div>
<div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952a424e6e31e9ff22074e2bae3b681e"> 9133</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR1_EE4FLTR_Pos)        </span></div>
<div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga021bf56a151718138b9d4950926144b2"> 9134</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR1_EE4FLTR_Pos)        </span></div>
<div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7aeee20d6bf3d092e32fe60e689b527"> 9135</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR1_EE4FLTR_Pos)        </span></div>
<div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3afdfe176b67a9512a94320a7b67cdf3"> 9136</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE4FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR1_EE4FLTR_Pos)        </span></div>
<div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5LTCH_Pos       (24U)                                    </span></div>
<div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844508bd028fd9ead032fc140656ce3b"> 9139</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR1_EE5LTCH_Pos)        </span></div>
<div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea56e1794870d75c94e6dda08baa2e7"> 9140</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5LTCH           HRTIM_EEFR1_EE5LTCH_Msk                  </span></div>
<div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_Pos       (25U)                                    </span></div>
<div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3885a1a0cfaccd4ce8f36770bcaff668"> 9142</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR1_EE5FLTR_Pos)        </span></div>
<div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa19051943a9c4cbbd8ce5baa1f7c34"> 9143</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR           HRTIM_EEFR1_EE5FLTR_Msk                  </span></div>
<div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69f69b0200ffd94f20a87030d3f1210e"> 9144</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR1_EE5FLTR_Pos)        </span></div>
<div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbbf1b1cfd092a4f2181069094e0eaa"> 9145</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR1_EE5FLTR_Pos)        </span></div>
<div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c657b36bb56977a34876b1b920a608"> 9146</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR1_EE5FLTR_Pos)        </span></div>
<div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e7928257f03faace59ce2ee04f5a838"> 9147</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR1_EE5FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR1_EE5FLTR_Pos)        </span></div>
<div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="comment">/**** Bit definition for Slave external event filtering  register 2 ***********/</span></div>
<div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6LTCH_Pos       (0U)                                     </span></div>
<div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44ba3f3c84d6fc2e9ec7c5da37da16fe"> 9151</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR2_EE6LTCH_Pos)        </span></div>
<div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44eeb0f24c6b645d5d3611fab02a326a"> 9152</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6LTCH           HRTIM_EEFR2_EE6LTCH_Msk                  </span></div>
<div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_Pos       (1U)                                     </span></div>
<div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00d2ad5178b0d8351fc152d99c40badf"> 9154</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR2_EE6FLTR_Pos)        </span></div>
<div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ae272760886086753d2b7e199eebd8"> 9155</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR           HRTIM_EEFR2_EE6FLTR_Msk                  </span></div>
<div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c41a44de07afe21cb69cd6e0a68d41e"> 9156</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR2_EE6FLTR_Pos)        </span></div>
<div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0028e402239b01e47d89aecf0c2ba6"> 9157</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR2_EE6FLTR_Pos)        </span></div>
<div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbce045905406e5cc85066f5a3bfe"> 9158</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR2_EE6FLTR_Pos)        </span></div>
<div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70146669e0d517fa076d852e52043fb"> 9159</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE6FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR2_EE6FLTR_Pos)        </span></div>
<div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7LTCH_Pos       (6U)                                     </span></div>
<div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df9fe7336b010b2b1a4dde3d7e0151a"> 9162</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR2_EE7LTCH_Pos)        </span></div>
<div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4493f19225fc8d0f74dee9ed2b51f928"> 9163</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7LTCH           HRTIM_EEFR2_EE7LTCH_Msk                  </span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_Pos       (7U)                                     </span></div>
<div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f40430ec11f2e02aa5741f1b419ac6"> 9165</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR2_EE7FLTR_Pos)        </span></div>
<div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae57780735e75878e003ae0155ef452a"> 9166</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR           HRTIM_EEFR2_EE7FLTR_Msk                  </span></div>
<div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7015536d37e066201f65c7e496ab09b"> 9167</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR2_EE7FLTR_Pos)        </span></div>
<div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f8a80147c216702b9a978a25aece61"> 9168</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR2_EE7FLTR_Pos)        </span></div>
<div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70089b90c854bd7cb7ca9079315a8a98"> 9169</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR2_EE7FLTR_Pos)        </span></div>
<div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6775a4f60d5920b3ccd4f21bb8242e2d"> 9170</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE7FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR2_EE7FLTR_Pos)        </span></div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8LTCH_Pos       (12U)                                    </span></div>
<div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fb7b069d4c6c0db2e3c20722897e9"> 9173</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR2_EE8LTCH_Pos)        </span></div>
<div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935f8ea5e494f5679d08088cf23e28a4"> 9174</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8LTCH           HRTIM_EEFR2_EE8LTCH_Msk                  </span></div>
<div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_Pos       (13U)                                    </span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb2fe36869c4930e5f19edbb147c659"> 9176</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR2_EE8FLTR_Pos)        </span></div>
<div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b8b674a766be44320b38a9702cbc4e"> 9177</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR           HRTIM_EEFR2_EE8FLTR_Msk                  </span></div>
<div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50991536242eb3a1abc9d4e2313fbb36"> 9178</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR2_EE8FLTR_Pos)        </span></div>
<div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cab1d68767c67bb0dc42a7a3a0f2097"> 9179</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR2_EE8FLTR_Pos)        </span></div>
<div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc21bcadc57a12aebe19f7a76b7fa013"> 9180</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR2_EE8FLTR_Pos)        </span></div>
<div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586d42ec6e77a14f11e41758d6690897"> 9181</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE8FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR2_EE8FLTR_Pos)        </span></div>
<div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9LTCH_Pos       (18U)                                    </span></div>
<div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce60b2094b82221398dc0c054c112b1"> 9184</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9LTCH_Msk       (0x1UL &lt;&lt; HRTIM_EEFR2_EE9LTCH_Pos)        </span></div>
<div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d8b4af487610aaa1430920d4d91eb31"> 9185</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9LTCH           HRTIM_EEFR2_EE9LTCH_Msk                  </span></div>
<div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_Pos       (19U)                                    </span></div>
<div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bd43ea9d46d46c76ec619a7faf3011"> 9187</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_Msk       (0xFUL &lt;&lt; HRTIM_EEFR2_EE9FLTR_Pos)        </span></div>
<div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccfbed5b38480efbb57842d6de176e7b"> 9188</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR           HRTIM_EEFR2_EE9FLTR_Msk                  </span></div>
<div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fce3ca49eba183a582346e8b2b30c50"> 9189</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_0         (0x1UL &lt;&lt; HRTIM_EEFR2_EE9FLTR_Pos)        </span></div>
<div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39afe1f77d0667a2caa1d3be02d332c5"> 9190</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_1         (0x2UL &lt;&lt; HRTIM_EEFR2_EE9FLTR_Pos)        </span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713e0089edefccc14d55349e0c9b7724"> 9191</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_2         (0x4UL &lt;&lt; HRTIM_EEFR2_EE9FLTR_Pos)        </span></div>
<div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea294e50f2113f9e4e153f5292b889d"> 9192</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE9FLTR_3         (0x8UL &lt;&lt; HRTIM_EEFR2_EE9FLTR_Pos)        </span></div>
<div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10LTCH_Pos      (24U)                                    </span></div>
<div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351abd466f359f7bc17e9bc738170d09"> 9195</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10LTCH_Msk      (0x1UL &lt;&lt; HRTIM_EEFR2_EE10LTCH_Pos)       </span></div>
<div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf035ecc54845670883e2ce016967c24"> 9196</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10LTCH          HRTIM_EEFR2_EE10LTCH_Msk                 </span></div>
<div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_Pos      (25U)                                    </span></div>
<div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a95d8d505e654b11c811d95d841abe6"> 9198</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_Msk      (0xFUL &lt;&lt; HRTIM_EEFR2_EE10FLTR_Pos)       </span></div>
<div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9975fa4481a849aaf93728263a29a954"> 9199</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR          HRTIM_EEFR2_EE10FLTR_Msk                 </span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8dec0446d5cebccfd3e618ef40ccc7"> 9200</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_0        (0x1UL &lt;&lt; HRTIM_EEFR2_EE10FLTR_Pos)       </span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d67ce80897c3cde51bcbf2b4a0c2d8"> 9201</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_1        (0x2UL &lt;&lt; HRTIM_EEFR2_EE10FLTR_Pos)       </span></div>
<div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d41f9ad7f5372b591ae4231aab78618"> 9202</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_2        (0x4UL &lt;&lt; HRTIM_EEFR2_EE10FLTR_Pos)       </span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cef607e1e24f2d001f4c7b56dddd18"> 9203</a></span>&#160;<span class="preprocessor">#define HRTIM_EEFR2_EE10FLTR_3        (0x8UL &lt;&lt; HRTIM_EEFR2_EE10FLTR_Pos)       </span></div>
<div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="comment">/**** Bit definition for Slave Timer reset register ***************************/</span></div>
<div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_UPDATE_Pos         (1U)                                     </span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga329a4d94908494ded9110f52fe25856f"> 9207</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_UPDATE_Msk         (0x1UL &lt;&lt; HRTIM_RSTR_UPDATE_Pos)          </span></div>
<div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga452ec116e1c2b6715abb1c88a070a0cb"> 9208</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_UPDATE             HRTIM_RSTR_UPDATE_Msk                    </span></div>
<div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP2_Pos           (2U)                                     </span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa177c03d4cc3618a3dbaefd803e0a95"> 9210</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP2_Msk           (0x1UL &lt;&lt; HRTIM_RSTR_CMP2_Pos)            </span></div>
<div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4925f0029704ec75bb1934a60edba75c"> 9211</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP2               HRTIM_RSTR_CMP2_Msk                      </span></div>
<div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP4_Pos           (3U)                                     </span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac977b33e2be3a6a5267f207ed00b4b04"> 9213</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP4_Msk           (0x1UL &lt;&lt; HRTIM_RSTR_CMP4_Pos)            </span></div>
<div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab798cc1af6c4afbda0f21db3fb23d979"> 9214</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_CMP4               HRTIM_RSTR_CMP4_Msk                      </span></div>
<div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTPER_Pos         (4U)                                     </span></div>
<div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831ae0bbbcd50de10dcfbde179767046"> 9217</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTPER_Msk         (0x1UL &lt;&lt; HRTIM_RSTR_MSTPER_Pos)          </span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd9151bc9dad21f8deceb0e052779338"> 9218</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTPER             HRTIM_RSTR_MSTPER_Msk                    </span></div>
<div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP1_Pos        (5U)                                     </span></div>
<div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e93a38f0a986d7f33c1e8e572f4a5e1"> 9220</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP1_Msk        (0x1UL &lt;&lt; HRTIM_RSTR_MSTCMP1_Pos)         </span></div>
<div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ae287c44527992091dca35f2e452a1"> 9221</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP1            HRTIM_RSTR_MSTCMP1_Msk                   </span></div>
<div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP2_Pos        (6U)                                     </span></div>
<div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade85d2a318a612f6ef674db4e780eb14"> 9223</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP2_Msk        (0x1UL &lt;&lt; HRTIM_RSTR_MSTCMP2_Pos)         </span></div>
<div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42321cdcf0a3718b3b650ad3a9f60fd0"> 9224</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP2            HRTIM_RSTR_MSTCMP2_Msk                   </span></div>
<div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP3_Pos        (7U)                                     </span></div>
<div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62436111f38d91dd27f13dc4bab272bb"> 9226</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP3_Msk        (0x1UL &lt;&lt; HRTIM_RSTR_MSTCMP3_Pos)         </span></div>
<div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b7f5617a086e2e534cf251b0f08bf2"> 9227</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP3            HRTIM_RSTR_MSTCMP3_Msk                   </span></div>
<div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP4_Pos        (8U)                                     </span></div>
<div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288e2be86ac8f9707e9794b718cd3659"> 9229</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP4_Msk        (0x1UL &lt;&lt; HRTIM_RSTR_MSTCMP4_Pos)         </span></div>
<div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a49a38a2c9ac716bac3bba08969de81"> 9230</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_MSTCMP4            HRTIM_RSTR_MSTCMP4_Msk                   </span></div>
<div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT1_Pos       (9U)                                     </span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf31faab9b3bc4305460907fa2cdaecbc"> 9233</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT1_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT1_Pos)        </span></div>
<div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cf7c143a9a4796a673d9ea23ae9754"> 9234</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT1           HRTIM_RSTR_EXTEVNT1_Msk                  </span></div>
<div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT2_Pos       (10U)                                    </span></div>
<div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc20a976c2effd384fb1f2db4397d3b5"> 9236</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT2_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT2_Pos)        </span></div>
<div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823f9df888de61a8e6ba57ad1c17828e"> 9237</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT2           HRTIM_RSTR_EXTEVNT2_Msk                  </span></div>
<div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT3_Pos       (11U)                                    </span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cd6bbdb43a72afed7efff4f1ad829f"> 9239</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT3_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT3_Pos)        </span></div>
<div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5384255fd0ef915b3d394e3f7870677"> 9240</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT3           HRTIM_RSTR_EXTEVNT3_Msk                  </span></div>
<div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT4_Pos       (12U)                                    </span></div>
<div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb925dca6f45deb9979b4f8b4fa29c99"> 9242</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT4_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT4_Pos)        </span></div>
<div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5199399eb797c950f2d8285fb7332e9"> 9243</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT4           HRTIM_RSTR_EXTEVNT4_Msk                  </span></div>
<div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT5_Pos       (13U)                                    </span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d114d5e091861ec42d9a5c67ee061c"> 9245</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT5_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT5_Pos)        </span></div>
<div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5554b40069eacbb32fc3a9d19a8b5dbb"> 9246</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT5           HRTIM_RSTR_EXTEVNT5_Msk                  </span></div>
<div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT6_Pos       (14U)                                    </span></div>
<div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25a3652eaeb4e908a669b9a91dbcb1e"> 9248</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT6_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT6_Pos)        </span></div>
<div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf633f2792fca6179597bde16ac0ca6a"> 9249</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT6           HRTIM_RSTR_EXTEVNT6_Msk                  </span></div>
<div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT7_Pos       (15U)                                    </span></div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c728aa17eb7996bcea6b97621e6c40"> 9251</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT7_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT7_Pos)        </span></div>
<div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4a55d3195ae365a4d159461eb4a319"> 9252</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT7           HRTIM_RSTR_EXTEVNT7_Msk                  </span></div>
<div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT8_Pos       (16U)                                    </span></div>
<div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215fb41bb5a5ac56a2d6f61c47f86ee"> 9254</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT8_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT8_Pos)        </span></div>
<div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2dd1de64f611488bf948526cf052cdb"> 9255</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT8           HRTIM_RSTR_EXTEVNT8_Msk                  </span></div>
<div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT9_Pos       (17U)                                    </span></div>
<div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b04cf67195929215a78bc616fdc3e6e"> 9257</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT9_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT9_Pos)        </span></div>
<div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a1b245e57652496525e090ca4f59ed"> 9258</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT9           HRTIM_RSTR_EXTEVNT9_Msk                  </span></div>
<div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT10_Pos      (18U)                                    </span></div>
<div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabba8c987662edc17a9544bfa6d1de0ac"> 9260</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT10_Msk      (0x1UL &lt;&lt; HRTIM_RSTR_EXTEVNT10_Pos)       </span></div>
<div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2dc72f1f0891698ab468997a88ae70"> 9261</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT10          HRTIM_RSTR_EXTEVNT10_Msk                 </span></div>
<div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP1_Pos       (19U)                                    </span></div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd52dc58cdbae5d1b627e0ad699adf4d"> 9264</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP1_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMBCMP1_Pos)        </span></div>
<div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ed7217be6f6a8c4542d89a53192127"> 9265</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP1           HRTIM_RSTR_TIMBCMP1_Msk                  </span></div>
<div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP2_Pos       (20U)                                    </span></div>
<div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554b70a60328c7b08a24a53c3719cc32"> 9267</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP2_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMBCMP2_Pos)        </span></div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad580645c0285b05f907d92c4443c09a"> 9268</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP2           HRTIM_RSTR_TIMBCMP2_Msk                  </span></div>
<div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP4_Pos       (21U)                                    </span></div>
<div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08011814cd4a0eb72bd0a37be9462442"> 9270</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP4_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMBCMP4_Pos)        </span></div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646bd40f9fb9a1087592f50c755707b0"> 9271</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMBCMP4           HRTIM_RSTR_TIMBCMP4_Msk                  </span></div>
<div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP1_Pos       (22U)                                    </span></div>
<div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800488153702e780ed1448b9ba4b7fc4"> 9274</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP1_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMCCMP1_Pos)        </span></div>
<div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cebe75759969950b3eb34f8ac4a7f0"> 9275</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP1           HRTIM_RSTR_TIMCCMP1_Msk                  </span></div>
<div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP2_Pos       (23U)                                    </span></div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa7cb8800243656f3ff01d069e6ef9e6"> 9277</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP2_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMCCMP2_Pos)        </span></div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c511d05f66acc6209ab493519a9353"> 9278</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP2           HRTIM_RSTR_TIMCCMP2_Msk                  </span></div>
<div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP4_Pos       (24U)                                    </span></div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac434916c9678152b01d806ccc5f5fa6d"> 9280</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP4_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMCCMP4_Pos)        </span></div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2564cf24335ae84f4dc47b1bbeebf537"> 9281</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMCCMP4           HRTIM_RSTR_TIMCCMP4_Msk                  </span></div>
<div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP1_Pos       (25U)                                    </span></div>
<div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddfdf062062ae9d610f4fbb3ca06f65"> 9284</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP1_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMDCMP1_Pos)        </span></div>
<div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0d451f0c102952fca5e3972142b778"> 9285</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP1           HRTIM_RSTR_TIMDCMP1_Msk                  </span></div>
<div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP2_Pos       (26U)                                    </span></div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb92b9aa6a545474126ce229dca3e69"> 9287</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP2_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMDCMP2_Pos)        </span></div>
<div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b52f7001ac86016647520ae0cb91c2"> 9288</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP2           HRTIM_RSTR_TIMDCMP2_Msk                  </span></div>
<div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP4_Pos       (27U)                                    </span></div>
<div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02c07303c646132757b938bf9a0618e"> 9290</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP4_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMDCMP4_Pos)        </span></div>
<div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f964f929b8aedd90939f031e7c4ba43"> 9291</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMDCMP4           HRTIM_RSTR_TIMDCMP4_Msk                  </span></div>
<div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP1_Pos       (28U)                                    </span></div>
<div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadef2b1799e6a27e4042fdbf506b1f825"> 9294</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP1_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMECMP1_Pos)        </span></div>
<div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffbcb2963b6b70de4edb086dc07476"> 9295</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP1           HRTIM_RSTR_TIMECMP1_Msk                  </span></div>
<div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP2_Pos       (29U)                                    </span></div>
<div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e4a03a4b53d256a9b1f5db40989cc"> 9297</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP2_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMECMP2_Pos)        </span></div>
<div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb55a2f9f17af60d0f0bcfa5f641d18e"> 9298</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP2           HRTIM_RSTR_TIMECMP2_Msk                  </span></div>
<div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP4_Pos       (30U)                                    </span></div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3388e926f08db693c93d0583684aa60"> 9300</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP4_Msk       (0x1UL &lt;&lt; HRTIM_RSTR_TIMECMP4_Pos)        </span></div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbcee723436f89e8854f2d6bd8797a1"> 9301</a></span>&#160;<span class="preprocessor">#define HRTIM_RSTR_TIMECMP4           HRTIM_RSTR_TIMECMP4_Msk                  </span></div>
<div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="comment">/**** Bit definition for Slave Timer Chopper register *************************/</span></div>
<div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_Pos         (0U)                                     </span></div>
<div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga707937dfc5b88a5d446e4032d612a270"> 9305</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_Msk         (0xFUL &lt;&lt; HRTIM_CHPR_CARFRQ_Pos)          </span></div>
<div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0fe2b67a2c3913f56ac708466ffba2"> 9306</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ             HRTIM_CHPR_CARFRQ_Msk                    </span></div>
<div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2719fb8fe12718ffdadc8becfd7b4aad"> 9307</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_0           (0x1UL &lt;&lt; HRTIM_CHPR_CARFRQ_Pos)          </span></div>
<div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd693c0a9b05797d60086e96186c80a"> 9308</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_1           (0x2UL &lt;&lt; HRTIM_CHPR_CARFRQ_Pos)          </span></div>
<div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec7a2d7c01f1e5c5923ab34caa43d74"> 9309</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_2           (0x4UL &lt;&lt; HRTIM_CHPR_CARFRQ_Pos)          </span></div>
<div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa269299093e6d36015365f7f4c7e645a"> 9310</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARFRQ_3           (0x8UL &lt;&lt; HRTIM_CHPR_CARFRQ_Pos)          </span></div>
<div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_Pos         (4U)                                     </span></div>
<div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cdfd1ebe2c52cdf8f5378d7b4bd54ea"> 9313</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_Msk         (0x7UL &lt;&lt; HRTIM_CHPR_CARDTY_Pos)          </span></div>
<div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbf0895663ce7a0169dc54105255bdb2"> 9314</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY             HRTIM_CHPR_CARDTY_Msk                    </span></div>
<div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85a38ac48fde45eef29be77784cb79e"> 9315</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_0           (0x1UL &lt;&lt; HRTIM_CHPR_CARDTY_Pos)          </span></div>
<div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b689e52814f019494c9b614f0ecae5"> 9316</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_1           (0x2UL &lt;&lt; HRTIM_CHPR_CARDTY_Pos)          </span></div>
<div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d3b89dd112299b68851804aa10b9b8"> 9317</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_CARDTY_2           (0x4UL &lt;&lt; HRTIM_CHPR_CARDTY_Pos)          </span></div>
<div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_Pos          (7U)                                     </span></div>
<div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1985fc280ede79bc4a8c11e09a936a"> 9320</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_Msk          (0xFUL &lt;&lt; HRTIM_CHPR_STRPW_Pos)           </span></div>
<div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1902b0c247414c03446f3739ab6e0aa"> 9321</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW              HRTIM_CHPR_STRPW_Msk                     </span></div>
<div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94c04fc4f28c939a0f20f543da28f0ca"> 9322</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_0            (0x1UL &lt;&lt; HRTIM_CHPR_STRPW_Pos)           </span></div>
<div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb8168ce82d970b75a230ab3b01eaa1"> 9323</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_1            (0x2UL &lt;&lt; HRTIM_CHPR_STRPW_Pos)           </span></div>
<div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga555d29687602c2b10e19e056be7b6b8c"> 9324</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_2            (0x4UL &lt;&lt; HRTIM_CHPR_STRPW_Pos)           </span></div>
<div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a1e49b2a98114863b038b274d6672d"> 9325</a></span>&#160;<span class="preprocessor">#define HRTIM_CHPR_STRPW_3            (0x8UL &lt;&lt; HRTIM_CHPR_STRPW_Pos)           </span></div>
<div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="comment">/**** Bit definition for Slave Timer Capture 1 control register ***************/</span></div>
<div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_SWCPT_Pos        (0U)                                     </span></div>
<div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e588fec627565b5f454b855bf5caed0"> 9329</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_SWCPT_Msk        (0x1UL &lt;&lt; HRTIM_CPT1CR_SWCPT_Pos)         </span></div>
<div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acac02d343e7d2494205b0a58b365e3"> 9330</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_SWCPT            HRTIM_CPT1CR_SWCPT_Msk                   </span></div>
<div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_UPDCPT_Pos       (1U)                                     </span></div>
<div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe1df68fcfa8f59bba648f90ebec589"> 9332</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_UPDCPT_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_UPDCPT_Pos)        </span></div>
<div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305b0140914e1d6d8831799ba311f0ab"> 9333</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_UPDCPT           HRTIM_CPT1CR_UPDCPT_Msk                  </span></div>
<div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV1CPT_Pos     (2U)                                     </span></div>
<div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a15a39074f955b0b135d887df272a0d"> 9335</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV1CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV1CPT_Pos)      </span></div>
<div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b823ee8ee45dc6abe69343d5dfffc1"> 9336</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV1CPT         HRTIM_CPT1CR_EXEV1CPT_Msk                </span></div>
<div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV2CPT_Pos     (3U)                                     </span></div>
<div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed4c67dd7fdf2a6abcbd9bbd3c5c13d"> 9338</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV2CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV2CPT_Pos)      </span></div>
<div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40cfbe2a23239be15eadfb97518012d3"> 9339</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV2CPT         HRTIM_CPT1CR_EXEV2CPT_Msk                </span></div>
<div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV3CPT_Pos     (4U)                                     </span></div>
<div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a9edb7010f435bb282e1ab8ac8de87"> 9341</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV3CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV3CPT_Pos)      </span></div>
<div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16de68c396b87ae7e8d48437e372f0fe"> 9342</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV3CPT         HRTIM_CPT1CR_EXEV3CPT_Msk                </span></div>
<div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV4CPT_Pos     (5U)                                     </span></div>
<div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ce199b39fd3ac65aae39be41bc5b41"> 9344</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV4CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV4CPT_Pos)      </span></div>
<div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c9d28af34564fb2b8ef230cb96d6b6"> 9345</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV4CPT         HRTIM_CPT1CR_EXEV4CPT_Msk                </span></div>
<div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV5CPT_Pos     (6U)                                     </span></div>
<div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f42226fa091079c9377089f11a0002"> 9347</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV5CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV5CPT_Pos)      </span></div>
<div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37dfc1ac28da8a79af8d870a809f647c"> 9348</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV5CPT         HRTIM_CPT1CR_EXEV5CPT_Msk                </span></div>
<div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV6CPT_Pos     (7U)                                     </span></div>
<div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea2fa974378184b5e7e088426034d118"> 9350</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV6CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV6CPT_Pos)      </span></div>
<div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1e3b18721f1564c9de21ce3d8dfd6"> 9351</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV6CPT         HRTIM_CPT1CR_EXEV6CPT_Msk                </span></div>
<div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV7CPT_Pos     (8U)                                     </span></div>
<div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898a5db6a6a744a2e2507656d9275d5e"> 9353</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV7CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV7CPT_Pos)      </span></div>
<div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cb56e7e2ee6e0eb53708d8dc411a04"> 9354</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV7CPT         HRTIM_CPT1CR_EXEV7CPT_Msk                </span></div>
<div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV8CPT_Pos     (9U)                                     </span></div>
<div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9958aa05f255951ac3d609a9e631ddd9"> 9356</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV8CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV8CPT_Pos)      </span></div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad015114c67d0a6168e41d5e40103fc1d"> 9357</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV8CPT         HRTIM_CPT1CR_EXEV8CPT_Msk                </span></div>
<div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV9CPT_Pos     (10U)                                    </span></div>
<div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a6e3ff3eac1ee79d8439534f3cb49b"> 9359</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV9CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV9CPT_Pos)      </span></div>
<div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255961df9dd77431511e9daa159e422a"> 9360</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV9CPT         HRTIM_CPT1CR_EXEV9CPT_Msk                </span></div>
<div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV10CPT_Pos    (11U)                                    </span></div>
<div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f14cde9c153b17cc44817ec6546579"> 9362</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV10CPT_Msk    (0x1UL &lt;&lt; HRTIM_CPT1CR_EXEV10CPT_Pos)     </span></div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f4086606e6e59add108413b775b9449"> 9363</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_EXEV10CPT        HRTIM_CPT1CR_EXEV10CPT_Msk               </span></div>
<div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1SET_Pos       (12U)                                    </span></div>
<div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad17c975aa53bea00c8571f11c14ed9c0"> 9366</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TA1SET_Pos)        </span></div>
<div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7515048b2e097b73a977dfda2cea2e"> 9367</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1SET           HRTIM_CPT1CR_TA1SET_Msk                  </span></div>
<div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1RST_Pos       (13U)                                    </span></div>
<div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5dcbb33bd13afae3637a06d34b2a45a"> 9369</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TA1RST_Pos)        </span></div>
<div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7d06906e793fe15e24b1f43cc010fb"> 9370</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TA1RST           HRTIM_CPT1CR_TA1RST_Msk                  </span></div>
<div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP1_Pos     (14U)                                    </span></div>
<div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb364df8e79c0803f21e43165638cdee"> 9372</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMACMP1_Pos)      </span></div>
<div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95aa7c00e69aae3d0cf3f96090104f8"> 9373</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP1         HRTIM_CPT1CR_TIMACMP1_Msk                </span></div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP2_Pos     (15U)                                    </span></div>
<div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ccfd40fc34d4d40a38c747d3f1cb9c"> 9375</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMACMP2_Pos)      </span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e391d97c364597f9503b7d0f4f64f1d"> 9376</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMACMP2         HRTIM_CPT1CR_TIMACMP2_Msk                </span></div>
<div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1SET_Pos       (16U)                                    </span></div>
<div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519f1b6c7b9b5380161d512a801caf40"> 9379</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TB1SET_Pos)        </span></div>
<div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0024c786d81921c741d434d5d3dadd44"> 9380</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1SET           HRTIM_CPT1CR_TB1SET_Msk                  </span></div>
<div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1RST_Pos       (17U)                                    </span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba24813a60191883f9e96d988cc73d8b"> 9382</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TB1RST_Pos)        </span></div>
<div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824aa2c329d694f981eed883cfdd1d0a"> 9383</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TB1RST           HRTIM_CPT1CR_TB1RST_Msk                  </span></div>
<div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP1_Pos     (18U)                                    </span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3383e6b35024b92bddc6f91451c80daf"> 9385</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMBCMP1_Pos)      </span></div>
<div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e44a2b47c3c64341c46cf353e8fb41e"> 9386</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP1         HRTIM_CPT1CR_TIMBCMP1_Msk                </span></div>
<div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP2_Pos     (19U)                                    </span></div>
<div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a3f294ab0c04d8f9ac58eb235a91b90"> 9388</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMBCMP2_Pos)      </span></div>
<div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d38f252212245e1f28fb928eaf8050"> 9389</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMBCMP2         HRTIM_CPT1CR_TIMBCMP2_Msk                </span></div>
<div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1SET_Pos       (20U)                                    </span></div>
<div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3069ffed369a2c2300c4f5a6813a448f"> 9392</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TC1SET_Pos)        </span></div>
<div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed28dcdf069300b895006803905055f"> 9393</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1SET           HRTIM_CPT1CR_TC1SET_Msk                  </span></div>
<div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1RST_Pos       (21U)                                    </span></div>
<div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86bf7a125fc9894b43df6d6863776633"> 9395</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TC1RST_Pos)        </span></div>
<div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427ffe14fb99dcd3174be26d4f1af5b8"> 9396</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TC1RST           HRTIM_CPT1CR_TC1RST_Msk                  </span></div>
<div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP1_Pos     (22U)                                    </span></div>
<div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70b9bed2d6cc999986865d76ab19fcd7"> 9398</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMCCMP1_Pos)      </span></div>
<div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2014cd0f8190f74d9590cb34e85364f2"> 9399</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP1         HRTIM_CPT1CR_TIMCCMP1_Msk                </span></div>
<div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP2_Pos     (23U)                                    </span></div>
<div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aab20c068ac7878060f0709bc284004"> 9401</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMCCMP2_Pos)      </span></div>
<div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e69df94c9c67f30802750327e8a83e"> 9402</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMCCMP2         HRTIM_CPT1CR_TIMCCMP2_Msk                </span></div>
<div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1SET_Pos       (24U)                                    </span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb509420c100afa011b4d843bd199c08"> 9405</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TD1SET_Pos)        </span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c67e88c80a980993a25f8f648afd1e"> 9406</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1SET           HRTIM_CPT1CR_TD1SET_Msk                  </span></div>
<div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1RST_Pos       (25U)                                    </span></div>
<div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99822538534a4245cac1d0469e70ed09"> 9408</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TD1RST_Pos)        </span></div>
<div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ba74a92d379b010dedc3f96766fc6a"> 9409</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TD1RST           HRTIM_CPT1CR_TD1RST_Msk                  </span></div>
<div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP1_Pos     (26U)                                    </span></div>
<div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6607cedcc5e2d87f3d97745cf897d31"> 9411</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMDCMP1_Pos)      </span></div>
<div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b9a27e13cb606a0f8f6943d5a5fb33"> 9412</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP1         HRTIM_CPT1CR_TIMDCMP1_Msk                </span></div>
<div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP2_Pos     (27U)                                    </span></div>
<div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44c6b5de430141f3229c7608168d4a"> 9414</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMDCMP2_Pos)      </span></div>
<div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f43df1bae4dba12c99d5132d05874d7"> 9415</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMDCMP2         HRTIM_CPT1CR_TIMDCMP2_Msk                </span></div>
<div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1SET_Pos       (28U)                                    </span></div>
<div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e83ab287e622822446e4c98c7a3d06"> 9418</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TE1SET_Pos)        </span></div>
<div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14f451e496bb8f5a30029d21e0b7f1c"> 9419</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1SET           HRTIM_CPT1CR_TE1SET_Msk                  </span></div>
<div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1RST_Pos       (29U)                                    </span></div>
<div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee66c18039be0edb7a303c5869c32fe"> 9421</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT1CR_TE1RST_Pos)        </span></div>
<div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb167866ba594f86742f6c84f823503d"> 9422</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TE1RST           HRTIM_CPT1CR_TE1RST_Msk                  </span></div>
<div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP1_Pos     (30U)                                    </span></div>
<div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f0ef0bf0316dc4901d3660eaeef8cb"> 9424</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMECMP1_Pos)      </span></div>
<div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015934b06cc38e3a493e04716fee6f4"> 9425</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP1         HRTIM_CPT1CR_TIMECMP1_Msk                </span></div>
<div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP2_Pos     (31U)                                    </span></div>
<div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5037ada972486b88c93672930882cc0e"> 9427</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT1CR_TIMECMP2_Pos)      </span></div>
<div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6dec8e1b2c3592215bfec2d9e92635"> 9428</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT1CR_TIMECMP2         HRTIM_CPT1CR_TIMECMP2_Msk                </span></div>
<div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="comment">/**** Bit definition for Slave Timer Capture 2 control register ***************/</span></div>
<div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_SWCPT_Pos        (0U)                                     </span></div>
<div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e34a452ac8f5e44a2a4bf83009c7d57"> 9432</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_SWCPT_Msk        (0x1UL &lt;&lt; HRTIM_CPT2CR_SWCPT_Pos)         </span></div>
<div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9e1c8ed3af8c4665eca25affb0fb0"> 9433</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_SWCPT            HRTIM_CPT2CR_SWCPT_Msk                   </span></div>
<div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_UPDCPT_Pos       (1U)                                     </span></div>
<div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d83974174c00e75624775170c513e24"> 9435</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_UPDCPT_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_UPDCPT_Pos)        </span></div>
<div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaefab17057f253749da7cc8a7dbb8049"> 9436</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_UPDCPT           HRTIM_CPT2CR_UPDCPT_Msk                  </span></div>
<div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV1CPT_Pos     (2U)                                     </span></div>
<div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6939bae48cbdc82b9da41630fae1d7d"> 9438</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV1CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV1CPT_Pos)      </span></div>
<div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead16ca6a50ebbaec4cca18150e5209"> 9439</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV1CPT         HRTIM_CPT2CR_EXEV1CPT_Msk                </span></div>
<div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV2CPT_Pos     (3U)                                     </span></div>
<div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8b16c710840d8714bac2ce22bab04b"> 9441</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV2CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV2CPT_Pos)      </span></div>
<div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga984f330d8b9f3f7f91a754661c589184"> 9442</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV2CPT         HRTIM_CPT2CR_EXEV2CPT_Msk                </span></div>
<div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV3CPT_Pos     (4U)                                     </span></div>
<div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ed55f54d39618bb0a940492dad6a57"> 9444</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV3CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV3CPT_Pos)      </span></div>
<div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0d9a6d6d046993d0c84bfa5811e48"> 9445</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV3CPT         HRTIM_CPT2CR_EXEV3CPT_Msk                </span></div>
<div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV4CPT_Pos     (5U)                                     </span></div>
<div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1c01d707baba9127ddbf528f94faf01"> 9447</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV4CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV4CPT_Pos)      </span></div>
<div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac78e3ed4a95721c95a9ef57af0f9d832"> 9448</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV4CPT         HRTIM_CPT2CR_EXEV4CPT_Msk                </span></div>
<div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV5CPT_Pos     (6U)                                     </span></div>
<div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1850f063156c040c06290c4a1f90cc83"> 9450</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV5CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV5CPT_Pos)      </span></div>
<div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558bd727f40656856e298eebf199154d"> 9451</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV5CPT         HRTIM_CPT2CR_EXEV5CPT_Msk                </span></div>
<div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV6CPT_Pos     (7U)                                     </span></div>
<div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ce558af6076fa78414b1822cf59ac0"> 9453</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV6CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV6CPT_Pos)      </span></div>
<div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7602a9c65f25912471c186636e956c5f"> 9454</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV6CPT         HRTIM_CPT2CR_EXEV6CPT_Msk                </span></div>
<div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV7CPT_Pos     (8U)                                     </span></div>
<div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a9b8434b62fb5d7ff47bbbe5d67bb52"> 9456</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV7CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV7CPT_Pos)      </span></div>
<div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba265d8ace5b5a2e76db4e5297d368fe"> 9457</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV7CPT         HRTIM_CPT2CR_EXEV7CPT_Msk                </span></div>
<div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV8CPT_Pos     (9U)                                     </span></div>
<div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf24ad9fbc2dc248fc6c6cb53e1f23fa"> 9459</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV8CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV8CPT_Pos)      </span></div>
<div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576b5a9a3029ee6af663e5ab5559eb6e"> 9460</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV8CPT         HRTIM_CPT2CR_EXEV8CPT_Msk                </span></div>
<div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV9CPT_Pos     (10U)                                    </span></div>
<div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3279b79489c797e005eb6458023d7fe5"> 9462</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV9CPT_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV9CPT_Pos)      </span></div>
<div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceab904de43adb0dbb596fe14421c47d"> 9463</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV9CPT         HRTIM_CPT2CR_EXEV9CPT_Msk                </span></div>
<div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV10CPT_Pos    (11U)                                    </span></div>
<div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde81fe05e606d55272cf2dd8aa914ef"> 9465</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV10CPT_Msk    (0x1UL &lt;&lt; HRTIM_CPT2CR_EXEV10CPT_Pos)     </span></div>
<div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58cca1edaabcf2ac71d2f79c421e9a0"> 9466</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_EXEV10CPT        HRTIM_CPT2CR_EXEV10CPT_Msk               </span></div>
<div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1SET_Pos       (12U)                                    </span></div>
<div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625aac8c08d0ecae7ba5b5acdb055a7"> 9469</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TA1SET_Pos)        </span></div>
<div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac996814c3d4b86137cbf20050faf64be"> 9470</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1SET           HRTIM_CPT2CR_TA1SET_Msk                  </span></div>
<div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1RST_Pos       (13U)                                    </span></div>
<div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261786a7229327495102b22072a04aa7"> 9472</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TA1RST_Pos)        </span></div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b376d1b582d7afad2889ddd5fa6410"> 9473</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TA1RST           HRTIM_CPT2CR_TA1RST_Msk                  </span></div>
<div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP1_Pos     (14U)                                    </span></div>
<div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b13d362192616c4b98c05f77f1bd67"> 9475</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMACMP1_Pos)      </span></div>
<div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52335adad7c889d5c1193a029f9f47f"> 9476</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP1         HRTIM_CPT2CR_TIMACMP1_Msk                </span></div>
<div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP2_Pos     (15U)                                    </span></div>
<div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f33bdd3678e9f99124cab10c76bb63"> 9478</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMACMP2_Pos)      </span></div>
<div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a18e230b7c6c4d78247c3aece459"> 9479</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMACMP2         HRTIM_CPT2CR_TIMACMP2_Msk                </span></div>
<div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1SET_Pos       (16U)                                    </span></div>
<div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078352d5e7950f1f33141d1bb0e49425"> 9482</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TB1SET_Pos)        </span></div>
<div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d8fd651f83afce2e6efbabad03aba9d"> 9483</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1SET           HRTIM_CPT2CR_TB1SET_Msk                  </span></div>
<div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1RST_Pos       (17U)                                    </span></div>
<div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa492e42f37d4d9ff7e984b64f5a1c275"> 9485</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TB1RST_Pos)        </span></div>
<div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a91885265419303cac725fc89df886"> 9486</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TB1RST           HRTIM_CPT2CR_TB1RST_Msk                  </span></div>
<div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP1_Pos     (18U)                                    </span></div>
<div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab06c4983c4a197576f022970306d7b"> 9488</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMBCMP1_Pos)      </span></div>
<div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6a8a1fcabbb8078e97dc9d0657cfb"> 9489</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP1         HRTIM_CPT2CR_TIMBCMP1_Msk                </span></div>
<div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP2_Pos     (19U)                                    </span></div>
<div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee45d53321ec6b73305a79e84d3fa2f"> 9491</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMBCMP2_Pos)      </span></div>
<div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76908c70c02fb622d89d50c3c67bad4f"> 9492</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMBCMP2         HRTIM_CPT2CR_TIMBCMP2_Msk                </span></div>
<div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1SET_Pos       (20U)                                    </span></div>
<div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60ab1000a902a2738dc7b779f4f552b3"> 9495</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TC1SET_Pos)        </span></div>
<div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e045e03dd63d5ce4887e908b552d654"> 9496</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1SET           HRTIM_CPT2CR_TC1SET_Msk                  </span></div>
<div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1RST_Pos       (21U)                                    </span></div>
<div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337f58fdc5308817085cccece7e5355d"> 9498</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TC1RST_Pos)        </span></div>
<div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74340a26f55b89bdc23e7d5ef53a36e1"> 9499</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TC1RST           HRTIM_CPT2CR_TC1RST_Msk                  </span></div>
<div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP1_Pos     (22U)                                    </span></div>
<div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10ce416135f7459d2fa0cbef4eaf4fb5"> 9501</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMCCMP1_Pos)      </span></div>
<div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4cdabf3148d228055ec4dff75f1208"> 9502</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP1         HRTIM_CPT2CR_TIMCCMP1_Msk                </span></div>
<div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP2_Pos     (23U)                                    </span></div>
<div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45728c8c8f832204c7563c1079fdb9c2"> 9504</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMCCMP2_Pos)      </span></div>
<div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c521e309b9573cecf3d6cb59b79f9f"> 9505</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMCCMP2         HRTIM_CPT2CR_TIMCCMP2_Msk                </span></div>
<div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1SET_Pos       (24U)                                    </span></div>
<div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11543347a47487aaef2e5f4584c4c398"> 9508</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TD1SET_Pos)        </span></div>
<div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3941a0135b5b1fd14dc9ca18944f687"> 9509</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1SET           HRTIM_CPT2CR_TD1SET_Msk                  </span></div>
<div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1RST_Pos       (25U)                                    </span></div>
<div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e2ac795303b047fa22ea24e8ffdd9c"> 9511</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TD1RST_Pos)        </span></div>
<div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483ac434bee46dfb3ad0aa24771469dd"> 9512</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TD1RST           HRTIM_CPT2CR_TD1RST_Msk                  </span></div>
<div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP1_Pos     (26U)                                    </span></div>
<div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3905d506fcf16463a8a8140baae98ac0"> 9514</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMDCMP1_Pos)      </span></div>
<div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac716602df6dcdad6bf6682261a6e6660"> 9515</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP1         HRTIM_CPT2CR_TIMDCMP1_Msk                </span></div>
<div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP2_Pos     (27U)                                    </span></div>
<div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec8ae0481979fd6a219d1fb74cda62c"> 9517</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMDCMP2_Pos)      </span></div>
<div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e125ab13b9257716fb432d8f9ae41dc"> 9518</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMDCMP2         HRTIM_CPT2CR_TIMDCMP2_Msk                </span></div>
<div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1SET_Pos       (28U)                                    </span></div>
<div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfabbc8d7828b9e7efe5aad51895971f"> 9521</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1SET_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TE1SET_Pos)        </span></div>
<div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a7ab249397cebc90fe348a44380a10"> 9522</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1SET           HRTIM_CPT2CR_TE1SET_Msk                  </span></div>
<div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1RST_Pos       (29U)                                    </span></div>
<div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga229286323c6c2579349198f9796254a3"> 9524</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1RST_Msk       (0x1UL &lt;&lt; HRTIM_CPT2CR_TE1RST_Pos)        </span></div>
<div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e50f04a2ce86ea25e1f8c0ff9b7ca6"> 9525</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TE1RST           HRTIM_CPT2CR_TE1RST_Msk                  </span></div>
<div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP1_Pos     (30U)                                    </span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2978adae822bcd6d54cf3e8e3f7c23a"> 9527</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP1_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMECMP1_Pos)      </span></div>
<div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga877ba421ff0a6d18050df2cd995b77b5"> 9528</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP1         HRTIM_CPT2CR_TIMECMP1_Msk                </span></div>
<div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP2_Pos     (31U)                                    </span></div>
<div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436b28d0638f1d260c7aebfb1b8cc964"> 9530</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP2_Msk     (0x1UL &lt;&lt; HRTIM_CPT2CR_TIMECMP2_Pos)      </span></div>
<div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef6e9ce3ef492896d459d9888b7913b"> 9531</a></span>&#160;<span class="preprocessor">#define HRTIM_CPT2CR_TIMECMP2         HRTIM_CPT2CR_TIMECMP2_Msk                </span></div>
<div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="comment">/**** Bit definition for Slave Timer Output register **************************/</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL1_Pos           (1U)                                     </span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270f71f54f7786245a07d5330288f6d3"> 9535</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL1_Msk           (0x1UL &lt;&lt; HRTIM_OUTR_POL1_Pos)            </span></div>
<div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32374d8da3f3184637af7313ec96353a"> 9536</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL1               HRTIM_OUTR_POL1_Msk                      </span></div>
<div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM1_Pos          (2U)                                     </span></div>
<div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc244d4eb3fe10e664e66b327438678"> 9538</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM1_Msk          (0x1UL &lt;&lt; HRTIM_OUTR_IDLM1_Pos)           </span></div>
<div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c36d252a2c114c6d0877d605d4beb85"> 9539</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM1              HRTIM_OUTR_IDLM1_Msk                     </span></div>
<div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES1_Pos         (3U)                                     </span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed1be18f10fc1a96034814dfe986d3b"> 9541</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES1_Msk         (0x1UL &lt;&lt; HRTIM_OUTR_IDLES1_Pos)          </span></div>
<div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6539bb71547f46e6403dc2bf19effe82"> 9542</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES1             HRTIM_OUTR_IDLES1_Msk                    </span></div>
<div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1_Pos         (4U)                                     </span></div>
<div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd969d1036a45b151b90d0e3ba72165"> 9544</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1_Msk         (0x3UL &lt;&lt; HRTIM_OUTR_FAULT1_Pos)          </span></div>
<div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc6f33c6e1607278f4b69bdf7ff19b59"> 9545</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1             HRTIM_OUTR_FAULT1_Msk                    </span></div>
<div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334ad1535ebd5f300fe9dce7e34b679"> 9546</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1_0           (0x1UL &lt;&lt; HRTIM_OUTR_FAULT1_Pos)          </span></div>
<div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6373f2deaabb75e98b13bbaa384d1d2c"> 9547</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT1_1           (0x2UL &lt;&lt; HRTIM_OUTR_FAULT1_Pos)          </span></div>
<div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP1_Pos           (6U)                                     </span></div>
<div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d1c32bc63ca49acd5042011f469bf3"> 9549</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP1_Msk           (0x1UL &lt;&lt; HRTIM_OUTR_CHP1_Pos)            </span></div>
<div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348199967a89425302923a15ab911149"> 9550</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP1               HRTIM_OUTR_CHP1_Msk                      </span></div>
<div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL1_Pos          (7U)                                     </span></div>
<div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac3ae9a157b382fd35a664bb903eac1e"> 9552</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL1_Msk          (0x1UL &lt;&lt; HRTIM_OUTR_DIDL1_Pos)           </span></div>
<div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf36c5e6e301b590641b088816dafd27"> 9553</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL1              HRTIM_OUTR_DIDL1_Msk                     </span></div>
<div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DTEN_Pos           (8U)                                     </span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e28d47a10dce853a818591b64c11a5"> 9556</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DTEN_Msk           (0x1UL &lt;&lt; HRTIM_OUTR_DTEN_Pos)            </span></div>
<div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f503667a41ba4f8345c8cdbc119bd60"> 9557</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DTEN               HRTIM_OUTR_DTEN_Msk                      </span></div>
<div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRTEN_Pos       (9U)                                     </span></div>
<div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6ac251835c23afe7fbbfc36de6e4f2"> 9559</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRTEN_Msk       (0x1UL &lt;&lt; HRTIM_OUTR_DLYPRTEN_Pos)        </span></div>
<div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcdeae2c959135d69b882fe7c27ca00"> 9560</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRTEN           HRTIM_OUTR_DLYPRTEN_Msk                  </span></div>
<div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_Pos         (10U)                                    </span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a610d61e43bcf64e8ba945e435ebf6"> 9562</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_Msk         (0x7UL &lt;&lt; HRTIM_OUTR_DLYPRT_Pos)          </span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc89e7a8b8e376b06131ca1024e0b01"> 9563</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT             HRTIM_OUTR_DLYPRT_Msk                    </span></div>
<div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad71a0f21d17ca07fa66b3b6cdab80e"> 9564</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_0           (0x1UL &lt;&lt; HRTIM_OUTR_DLYPRT_Pos)          </span></div>
<div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9f61b98a0c20abd958b77cb70207f9"> 9565</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_1           (0x2UL &lt;&lt; HRTIM_OUTR_DLYPRT_Pos)          </span></div>
<div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fb16a8970fc4c9ec53a7473d9d4c0a"> 9566</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DLYPRT_2           (0x4UL &lt;&lt; HRTIM_OUTR_DLYPRT_Pos)          </span></div>
<div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL2_Pos           (17U)                                    </span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76779d09e0c7f4da13ab7874aaa17f7"> 9569</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL2_Msk           (0x1UL &lt;&lt; HRTIM_OUTR_POL2_Pos)            </span></div>
<div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902af1c21c3bec7a5705f9aa6283c384"> 9570</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_POL2               HRTIM_OUTR_POL2_Msk                      </span></div>
<div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM2_Pos          (18U)                                    </span></div>
<div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52554343ce390eaee9bf21416b60e826"> 9572</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM2_Msk          (0x1UL &lt;&lt; HRTIM_OUTR_IDLM2_Pos)           </span></div>
<div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28773b2dd1d2d7a48484e636faad24e"> 9573</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLM2              HRTIM_OUTR_IDLM2_Msk                     </span></div>
<div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES2_Pos         (19U)                                    </span></div>
<div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3d0232cf471b79bcbc28de12510070"> 9575</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES2_Msk         (0x1UL &lt;&lt; HRTIM_OUTR_IDLES2_Pos)          </span></div>
<div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebfd0336a60fdbfbcdddab9b2a4e97ad"> 9576</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_IDLES2             HRTIM_OUTR_IDLES2_Msk                    </span></div>
<div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2_Pos         (20U)                                    </span></div>
<div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa258087f790c86ed1333ba54ac36c52a"> 9578</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2_Msk         (0x3UL &lt;&lt; HRTIM_OUTR_FAULT2_Pos)          </span></div>
<div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a6cead6deb90e3eda440be49a31611"> 9579</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2             HRTIM_OUTR_FAULT2_Msk                    </span></div>
<div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cefb3ff3ebb4ff0c216254bfa8dc37"> 9580</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2_0           (0x1UL &lt;&lt; HRTIM_OUTR_FAULT2_Pos)          </span></div>
<div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef06f2edba9cf398533b23b6e1ba27a"> 9581</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_FAULT2_1           (0x2UL &lt;&lt; HRTIM_OUTR_FAULT2_Pos)          </span></div>
<div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP2_Pos           (22U)                                    </span></div>
<div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc33fdf55b582a75d12468caeb44418"> 9583</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP2_Msk           (0x1UL &lt;&lt; HRTIM_OUTR_CHP2_Pos)            </span></div>
<div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3ebe2f90601561bdb6d856f27ebad6"> 9584</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_CHP2               HRTIM_OUTR_CHP2_Msk                      </span></div>
<div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL2_Pos          (23U)                                    </span></div>
<div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30906c9fa72c85c1a57a5d54241e9a6b"> 9586</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL2_Msk          (0x1UL &lt;&lt; HRTIM_OUTR_DIDL2_Pos)           </span></div>
<div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d60a71deca5292f5d69dd7eece148d"> 9587</a></span>&#160;<span class="preprocessor">#define HRTIM_OUTR_DIDL2              HRTIM_OUTR_DIDL2_Msk                     </span></div>
<div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="comment">/**** Bit definition for Slave Timer Fault register ***************************/</span></div>
<div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT1EN_Pos         (0U)                                     </span></div>
<div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878841b139cb41598982725dc04d0b22"> 9591</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT1EN_Msk         (0x1UL &lt;&lt; HRTIM_FLTR_FLT1EN_Pos)          </span></div>
<div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026b27cb132f4d6d694ecd15f9c55672"> 9592</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT1EN             HRTIM_FLTR_FLT1EN_Msk                    </span></div>
<div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT2EN_Pos         (1U)                                     </span></div>
<div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f4ceed97ab6f707cd5402923d4d049"> 9594</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT2EN_Msk         (0x1UL &lt;&lt; HRTIM_FLTR_FLT2EN_Pos)          </span></div>
<div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf7e2d5608733c19e55e28b69251c60c"> 9595</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT2EN             HRTIM_FLTR_FLT2EN_Msk                    </span></div>
<div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT3EN_Pos         (2U)                                     </span></div>
<div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895722e75a58575d3bcb5bbaf79d2541"> 9597</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT3EN_Msk         (0x1UL &lt;&lt; HRTIM_FLTR_FLT3EN_Pos)          </span></div>
<div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a5e1b5ef838dfcde40fd1e9fee2cd87"> 9598</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT3EN             HRTIM_FLTR_FLT3EN_Msk                    </span></div>
<div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT4EN_Pos         (3U)                                     </span></div>
<div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02c57fad34493f1c769cc2d71239ab3"> 9600</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT4EN_Msk         (0x1UL &lt;&lt; HRTIM_FLTR_FLT4EN_Pos)          </span></div>
<div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe490b1772280f98899cb6ad38efc081"> 9601</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT4EN             HRTIM_FLTR_FLT4EN_Msk                    </span></div>
<div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT5EN_Pos         (4U)                                     </span></div>
<div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6999b17b1d54564165ee6d169da03637"> 9603</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT5EN_Msk         (0x1UL &lt;&lt; HRTIM_FLTR_FLT5EN_Pos)          </span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3193ea2a21269969a2c90f97467387dc"> 9604</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLT5EN             HRTIM_FLTR_FLT5EN_Msk                    </span></div>
<div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLTLCK_Pos         (31U)                                    </span></div>
<div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f8113deef0e240a9ef58095405c1bb2"> 9606</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLTLCK_Msk         (0x1UL &lt;&lt; HRTIM_FLTR_FLTLCK_Pos)          </span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f68378165c72d42506b8ae211e264b"> 9607</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTR_FLTLCK             HRTIM_FLTR_FLTLCK_Msk                    </span></div>
<div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer control register 1 ****************/</span></div>
<div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="preprocessor">#define HRTIM_CR1_MUDIS_Pos           (0U)                                     </span></div>
<div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad246f6bb8934b260b21756123419319c"> 9611</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_MUDIS_Msk           (0x1UL &lt;&lt; HRTIM_CR1_MUDIS_Pos)            </span></div>
<div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430ade49e59c41b142752b563c8e1af7"> 9612</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_MUDIS               HRTIM_CR1_MUDIS_Msk                      </span></div>
<div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160;<span class="preprocessor">#define HRTIM_CR1_TAUDIS_Pos          (1U)                                     </span></div>
<div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e247adc7794b20ca28ffa8eb1b31cc"> 9614</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TAUDIS_Msk          (0x1UL &lt;&lt; HRTIM_CR1_TAUDIS_Pos)           </span></div>
<div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0db8567191ac4eb880c48ef47e3390"> 9615</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TAUDIS              HRTIM_CR1_TAUDIS_Msk                     </span></div>
<div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="preprocessor">#define HRTIM_CR1_TBUDIS_Pos          (2U)                                     </span></div>
<div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff731f8012520bd5ab0ddbe7b9124c6"> 9617</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TBUDIS_Msk          (0x1UL &lt;&lt; HRTIM_CR1_TBUDIS_Pos)           </span></div>
<div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c45ad965ed05cd34ab1a12017bf170"> 9618</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TBUDIS              HRTIM_CR1_TBUDIS_Msk                     </span></div>
<div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="preprocessor">#define HRTIM_CR1_TCUDIS_Pos          (3U)                                     </span></div>
<div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18c3f6e5e950c20ea277b69a4c421f"> 9620</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TCUDIS_Msk          (0x1UL &lt;&lt; HRTIM_CR1_TCUDIS_Pos)           </span></div>
<div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f091d176bb9ee12e322f2754b885337"> 9621</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TCUDIS              HRTIM_CR1_TCUDIS_Msk                     </span></div>
<div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define HRTIM_CR1_TDUDIS_Pos          (4U)                                     </span></div>
<div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa75500d80718a7c7cb00b99d21f084b"> 9623</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TDUDIS_Msk          (0x1UL &lt;&lt; HRTIM_CR1_TDUDIS_Pos)           </span></div>
<div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40bba2ebcd203fdb9674709298be3b7f"> 9624</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TDUDIS              HRTIM_CR1_TDUDIS_Msk                     </span></div>
<div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="preprocessor">#define HRTIM_CR1_TEUDIS_Pos          (5U)                                     </span></div>
<div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659140c746c7430947d5cfab4e940e62"> 9626</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TEUDIS_Msk          (0x1UL &lt;&lt; HRTIM_CR1_TEUDIS_Pos)           </span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3c0b50a8617c8342675086999103f2"> 9627</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_TEUDIS              HRTIM_CR1_TEUDIS_Msk                     </span></div>
<div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_Pos        (16U)                                    </span></div>
<div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d410b8d08361b0d98d15b69e0cad51d"> 9629</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_Msk        (0x7UL &lt;&lt; HRTIM_CR1_ADC1USRC_Pos)         </span></div>
<div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325e9c8b5b553239ead2e1bf2f55024"> 9630</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC            HRTIM_CR1_ADC1USRC_Msk                   </span></div>
<div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274aa723b532481cdcd2a60a62005d7c"> 9631</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_0          (0x1UL &lt;&lt; HRTIM_CR1_ADC1USRC_Pos)         </span></div>
<div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga836c12147a0a9b4fc213fe40a4e40dd1"> 9632</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_1          (0x2UL &lt;&lt; HRTIM_CR1_ADC1USRC_Pos)         </span></div>
<div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed68d09909c1886b0292a85048ac571b"> 9633</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC1USRC_2          (0x4UL &lt;&lt; HRTIM_CR1_ADC1USRC_Pos)         </span></div>
<div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_Pos        (19U)                                    </span></div>
<div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514641d5d3a65d1545f9d5e7d94958bf"> 9635</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_Msk        (0x7UL &lt;&lt; HRTIM_CR1_ADC2USRC_Pos)         </span></div>
<div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f53803160c54a5a28d26272c578b8f"> 9636</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC            HRTIM_CR1_ADC2USRC_Msk                   </span></div>
<div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87d1eb602ac1075f460825ba1857bcd4"> 9637</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_0          (0x1UL &lt;&lt; HRTIM_CR1_ADC2USRC_Pos)         </span></div>
<div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b806f02e54e6bcb3e074b81cd02514f"> 9638</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_1          (0x2UL &lt;&lt; HRTIM_CR1_ADC2USRC_Pos)         </span></div>
<div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d744778d8d92b2a748b3dfa88d3dfa"> 9639</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC2USRC_2          (0x4UL &lt;&lt; HRTIM_CR1_ADC2USRC_Pos)         </span></div>
<div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_Pos        (22U)                                    </span></div>
<div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3c4f35ae0340345981548ca0462af8"> 9641</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_Msk        (0x7UL &lt;&lt; HRTIM_CR1_ADC3USRC_Pos)         </span></div>
<div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07054c01e94fc871c2d5f92ac0a14740"> 9642</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC            HRTIM_CR1_ADC3USRC_Msk                   </span></div>
<div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97eeb621ea703fc8451dca878740231c"> 9643</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_0          (0x1UL &lt;&lt; HRTIM_CR1_ADC3USRC_Pos)         </span></div>
<div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51fae46210741f9eb6a8e8f60ddefe9"> 9644</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_1          (0x2UL &lt;&lt; HRTIM_CR1_ADC3USRC_Pos)         </span></div>
<div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fbe4ecb74b302c9896b0017e0c2352"> 9645</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC3USRC_2          (0x4UL &lt;&lt; HRTIM_CR1_ADC3USRC_Pos)         </span></div>
<div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_Pos        (25U)                                    </span></div>
<div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff595b5af3e4061cf817b90a30901a3"> 9647</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_Msk        (0x7UL &lt;&lt; HRTIM_CR1_ADC4USRC_Pos)         </span></div>
<div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac038fd439033a51d5e5b513ac655f9a9"> 9648</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC            HRTIM_CR1_ADC4USRC_Msk                   </span></div>
<div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb2a804a303c658d8a3199877eef833"> 9649</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_0          (0x1UL &lt;&lt; HRTIM_CR1_ADC4USRC_Pos)         </span></div>
<div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae74eaa07bddcbcbf2abd23809da5e543"> 9650</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_1          (0x2UL &lt;&lt; HRTIM_CR1_ADC4USRC_Pos)         </span></div>
<div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46b828137679ad737ab16450ee5f567"> 9651</a></span>&#160;<span class="preprocessor">#define HRTIM_CR1_ADC4USRC_2          (0x0UL &lt;&lt; HRTIM_CR1_ADC4USRC_Pos)         </span></div>
<div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer control register 2 ****************/</span></div>
<div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define HRTIM_CR2_MSWU_Pos            (0U)                                     </span></div>
<div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dfa73411a4ec48d192c37af103405fb"> 9655</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_MSWU_Msk            (0x1UL &lt;&lt; HRTIM_CR2_MSWU_Pos)             </span></div>
<div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9976f160b86cdcf8d1bd038ff2d6f3e"> 9656</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_MSWU                HRTIM_CR2_MSWU_Msk                       </span></div>
<div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TASWU_Pos           (1U)                                     </span></div>
<div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae640ef85074597d26263b5523c8698dd"> 9658</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TASWU_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TASWU_Pos)            </span></div>
<div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b966f4b746729aa59879d0fe2c66566"> 9659</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TASWU               HRTIM_CR2_TASWU_Msk                      </span></div>
<div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBSWU_Pos           (2U)                                     </span></div>
<div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dac64ded39ed9d6485ef9061f01df88"> 9661</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBSWU_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TBSWU_Pos)            </span></div>
<div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ad2d20e3a4216eddd04ebb0b1389c5"> 9662</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBSWU               HRTIM_CR2_TBSWU_Msk                      </span></div>
<div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCSWU_Pos           (3U)                                     </span></div>
<div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc81fed204ffaafbc4d505c122979035"> 9664</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCSWU_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TCSWU_Pos)            </span></div>
<div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c3601f61b822dd46a24d82c632a614b"> 9665</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCSWU               HRTIM_CR2_TCSWU_Msk                      </span></div>
<div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDSWU_Pos           (4U)                                     </span></div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89aa8fb5a0e342599ec483345617d9b8"> 9667</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDSWU_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TDSWU_Pos)            </span></div>
<div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf769e9065275b66f5653b88de65799ce"> 9668</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDSWU               HRTIM_CR2_TDSWU_Msk                      </span></div>
<div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TESWU_Pos           (5U)                                     </span></div>
<div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf6a7468d919c9aeadf507884fadd49"> 9670</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TESWU_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TESWU_Pos)            </span></div>
<div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3907c2ad34b710651f7ce246a864ef7e"> 9671</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TESWU               HRTIM_CR2_TESWU_Msk                      </span></div>
<div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define HRTIM_CR2_MRST_Pos            (8U)                                     </span></div>
<div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7110c7ee201f3d7e0f2de9991e553f"> 9673</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_MRST_Msk            (0x1UL &lt;&lt; HRTIM_CR2_MRST_Pos)             </span></div>
<div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee2e09091f94fc7769a2c1bdf93f5a5"> 9674</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_MRST                HRTIM_CR2_MRST_Msk                       </span></div>
<div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TARST_Pos           (9U)                                     </span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf934a52a22b1e9d485e9f10f1b337af"> 9676</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TARST_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TARST_Pos)            </span></div>
<div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742c830c9b36a0948fb86958724304d9"> 9677</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TARST               HRTIM_CR2_TARST_Msk                      </span></div>
<div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBRST_Pos           (10U)                                    </span></div>
<div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea682da7f1697f0c96cf0407dc50d82"> 9679</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBRST_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TBRST_Pos)            </span></div>
<div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa66995c71f20bfa609a667bc450704f"> 9680</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TBRST               HRTIM_CR2_TBRST_Msk                      </span></div>
<div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCRST_Pos           (11U)                                    </span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4dacb36ee950117bfca4e46d5720435"> 9682</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCRST_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TCRST_Pos)            </span></div>
<div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90559500834d5f7ddb2b6ad73103b6ef"> 9683</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TCRST               HRTIM_CR2_TCRST_Msk                      </span></div>
<div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDRST_Pos           (12U)                                    </span></div>
<div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8fa59b31da79608756f60b6ea58a84"> 9685</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDRST_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TDRST_Pos)            </span></div>
<div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d952759ece8425a54fe9ec74fe76a7"> 9686</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TDRST               HRTIM_CR2_TDRST_Msk                      </span></div>
<div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define HRTIM_CR2_TERST_Pos           (13U)                                    </span></div>
<div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78950d0e5a2de8a2b5e21046518b053d"> 9688</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TERST_Msk           (0x1UL &lt;&lt; HRTIM_CR2_TERST_Pos)            </span></div>
<div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0a303ab2e54ef1e96cb2f29e883ae7"> 9689</a></span>&#160;<span class="preprocessor">#define HRTIM_CR2_TERST               HRTIM_CR2_TERST_Msk                      </span></div>
<div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer interrupt status register *********/</span></div>
<div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT1_Pos            (0U)                                     </span></div>
<div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8849ce48c95f0f522c565102fdeac729"> 9693</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT1_Msk            (0x1UL &lt;&lt; HRTIM_ISR_FLT1_Pos)             </span></div>
<div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e5c9f9ec78b9d40ed06e6e068bf0f3"> 9694</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT1                HRTIM_ISR_FLT1_Msk                       </span></div>
<div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT2_Pos            (1U)                                     </span></div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e5c5a6d060579766340b97165e7df7"> 9696</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT2_Msk            (0x1UL &lt;&lt; HRTIM_ISR_FLT2_Pos)             </span></div>
<div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25137449de23a8057a74b1498728f04"> 9697</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT2                HRTIM_ISR_FLT2_Msk                       </span></div>
<div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT3_Pos            (2U)                                     </span></div>
<div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17dd1e632dc417d31e3867a4152f261e"> 9699</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT3_Msk            (0x1UL &lt;&lt; HRTIM_ISR_FLT3_Pos)             </span></div>
<div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407981998c8609fa97937043d4b10b36"> 9700</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT3                HRTIM_ISR_FLT3_Msk                       </span></div>
<div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT4_Pos            (3U)                                     </span></div>
<div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b087115878a1b10f9a8d67d43c7f7c8"> 9702</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT4_Msk            (0x1UL &lt;&lt; HRTIM_ISR_FLT4_Pos)             </span></div>
<div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2014eb5e53754b4918d0b814416722e5"> 9703</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT4                HRTIM_ISR_FLT4_Msk                       </span></div>
<div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT5_Pos            (4U)                                     </span></div>
<div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44768caad81f70bf1846779fb07a9b54"> 9705</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT5_Msk            (0x1UL &lt;&lt; HRTIM_ISR_FLT5_Pos)             </span></div>
<div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e8364a0c7340a1864b64183b8a47e3"> 9706</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT5                HRTIM_ISR_FLT5_Msk                       </span></div>
<div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define HRTIM_ISR_SYSFLT_Pos          (5U)                                     </span></div>
<div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedee793dd804fd3dfdfd33adb3b1cb42"> 9708</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_SYSFLT_Msk          (0x1UL &lt;&lt; HRTIM_ISR_SYSFLT_Pos)           </span></div>
<div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741bed24141dac8b529a5572a53ef360"> 9709</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_SYSFLT              HRTIM_ISR_SYSFLT_Msk                     </span></div>
<div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;<span class="preprocessor">#define HRTIM_ISR_DLLRDY_Pos          (16U)                                    </span></div>
<div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4220f90883bcdea60661f9b4a92c23"> 9711</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_DLLRDY_Msk          (0x1UL &lt;&lt; HRTIM_ISR_DLLRDY_Pos)           </span></div>
<div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e1f653954aff802786b0d246ecb0d"> 9712</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_DLLRDY              HRTIM_ISR_DLLRDY_Msk                     </span></div>
<div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor">#define HRTIM_ISR_BMPER_Pos           (17U)                                    </span></div>
<div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69f90349c97ed7704f722e226082578e"> 9714</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_BMPER_Msk           (0x1UL &lt;&lt; HRTIM_ISR_BMPER_Pos)            </span></div>
<div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dca0558081444dce41954f4673e08aa"> 9715</a></span>&#160;<span class="preprocessor">#define HRTIM_ISR_BMPER               HRTIM_ISR_BMPER_Msk                      </span></div>
<div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer interrupt clear register **********/</span></div>
<div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT1C_Pos           (0U)                                     </span></div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc2591f7c248a6649df1c1b9138c58b"> 9719</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT1C_Msk           (0x1UL &lt;&lt; HRTIM_ICR_FLT1C_Pos)            </span></div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3653d4817be27ab8b5410a291db29e8"> 9720</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT1C               HRTIM_ICR_FLT1C_Msk                      </span></div>
<div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT2C_Pos           (1U)                                     </span></div>
<div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa411e6d48091f6223c7ba61713ee27e"> 9722</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT2C_Msk           (0x1UL &lt;&lt; HRTIM_ICR_FLT2C_Pos)            </span></div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467c4adf7c5f7079bed3ea066b8d8286"> 9723</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT2C               HRTIM_ICR_FLT2C_Msk                      </span></div>
<div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT3C_Pos           (2U)                                     </span></div>
<div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb2fc80a4963ae31d4264e7e9fb59498"> 9725</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT3C_Msk           (0x1UL &lt;&lt; HRTIM_ICR_FLT3C_Pos)            </span></div>
<div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac092cc616e7f963a4c08577a0999ae99"> 9726</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT3C               HRTIM_ICR_FLT3C_Msk                      </span></div>
<div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT4C_Pos           (3U)                                     </span></div>
<div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46f1820713872cec283ec6e0d8835168"> 9728</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT4C_Msk           (0x1UL &lt;&lt; HRTIM_ICR_FLT4C_Pos)            </span></div>
<div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6aac253ce405dc54d6f5b2bb009cee1"> 9729</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT4C               HRTIM_ICR_FLT4C_Msk                      </span></div>
<div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT5C_Pos           (4U)                                     </span></div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d284fe88decce6eb938f65219feb08e"> 9731</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT5C_Msk           (0x1UL &lt;&lt; HRTIM_ICR_FLT5C_Pos)            </span></div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ecbe9a0a5607c507bc91a798d7b098c"> 9732</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT5C               HRTIM_ICR_FLT5C_Msk                      </span></div>
<div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define HRTIM_ICR_SYSFLTC_Pos         (5U)                                     </span></div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53826c9a00614590707a6c10aa1c0ae1"> 9734</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_SYSFLTC_Msk         (0x1UL &lt;&lt; HRTIM_ICR_SYSFLTC_Pos)          </span></div>
<div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1926e0eb550d003473063c944d1cdd"> 9735</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_SYSFLTC             HRTIM_ICR_SYSFLTC_Msk                    </span></div>
<div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="preprocessor">#define HRTIM_ICR_DLLRDYC_Pos         (16U)                                    </span></div>
<div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80480e1828d607ab61c18aa3a3a369fa"> 9737</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_DLLRDYC_Msk         (0x1UL &lt;&lt; HRTIM_ICR_DLLRDYC_Pos)          </span></div>
<div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec66e28174071e5525c9ccd7f350f2b"> 9738</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_DLLRDYC             HRTIM_ICR_DLLRDYC_Msk                    </span></div>
<div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor">#define HRTIM_ICR_BMPERC_Pos          (17U)                                    </span></div>
<div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ca45ef1ee8f3aaddca002d356d1349"> 9740</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_BMPERC_Msk          (0x1UL &lt;&lt; HRTIM_ICR_BMPERC_Pos)           </span></div>
<div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab846d89d2f8ede071ddaabb842665f56"> 9741</a></span>&#160;<span class="preprocessor">#define HRTIM_ICR_BMPERC              HRTIM_ICR_BMPERC_Msk                     </span></div>
<div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer interrupt enable register *********/</span></div>
<div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT1_Pos            (0U)                                     </span></div>
<div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13c74278cc3b274e14a3f297dc2503a3"> 9745</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT1_Msk            (0x1UL &lt;&lt; HRTIM_IER_FLT1_Pos)             </span></div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8979bf2117759ff1f8ab17302556b7"> 9746</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT1                HRTIM_IER_FLT1_Msk                       </span></div>
<div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT2_Pos            (1U)                                     </span></div>
<div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f913561bded079292edc2fa7d48b06"> 9748</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT2_Msk            (0x1UL &lt;&lt; HRTIM_IER_FLT2_Pos)             </span></div>
<div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c568702d70365602cf5fa8b8c43923"> 9749</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT2                HRTIM_IER_FLT2_Msk                       </span></div>
<div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT3_Pos            (2U)                                     </span></div>
<div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b7774fbd355805865e041d7aefbf3a7"> 9751</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT3_Msk            (0x1UL &lt;&lt; HRTIM_IER_FLT3_Pos)             </span></div>
<div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e03f140a4466039b68ed3cd4d9c34d"> 9752</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT3                HRTIM_IER_FLT3_Msk                       </span></div>
<div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT4_Pos            (3U)                                     </span></div>
<div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97cde2d6575c72954708306eb635eaf5"> 9754</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT4_Msk            (0x1UL &lt;&lt; HRTIM_IER_FLT4_Pos)             </span></div>
<div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb7599c0fd4b557922be2b28f4e2d0e"> 9755</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT4                HRTIM_IER_FLT4_Msk                       </span></div>
<div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT5_Pos            (4U)                                     </span></div>
<div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11cc0b0989bf5c9713c4ad063baa8480"> 9757</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT5_Msk            (0x1UL &lt;&lt; HRTIM_IER_FLT5_Pos)             </span></div>
<div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237d4b715fc45870d22f4f087a135e77"> 9758</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT5                HRTIM_IER_FLT5_Msk                       </span></div>
<div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#define HRTIM_IER_SYSFLT_Pos          (5U)                                     </span></div>
<div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d34e52f1dedd0690c69b9f84246ad6"> 9760</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_SYSFLT_Msk          (0x1UL &lt;&lt; HRTIM_IER_SYSFLT_Pos)           </span></div>
<div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29aa147aa893dd09b2a00221c6fd2263"> 9761</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_SYSFLT              HRTIM_IER_SYSFLT_Msk                     </span></div>
<div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="preprocessor">#define HRTIM_IER_DLLRDY_Pos          (16U)                                    </span></div>
<div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb49b531f84854139818f8bd2db66ac"> 9763</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_DLLRDY_Msk          (0x1UL &lt;&lt; HRTIM_IER_DLLRDY_Pos)           </span></div>
<div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662be0b5fa894a02174b538fe41ea891"> 9764</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_DLLRDY              HRTIM_IER_DLLRDY_Msk                     </span></div>
<div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define HRTIM_IER_BMPER_Pos           (17U)                                    </span></div>
<div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3eb856e3876a9b892ca75c7175a9602"> 9766</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_BMPER_Msk           (0x1UL &lt;&lt; HRTIM_IER_BMPER_Pos)            </span></div>
<div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674ae6a3941ae63f54e6fb3399e2edf7"> 9767</a></span>&#160;<span class="preprocessor">#define HRTIM_IER_BMPER               HRTIM_IER_BMPER_Msk                      </span></div>
<div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer output enable register ************/</span></div>
<div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA1OEN_Pos         (0U)                                     </span></div>
<div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5bebc911e9f4fc66c5665cbe2098a7"> 9771</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA1OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TA1OEN_Pos)          </span></div>
<div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a4a7c72811b572f2de1fba366e67e6"> 9772</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA1OEN             HRTIM_OENR_TA1OEN_Msk                    </span></div>
<div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA2OEN_Pos         (1U)                                     </span></div>
<div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2073f46ad8c258fc15ce29193c95f8"> 9774</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA2OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TA2OEN_Pos)          </span></div>
<div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae985053f2794cd20f5ed6391e4b78647"> 9775</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA2OEN             HRTIM_OENR_TA2OEN_Msk                    </span></div>
<div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB1OEN_Pos         (2U)                                     </span></div>
<div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a294f8179dd49dd820c882b3978467"> 9777</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB1OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TB1OEN_Pos)          </span></div>
<div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c7b1f85356fbfc7497337c98d47270"> 9778</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB1OEN             HRTIM_OENR_TB1OEN_Msk                    </span></div>
<div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB2OEN_Pos         (3U)                                     </span></div>
<div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611c6b880421b05ff81c87f3f847e4aa"> 9780</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB2OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TB2OEN_Pos)          </span></div>
<div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a8006a73d870c923e87b7051db49ed"> 9781</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TB2OEN             HRTIM_OENR_TB2OEN_Msk                    </span></div>
<div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC1OEN_Pos         (4U)                                     </span></div>
<div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b89a4f824c1ed2db9b2c18d58bc6c9f"> 9783</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC1OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TC1OEN_Pos)          </span></div>
<div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51726972eb1a474c3c47f6d4fc217c9"> 9784</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC1OEN             HRTIM_OENR_TC1OEN_Msk                    </span></div>
<div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC2OEN_Pos         (5U)                                     </span></div>
<div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e4162cb20a1527000f13f611630325d"> 9786</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC2OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TC2OEN_Pos)          </span></div>
<div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641be91d82195f4cc734bf4b219ef79c"> 9787</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TC2OEN             HRTIM_OENR_TC2OEN_Msk                    </span></div>
<div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD1OEN_Pos         (6U)                                     </span></div>
<div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad08339f89ff7de385e49f7f91ce6e22"> 9789</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD1OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TD1OEN_Pos)          </span></div>
<div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39042db5915505192fd20b36dc47e971"> 9790</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD1OEN             HRTIM_OENR_TD1OEN_Msk                    </span></div>
<div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD2OEN_Pos         (7U)                                     </span></div>
<div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1aaf58636fc1ebd3bc45d75857f2ff"> 9792</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD2OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TD2OEN_Pos)          </span></div>
<div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91472739304e3b1ac5411713b93239a1"> 9793</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TD2OEN             HRTIM_OENR_TD2OEN_Msk                    </span></div>
<div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE1OEN_Pos         (8U)                                     </span></div>
<div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94bf916372433a14acbef5292305333"> 9795</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE1OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TE1OEN_Pos)          </span></div>
<div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2351c10ee18d628905b09334012a178e"> 9796</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE1OEN             HRTIM_OENR_TE1OEN_Msk                    </span></div>
<div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE2OEN_Pos         (9U)                                     </span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ae79202d18047df014a071149dcbaa"> 9798</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE2OEN_Msk         (0x1UL &lt;&lt; HRTIM_OENR_TE2OEN_Pos)          </span></div>
<div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8b2d13bfcfd8992689e454761c9831"> 9799</a></span>&#160;<span class="preprocessor">#define HRTIM_OENR_TE2OEN             HRTIM_OENR_TE2OEN_Msk                    </span></div>
<div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer output disable register ***********/</span></div>
<div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA1ODIS_Pos       (0U)                                     </span></div>
<div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2cc3935aef3ec311f5f483483fe8d5"> 9803</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA1ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TA1ODIS_Pos)        </span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e2c7b54b3dac668f70e1a9cc57dbc"> 9804</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA1ODIS           HRTIM_ODISR_TA1ODIS_Msk                  </span></div>
<div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA2ODIS_Pos       (1U)                                     </span></div>
<div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3727b82875304d991513179733755cc5"> 9806</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA2ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TA2ODIS_Pos)        </span></div>
<div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73f47ae3d9907878556ec252b9a5133d"> 9807</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA2ODIS           HRTIM_ODISR_TA2ODIS_Msk                  </span></div>
<div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB1ODIS_Pos       (2U)                                     </span></div>
<div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9fcb6b8d7a509f574703a5091d09a6"> 9809</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB1ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TB1ODIS_Pos)        </span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033b5bb456ecf9d9742b3e7aae11a5dc"> 9810</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB1ODIS           HRTIM_ODISR_TB1ODIS_Msk                  </span></div>
<div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB2ODIS_Pos       (3U)                                     </span></div>
<div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd4ae73482244b93fa2893491db2d97"> 9812</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB2ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TB2ODIS_Pos)        </span></div>
<div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c6d95fb8c34d56522299d84bc678eb"> 9813</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TB2ODIS           HRTIM_ODISR_TB2ODIS_Msk                  </span></div>
<div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC1ODIS_Pos       (4U)                                     </span></div>
<div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff92b4f54190156d4f28d85b680c707"> 9815</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC1ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TC1ODIS_Pos)        </span></div>
<div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c2c46d0c748cb54e130d08df414266"> 9816</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC1ODIS           HRTIM_ODISR_TC1ODIS_Msk                  </span></div>
<div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC2ODIS_Pos       (5U)                                     </span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937c74224d41944b7214cb27f8d47af"> 9818</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC2ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TC2ODIS_Pos)        </span></div>
<div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3df542d5f2de7d8094d544e64f73f9"> 9819</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TC2ODIS           HRTIM_ODISR_TC2ODIS_Msk                  </span></div>
<div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD1ODIS_Pos       (6U)                                     </span></div>
<div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede8aadfa24f311d350759473bb01a75"> 9821</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD1ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TD1ODIS_Pos)        </span></div>
<div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14bf95a229d0c6e5d72507861107b09"> 9822</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD1ODIS           HRTIM_ODISR_TD1ODIS_Msk                  </span></div>
<div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD2ODIS_Pos       (7U)                                     </span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87ac35187d932845bcd463b726506b3"> 9824</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD2ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TD2ODIS_Pos)        </span></div>
<div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce2dabec9f220007b252a2dd9aeea5"> 9825</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TD2ODIS           HRTIM_ODISR_TD2ODIS_Msk                  </span></div>
<div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE1ODIS_Pos       (8U)                                     </span></div>
<div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac78e541a8335f96f32e90e5aea4eda0d"> 9827</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE1ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TE1ODIS_Pos)        </span></div>
<div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2f294ac6ea3db1497f1ee5273f1efa"> 9828</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE1ODIS           HRTIM_ODISR_TE1ODIS_Msk                  </span></div>
<div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE2ODIS_Pos       (9U)                                     </span></div>
<div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f03a99ac417aa3ec5576d5cfe8e5be6"> 9830</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE2ODIS_Msk       (0x1UL &lt;&lt; HRTIM_ODISR_TE2ODIS_Pos)        </span></div>
<div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga581cfe293bbf92dce46f585536139654"> 9831</a></span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TE2ODIS           HRTIM_ODISR_TE2ODIS_Msk                  </span></div>
<div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer output disable status register *****/</span></div>
<div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA1ODS_Pos         (0U)                                     </span></div>
<div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf702f293f6e8dda36197d7182dee1e0"> 9835</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA1ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TA1ODS_Pos)          </span></div>
<div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ecd9524ca19424e543ae00c0e8b991"> 9836</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA1ODS             HRTIM_ODSR_TA1ODS_Msk                    </span></div>
<div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA2ODS_Pos         (1U)                                     </span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b4c98188efb613df442360d60d8dc0"> 9838</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA2ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TA2ODS_Pos)          </span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac340d11beebee6398c19c3b48b664a09"> 9839</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA2ODS             HRTIM_ODSR_TA2ODS_Msk                    </span></div>
<div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB1ODS_Pos         (2U)                                     </span></div>
<div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8cdfc1caf1eb9068f8d9a62370b7d8"> 9841</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB1ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TB1ODS_Pos)          </span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad512a76aa539743f30f49d71a76d3a"> 9842</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB1ODS             HRTIM_ODSR_TB1ODS_Msk                    </span></div>
<div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB2ODS_Pos         (3U)                                     </span></div>
<div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac634d19dca4dc1a70a2d0793d7ad2f00"> 9844</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB2ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TB2ODS_Pos)          </span></div>
<div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0ad9f5e783babb15f38d1a8ee72c8"> 9845</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TB2ODS             HRTIM_ODSR_TB2ODS_Msk                    </span></div>
<div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC1ODS_Pos         (4U)                                     </span></div>
<div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc6664bee5ca4ae724380e56a242bcd"> 9847</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC1ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TC1ODS_Pos)          </span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa981b2a2e8332d158ebe8ea32da3c9b7"> 9848</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC1ODS             HRTIM_ODSR_TC1ODS_Msk                    </span></div>
<div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC2ODS_Pos         (5U)                                     </span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e356a0cfc8a268da99a94af4ade1698"> 9850</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC2ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TC2ODS_Pos)          </span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1895244150acd0ee5efb7b3f82a2e1cc"> 9851</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TC2ODS             HRTIM_ODSR_TC2ODS_Msk                    </span></div>
<div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD1ODS_Pos         (6U)                                     </span></div>
<div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7643647c5690b342c6a4bc4eb75070a2"> 9853</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD1ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TD1ODS_Pos)          </span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3603d73104f220f147e70eb3677cb3"> 9854</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD1ODS             HRTIM_ODSR_TD1ODS_Msk                    </span></div>
<div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD2ODS_Pos         (7U)                                     </span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2daadfb07ec7a4de9e341c3eaf78755"> 9856</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD2ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TD2ODS_Pos)          </span></div>
<div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131091fc54b8e825477946dce4702d27"> 9857</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TD2ODS             HRTIM_ODSR_TD2ODS_Msk                    </span></div>
<div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE1ODS_Pos         (8U)                                     </span></div>
<div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3362d875eea1a835ecd09d5e7c5d73"> 9859</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE1ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TE1ODS_Pos)          </span></div>
<div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db4a6ccf0332fc95c081de29fcfcaa8"> 9860</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE1ODS             HRTIM_ODSR_TE1ODS_Msk                    </span></div>
<div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE2ODS_Pos         (9U)                                     </span></div>
<div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61972742e6221fa4d7c6d45370607e91"> 9862</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE2ODS_Msk         (0x1UL &lt;&lt; HRTIM_ODSR_TE2ODS_Pos)          </span></div>
<div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131b021f41340744a459bd16298c3974"> 9863</a></span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TE2ODS             HRTIM_ODSR_TE2ODS_Msk                    </span></div>
<div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer Burst mode control register ********/</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BME_Pos            (0U)                                     </span></div>
<div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6eedfc636ba6bdfc12e43b0c3eb6541"> 9867</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BME_Msk            (0x1UL &lt;&lt; HRTIM_BMCR_BME_Pos)             </span></div>
<div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e037a7cc8bfb1f9e8fd7009d881210e"> 9868</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BME                HRTIM_BMCR_BME_Msk                       </span></div>
<div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMOM_Pos           (1U)                                     </span></div>
<div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e7c253aa75e2a518d6113c9fe6948e"> 9870</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMOM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_BMOM_Pos)            </span></div>
<div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8525ab89f2d4f8110741678a5c7ffd8"> 9871</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMOM               HRTIM_BMCR_BMOM_Msk                      </span></div>
<div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_Pos          (2U)                                     </span></div>
<div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da74550044b890b600976a5b11b726d"> 9873</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_Msk          (0xFUL &lt;&lt; HRTIM_BMCR_BMCLK_Pos)           </span></div>
<div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabff2bc02f9352b845a3c3f749607f71b"> 9874</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK              HRTIM_BMCR_BMCLK_Msk                     </span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30308437c6acb140dc4ec90790676deb"> 9875</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_0            (0x1UL &lt;&lt; HRTIM_BMCR_BMCLK_Pos)           </span></div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01972a90ea743ed0536a830e1f993984"> 9876</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_1            (0x2UL &lt;&lt; HRTIM_BMCR_BMCLK_Pos)           </span></div>
<div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70e2ef7ee9adb31fc38b978f9dac73d"> 9877</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_2            (0x4UL &lt;&lt; HRTIM_BMCR_BMCLK_Pos)           </span></div>
<div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3321ca08c1e12502a43b1fd8c6970216"> 9878</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMCLK_3            (0x8UL &lt;&lt; HRTIM_BMCR_BMCLK_Pos)           </span></div>
<div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_Pos         (6U)                                     </span></div>
<div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga573f52d30f3b79a9cc6fe5a54a3248d1"> 9880</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_Msk         (0xFUL &lt;&lt; HRTIM_BMCR_BMPRSC_Pos)          </span></div>
<div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3823215e3ab90700797137833e3f6df"> 9881</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC             HRTIM_BMCR_BMPRSC_Msk                    </span></div>
<div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648cde31010d572fda58131cd069acf8"> 9882</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_0           (0x1UL &lt;&lt; HRTIM_BMCR_BMPRSC_Pos)          </span></div>
<div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dee4e4faa5b893b8fdd79d009753f92"> 9883</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_1           (0x2UL &lt;&lt; HRTIM_BMCR_BMPRSC_Pos)          </span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc77c05c62a55e335e3a7ac407c6f032"> 9884</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_2           (0x4UL &lt;&lt; HRTIM_BMCR_BMPRSC_Pos)          </span></div>
<div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1921a451ec466501a271d7bf892d3a21"> 9885</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPRSC_3           (0x8UL &lt;&lt; HRTIM_BMCR_BMPRSC_Pos)          </span></div>
<div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPREN_Pos         (10U)                                    </span></div>
<div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f3748a87fc70b3b02fbb8033a1e70b"> 9887</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPREN_Msk         (0x1UL &lt;&lt; HRTIM_BMCR_BMPREN_Pos)          </span></div>
<div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecf0a548e1ceb49f0d6792c6c43ec8e"> 9888</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMPREN             HRTIM_BMCR_BMPREN_Msk                    </span></div>
<div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_MTBM_Pos           (16U)                                    </span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59d8bde23062c4a6c4a04222ec551d55"> 9890</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_MTBM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_MTBM_Pos)            </span></div>
<div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1a7911ec94aafb6b71261021ef0265"> 9891</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_MTBM               HRTIM_BMCR_MTBM_Msk                      </span></div>
<div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TABM_Pos           (17U)                                    </span></div>
<div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b17b601744094f783771e2b2c75b4e7"> 9893</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TABM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_TABM_Pos)            </span></div>
<div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23d9c4cc05622c00057b48f81fb25164"> 9894</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TABM               HRTIM_BMCR_TABM_Msk                      </span></div>
<div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TBBM_Pos           (18U)                                    </span></div>
<div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50a144fd10880906722e5558f31c1f2a"> 9896</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TBBM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_TBBM_Pos)            </span></div>
<div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00539be3dc3249feeb86b989474e69aa"> 9897</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TBBM               HRTIM_BMCR_TBBM_Msk                      </span></div>
<div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TCBM_Pos           (19U)                                    </span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309120bbeb8786bac073d1857abee0de"> 9899</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TCBM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_TCBM_Pos)            </span></div>
<div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4806ab36f17f51695fa3c7e356601959"> 9900</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TCBM               HRTIM_BMCR_TCBM_Msk                      </span></div>
<div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TDBM_Pos           (20U)                                    </span></div>
<div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2350ef7b0b932ac4f1abb85049a69a01"> 9902</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TDBM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_TDBM_Pos)            </span></div>
<div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7c96d0015b9e7bddfe72e642d19876c"> 9903</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TDBM               HRTIM_BMCR_TDBM_Msk                      </span></div>
<div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TEBM_Pos           (21U)                                    </span></div>
<div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac157d84fcdb5f0706fa1d325a5464e50"> 9905</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TEBM_Msk           (0x1UL &lt;&lt; HRTIM_BMCR_TEBM_Pos)            </span></div>
<div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ffd1331e83ef5998c8c3013d7ae42d1"> 9906</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_TEBM               HRTIM_BMCR_TEBM_Msk                      </span></div>
<div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMSTAT_Pos         (31U)                                    </span></div>
<div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2af52df5ca39ca38b301bde25f5aa7"> 9908</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMSTAT_Msk         (0x1UL &lt;&lt; HRTIM_BMCR_BMSTAT_Pos)          </span></div>
<div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea40a6bbe8298162f4a2f84c2f60f22"> 9909</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BMSTAT             HRTIM_BMCR_BMSTAT_Msk                    </span></div>
<div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;<span class="comment">/**** Bit definition for Common HRTIM Timer Burst mode Trigger register *******/</span></div>
<div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_SW_Pos           (0U)                                     </span></div>
<div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7caa5094e7d7def344c579a3d83f29c9"> 9913</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_SW_Msk           (0x1UL &lt;&lt; HRTIM_BMTRGR_SW_Pos)            </span></div>
<div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3063e49a5985dc9f1e1309d8a203598c"> 9914</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_SW               HRTIM_BMTRGR_SW_Msk                      </span></div>
<div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTRST_Pos       (1U)                                     </span></div>
<div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7da396e85b7d8bae33f6c570b4affb9"> 9916</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTRST_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_MSTRST_Pos)        </span></div>
<div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec76d1707050ea94d77fd74ef37c2e6"> 9917</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTRST           HRTIM_BMTRGR_MSTRST_Msk                  </span></div>
<div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTREP_Pos       (2U)                                     </span></div>
<div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f13f43fadd9e40fb795286e0961945"> 9919</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTREP_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_MSTREP_Pos)        </span></div>
<div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bfedd4e30ae62fa511b4021a4b55db"> 9920</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTREP           HRTIM_BMTRGR_MSTREP_Msk                  </span></div>
<div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP1_Pos      (3U)                                     </span></div>
<div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bc8d7a6b83d4684923c0f2af7ca33a"> 9922</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP1_Msk      (0x1UL &lt;&lt; HRTIM_BMTRGR_MSTCMP1_Pos)       </span></div>
<div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3ce2857bcdbba0a8135db212aa61f4"> 9923</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP1          HRTIM_BMTRGR_MSTCMP1_Msk                 </span></div>
<div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP2_Pos      (4U)                                     </span></div>
<div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1e28902dda3191584e9e3d9f01fa42"> 9925</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP2_Msk      (0x1UL &lt;&lt; HRTIM_BMTRGR_MSTCMP2_Pos)       </span></div>
<div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafede3ae38b2a7d0347cd3c634911c1a0"> 9926</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP2          HRTIM_BMTRGR_MSTCMP2_Msk                 </span></div>
<div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP3_Pos      (5U)                                     </span></div>
<div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e10537da8ef7a20b254cca14bda1b3"> 9928</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP3_Msk      (0x1UL &lt;&lt; HRTIM_BMTRGR_MSTCMP3_Pos)       </span></div>
<div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a06c9eb7fe049b8e8af2e179c1702"> 9929</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP3          HRTIM_BMTRGR_MSTCMP3_Msk                 </span></div>
<div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP4_Pos      (6U)                                     </span></div>
<div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f40b680344b2eebbfc0577c6cb053d2"> 9931</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP4_Msk      (0x1UL &lt;&lt; HRTIM_BMTRGR_MSTCMP4_Pos)       </span></div>
<div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f86a8522ae4a2debcec31e6e55e78e3"> 9932</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP4          HRTIM_BMTRGR_MSTCMP4_Msk                 </span></div>
<div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TARST_Pos        (7U)                                     </span></div>
<div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae9c12c848fb1c54d155905ab712aa"> 9934</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TARST_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TARST_Pos)         </span></div>
<div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784b348e1fbba26a9e8ea56f49152e63"> 9935</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TARST            HRTIM_BMTRGR_TARST_Msk                   </span></div>
<div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAREP_Pos        (8U)                                     </span></div>
<div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a89e038e196f262ea56490c7fda0a4"> 9937</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAREP_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TAREP_Pos)         </span></div>
<div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954bb46cd847e8360b7852e5756aa758"> 9938</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAREP            HRTIM_BMTRGR_TAREP_Msk                   </span></div>
<div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP1_Pos       (9U)                                     </span></div>
<div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad033c3d1e628616e6b92a40410b645c2"> 9940</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP1_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TACMP1_Pos)        </span></div>
<div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf96528a2c697ff235d226526c938bb7"> 9941</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP1           HRTIM_BMTRGR_TACMP1_Msk                  </span></div>
<div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP2_Pos       (10U)                                    </span></div>
<div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5abbe075888f13b1f8a4410b750ad56e"> 9943</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP2_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TACMP2_Pos)        </span></div>
<div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7450ffda6bcf6ca6ad4aa75fa60c5408"> 9944</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TACMP2           HRTIM_BMTRGR_TACMP2_Msk                  </span></div>
<div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBRST_Pos        (11U)                                    </span></div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga374fe8f7dea357b9c713a30658b45c93"> 9946</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBRST_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TBRST_Pos)         </span></div>
<div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377a2f21306a967b632aaad358990271"> 9947</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBRST            HRTIM_BMTRGR_TBRST_Msk                   </span></div>
<div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBREP_Pos        (12U)                                    </span></div>
<div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca97049137914949c2f3977bb4f0f498"> 9949</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBREP_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TBREP_Pos)         </span></div>
<div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb78a4bc0d9dc22cbcf2e7aaba371996"> 9950</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBREP            HRTIM_BMTRGR_TBREP_Msk                   </span></div>
<div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP1_Pos       (13U)                                    </span></div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f76ed934b799be00923081dbb1e6f2"> 9952</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP1_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TBCMP1_Pos)        </span></div>
<div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b44e2a67b1c2eea71735abf90e8c29"> 9953</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP1           HRTIM_BMTRGR_TBCMP1_Msk                  </span></div>
<div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP2_Pos       (14U)                                    </span></div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga113559cdaccb3d5a1c103e26b1b2bfaf"> 9955</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP2_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TBCMP2_Pos)        </span></div>
<div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960fc4e7a8c82e453c71a747245962a4"> 9956</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TBCMP2           HRTIM_BMTRGR_TBCMP2_Msk                  </span></div>
<div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCRST_Pos        (15U)                                    </span></div>
<div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846c5d1576220e0cfa33e93d6ca2f115"> 9958</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCRST_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TCRST_Pos)         </span></div>
<div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8191afa9a1a547bfc3a7493f871bb2"> 9959</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCRST            HRTIM_BMTRGR_TCRST_Msk                   </span></div>
<div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCREP_Pos        (16U)                                    </span></div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fade17d68ff5c17580aae50006b923f"> 9961</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCREP_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TCREP_Pos)         </span></div>
<div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ec91cffed9854b3849e9cafc315e6"> 9962</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCREP            HRTIM_BMTRGR_TCREP_Msk                   </span></div>
<div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP1_Pos       (17U)                                    </span></div>
<div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928ebdbecf2c02509ce4b9587857e8a5"> 9964</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP1_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TCCMP1_Pos)        </span></div>
<div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3667818ca6e114a77b40415978cf7ac7"> 9965</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP1           HRTIM_BMTRGR_TCCMP1_Msk                  </span></div>
<div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP2_Pos       (18U)                                    </span></div>
<div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34832d2f92531e5d236719f3d47a4470"> 9967</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP2_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TCCMP2_Pos)        </span></div>
<div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b2c83904047cad2cedb8109e9671b1"> 9968</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TCCMP2           HRTIM_BMTRGR_TCCMP2_Msk                  </span></div>
<div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDRST_Pos        (19U)                                    </span></div>
<div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b48d4ad575a8300add877ee966b704f"> 9970</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDRST_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TDRST_Pos)         </span></div>
<div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50848e47a1db64ff5b3d3aae86f4dfdd"> 9971</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDRST            HRTIM_BMTRGR_TDRST_Msk                   </span></div>
<div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDREP_Pos        (20U)                                    </span></div>
<div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01c6b53f16a28c47f08a31bc3e31ab"> 9973</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDREP_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TDREP_Pos)         </span></div>
<div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae379298b364fbf248e282f08360c5f43"> 9974</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDREP            HRTIM_BMTRGR_TDREP_Msk                   </span></div>
<div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP1_Pos       (21U)                                    </span></div>
<div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a323ca2d822342171f082c413abddbc"> 9976</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP1_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TDCMP1_Pos)        </span></div>
<div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db4c2dd3f6adba7d18a2e217a3072c"> 9977</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP1           HRTIM_BMTRGR_TDCMP1_Msk                  </span></div>
<div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP2_Pos       (22U)                                    </span></div>
<div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a4b1a028ea10736bdd404d629fa312"> 9979</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP2_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TDCMP2_Pos)        </span></div>
<div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49786ce373126b7214e9ccec36208a79"> 9980</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDCMP2           HRTIM_BMTRGR_TDCMP2_Msk                  </span></div>
<div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TERST_Pos        (23U)                                    </span></div>
<div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fedd25037c01743d0970568a5f5bb0f"> 9982</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TERST_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TERST_Pos)         </span></div>
<div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71731e664b5d2d2114809bc36c6e8b29"> 9983</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TERST            HRTIM_BMTRGR_TERST_Msk                   </span></div>
<div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TEREP_Pos        (24U)                                    </span></div>
<div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964248bcee7d68d9f5c9d8cfcd384a60"> 9985</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TEREP_Msk        (0x1UL &lt;&lt; HRTIM_BMTRGR_TEREP_Pos)         </span></div>
<div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b69c09f9744cc8c6984c19e069c59b"> 9986</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TEREP            HRTIM_BMTRGR_TEREP_Msk                   </span></div>
<div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP1_Pos       (25U)                                    </span></div>
<div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca516a31914ae0d11043591035f5a4f"> 9988</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP1_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TECMP1_Pos)        </span></div>
<div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2c51e486ab14596020a6fac733b5fb"> 9989</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP1           HRTIM_BMTRGR_TECMP1_Msk                  </span></div>
<div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP2_Pos       (26U)                                    </span></div>
<div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga721cf506b68ddc88b4075f39e560b438"> 9991</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP2_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TECMP2_Pos)        </span></div>
<div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80defc2f7f5e28706eb9a8d5fe05262d"> 9992</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TECMP2           HRTIM_BMTRGR_TECMP2_Msk                  </span></div>
<div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAEEV7_Pos       (27U)                                    </span></div>
<div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508494935a1979d10bce1e6a26d0573d"> 9994</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAEEV7_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TAEEV7_Pos)        </span></div>
<div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6153e5ba2f59f932af9fca43eeba880a"> 9995</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TAEEV7           HRTIM_BMTRGR_TAEEV7_Msk                  </span></div>
<div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDEEV8_Pos       (28U)                                    </span></div>
<div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1289234b272dfdd54d1f5b865a914384"> 9997</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDEEV8_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_TDEEV8_Pos)        </span></div>
<div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45919a730dfba8e2a9a50c49f8a1b940"> 9998</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_TDEEV8           HRTIM_BMTRGR_TDEEV8_Msk                  </span></div>
<div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV7_Pos         (29U)                                    </span></div>
<div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac3aef8e0b1ef0ec280b434a8fff8d28">10000</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV7_Msk         (0x1UL &lt;&lt; HRTIM_BMTRGR_EEV7_Pos)          </span></div>
<div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85edd9b2529e5b15ef4d3b977be3acc9">10001</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV7             HRTIM_BMTRGR_EEV7_Msk                    </span></div>
<div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV8_Pos         (30U)                                    </span></div>
<div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f17521504af636a9a5928a082f0fd2">10003</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV8_Msk         (0x1UL &lt;&lt; HRTIM_BMTRGR_EEV8_Pos)          </span></div>
<div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b12e3b40de26e65df42811560ca93c">10004</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_EEV8             HRTIM_BMTRGR_EEV8_Msk                    </span></div>
<div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_OCHPEV_Pos       (31U)                                    </span></div>
<div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4c0e9224d21522005f39913cc80b48">10006</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_OCHPEV_Msk       (0x1UL &lt;&lt; HRTIM_BMTRGR_OCHPEV_Pos)        </span></div>
<div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0332f7737e96bb6e42520458d8e52b7">10007</a></span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_OCHPEV           HRTIM_BMTRGR_OCHPEV_Msk                  </span></div>
<div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_BMCMPR register  ***************/</span></div>
<div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;<span class="preprocessor">#define HRTIM_BMCMPR_BMCMPR_Pos       (0U)                                     </span></div>
<div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c8e913935506a665791b44d6e708365">10011</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCMPR_BMCMPR_Msk       (0xFFFFUL &lt;&lt; HRTIM_BMCMPR_BMCMPR_Pos)     </span></div>
<div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f76886c91c17d2f39d30878d343eae">10012</a></span>&#160;<span class="preprocessor">#define HRTIM_BMCMPR_BMCMPR           HRTIM_BMCMPR_BMCMPR_Msk                   </span></div>
<div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_BMPER register  ****************/</span></div>
<div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">#define HRTIM_BMPER_BMPER_Pos         (0U)                                     </span></div>
<div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf99140195a776e31e7ec63e29515c523">10016</a></span>&#160;<span class="preprocessor">#define HRTIM_BMPER_BMPER_Msk         (0xFFFFUL &lt;&lt; HRTIM_BMPER_BMPER_Pos)       </span></div>
<div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb422021b816dced640507875c215571">10017</a></span>&#160;<span class="preprocessor">#define HRTIM_BMPER_BMPER             HRTIM_BMPER_BMPER_Msk                     </span></div>
<div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_EECR1 register  ****************/</span></div>
<div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004f9c9f35678130abf58440427bf60c">10021</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE1SRC_Pos)         </span></div>
<div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad11a082ab05541791da9708c594846f8">10022</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC            HRTIM_EECR1_EE1SRC_Msk                   </span></div>
<div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a173b7ef4b125251bf9304e398f3cb5">10023</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE1SRC_Pos)         </span></div>
<div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ced1dc8b2203308f57bd80a86c95180">10024</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE1SRC_Pos)         </span></div>
<div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1POL_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f8e7fe47d67b137170d7af012b999a">10026</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR1_EE1POL_Pos)         </span></div>
<div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb2643cee9eec96cf58c67ceb29d0409">10027</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1POL            HRTIM_EECR1_EE1POL_Msk                   </span></div>
<div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS_Pos        (3U)                                     </span></div>
<div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74221d0bf0694ba4111616ee0ff2d898">10029</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE1SNS_Pos)         </span></div>
<div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a1c2e863f21f72d5dac16ce230e9146">10030</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS            HRTIM_EECR1_EE1SNS_Msk                   </span></div>
<div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79511469e8a236f86943f4287c157b42">10031</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE1SNS_Pos)         </span></div>
<div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7ea39733292089263cbd3d5ef3bf6">10032</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SNS_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE1SNS_Pos)         </span></div>
<div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1FAST_Pos       (5U)                                     </span></div>
<div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c2c5869117c2bb5caabd894c379273">10034</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1FAST_Msk       (0x1UL &lt;&lt; HRTIM_EECR1_EE1FAST_Pos)        </span></div>
<div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga221f37031ba3636eba380b0bf6bf62df">10035</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1FAST           HRTIM_EECR1_EE1FAST_Msk                  </span></div>
<div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC_Pos        (6U)                                     </span></div>
<div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10fd1b6bc95ee789dad3d034c0a9aa4">10038</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE2SRC_Pos)         </span></div>
<div class="line"><a name="l10039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea7c9d17542d5e1d19b5a1b6a64afeb">10039</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC            HRTIM_EECR1_EE2SRC_Msk                   </span></div>
<div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690e12af1436b8fc683ac94b9cf129bd">10040</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE2SRC_Pos)         </span></div>
<div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad5cc53b08c3385b2072c7536dbb7f4">10041</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SRC_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE2SRC_Pos)         </span></div>
<div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2POL_Pos        (8U)                                     </span></div>
<div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a6c2fdcb8ab3e648810d0291cbc244">10043</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR1_EE2POL_Pos)         </span></div>
<div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafac9b9ddd31899c88e6c0e0f0b5a350d">10044</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2POL            HRTIM_EECR1_EE2POL_Msk                   </span></div>
<div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS_Pos        (9U)                                     </span></div>
<div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5287c4dff0510c48f6d75ca00edcc2">10046</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE2SNS_Pos)         </span></div>
<div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfd74261556eca760a457d8e3e1e27e">10047</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS            HRTIM_EECR1_EE2SNS_Msk                   </span></div>
<div class="line"><a name="l10048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e7256058c8265ff7e54565e42a9c77">10048</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE2SNS_Pos)         </span></div>
<div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf28775f91359ece07300fe86502a2e">10049</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2SNS_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE2SNS_Pos)         </span></div>
<div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2FAST_Pos       (11U)                                    </span></div>
<div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d1420b664a6dbe8bb2d37c2d7e1139a">10051</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2FAST_Msk       (0x1UL &lt;&lt; HRTIM_EECR1_EE2FAST_Pos)        </span></div>
<div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aea2a607834607585200e5fc943dd13">10052</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE2FAST           HRTIM_EECR1_EE2FAST_Msk                  </span></div>
<div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC_Pos        (12U)                                    </span></div>
<div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8a29ac184658ad1472b7970af7c6c02">10055</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE3SRC_Pos)         </span></div>
<div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a4dc0ff669d065ffd74d8c76b1ca49">10056</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC            HRTIM_EECR1_EE3SRC_Msk                   </span></div>
<div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4e77b2a01e89296242d93247c6ee5d">10057</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE3SRC_Pos)         </span></div>
<div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485777ed9b1ff75b03bc3d823da28444">10058</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SRC_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE3SRC_Pos)         </span></div>
<div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3POL_Pos        (14U)                                    </span></div>
<div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa38574f6a6fb373e6b07355c4829f45">10060</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR1_EE3POL_Pos)         </span></div>
<div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga385f95fbe86dfa191a43d76e97c25228">10061</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3POL            HRTIM_EECR1_EE3POL_Msk                   </span></div>
<div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS_Pos        (15U)                                    </span></div>
<div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2068e24419f3fa07f234ad9aee5de6c">10063</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE3SNS_Pos)         </span></div>
<div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec935de7e91d7ab4413c28eeba9d6df3">10064</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS            HRTIM_EECR1_EE3SNS_Msk                   </span></div>
<div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a9464b95f161ae0d46b8e630bdeda6e">10065</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE3SNS_Pos)         </span></div>
<div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac666d82e094f237ab6651d4c77cb73">10066</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3SNS_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE3SNS_Pos)         </span></div>
<div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3FAST_Pos       (17U)                                    </span></div>
<div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga876ea15f1e5f62d155d83480c3bd9520">10068</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3FAST_Msk       (0x1UL &lt;&lt; HRTIM_EECR1_EE3FAST_Pos)        </span></div>
<div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185c4342d48a80890efbb0e2ec6aeabf">10069</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE3FAST           HRTIM_EECR1_EE3FAST_Msk                  </span></div>
<div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC_Pos        (18U)                                    </span></div>
<div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1e544f50a574d2de876263fd841448">10072</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE4SRC_Pos)         </span></div>
<div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ce481c9618bdc0a352af50253ec942">10073</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC            HRTIM_EECR1_EE4SRC_Msk                   </span></div>
<div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ee53b2ac7e66cacbe20b818fa19b5a">10074</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE4SRC_Pos)         </span></div>
<div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119a89836c2960b0c68b86ee1512ca60">10075</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SRC_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE4SRC_Pos)         </span></div>
<div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4POL_Pos        (20U)                                    </span></div>
<div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9444e728d3f23fd4e48ff95deb3a2108">10077</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR1_EE4POL_Pos)         </span></div>
<div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2ee8a745be28002da27f90a511f525">10078</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4POL            HRTIM_EECR1_EE4POL_Msk                   </span></div>
<div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS_Pos        (21U)                                    </span></div>
<div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71569e0d3d002504bf8a7855da4b0438">10080</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE4SNS_Pos)         </span></div>
<div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2bd23eeaa49053bceaccd7d72daa3d">10081</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS            HRTIM_EECR1_EE4SNS_Msk                   </span></div>
<div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3996b6c498d6c7a8d700c28be7287">10082</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE4SNS_Pos)         </span></div>
<div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476daa19a19d3080bbc87664abbe6710">10083</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4SNS_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE4SNS_Pos)         </span></div>
<div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4FAST_Pos       (23U)                                    </span></div>
<div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcc3d9a0a965fb3486dfc1e94784903">10085</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4FAST_Msk       (0x1UL &lt;&lt; HRTIM_EECR1_EE4FAST_Pos)        </span></div>
<div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ced84d12ef1890c2258b0ef2276b723">10086</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE4FAST           HRTIM_EECR1_EE4FAST_Msk                  </span></div>
<div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC_Pos        (24U)                                    </span></div>
<div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9b0274b2939051951a43b778efaacc">10089</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE5SRC_Pos)         </span></div>
<div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f06ab4d203b4a38025f44b2b8b3e2">10090</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC            HRTIM_EECR1_EE5SRC_Msk                   </span></div>
<div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562972898085efbd76b4188811124c2a">10091</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE5SRC_Pos)         </span></div>
<div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06157a6009abbfb31c5c14d1267397f8">10092</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SRC_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE5SRC_Pos)         </span></div>
<div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5POL_Pos        (26U)                                    </span></div>
<div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae251b58fc6d1c5dedeb21a48b653a5a2">10094</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR1_EE5POL_Pos)         </span></div>
<div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd79950d825b0ed3f93a3333d45abcf">10095</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5POL            HRTIM_EECR1_EE5POL_Msk                   </span></div>
<div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS_Pos        (27U)                                    </span></div>
<div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c5f4304d343b0cafebdf1a41f522bc">10097</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR1_EE5SNS_Pos)         </span></div>
<div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047fa2163a51706885f7364fece6d450">10098</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS            HRTIM_EECR1_EE5SNS_Msk                   </span></div>
<div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625da6aea60d01be82c4d34bce07e630">10099</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS_0          (0x1UL &lt;&lt; HRTIM_EECR1_EE5SNS_Pos)         </span></div>
<div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7aa5b9603fdd9a08d34f2337761cb8">10100</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5SNS_1          (0x2UL &lt;&lt; HRTIM_EECR1_EE5SNS_Pos)         </span></div>
<div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5FAST_Pos       (29U)                                    </span></div>
<div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe2f7846861dd123b4b1ed96f94c727">10102</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5FAST_Msk       (0x1UL &lt;&lt; HRTIM_EECR1_EE5FAST_Pos)        </span></div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cae1d4ea58be9da98876c2059c6e488">10103</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE5FAST           HRTIM_EECR1_EE5FAST_Msk                  </span></div>
<div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_EECR2 register  ****************/</span></div>
<div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d040ae1e718de436d6eed170348c848">10107</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE6SRC_Pos)         </span></div>
<div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a670eda4d14a5dcd1460906f01f219e">10108</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC            HRTIM_EECR2_EE6SRC_Msk                   </span></div>
<div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeccc821ddd8aef2cfd5a464d1e6ec15">10109</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE6SRC_Pos)         </span></div>
<div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga644cc2616ff224683030bedafb13dc42">10110</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE6SRC_Pos)         </span></div>
<div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6POL_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f14e82b514dbe0d8aee6cda9f8d3aa">10112</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR2_EE6POL_Pos)         </span></div>
<div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890373e36eb61e9740f449b8b9898564">10113</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6POL            HRTIM_EECR2_EE6POL_Msk                   </span></div>
<div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS_Pos        (3U)                                     </span></div>
<div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab2be2ef598a6203370beebca795c0c">10115</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE6SNS_Pos)         </span></div>
<div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d55d0f39d29446dd146f09389e06fd5">10116</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS            HRTIM_EECR2_EE6SNS_Msk                   </span></div>
<div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37f274118e9e1bb8c784872a44ddd82">10117</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE6SNS_Pos)         </span></div>
<div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26314bdca3c8c75dcb9abe82878bb5bd">10118</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SNS_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE6SNS_Pos)         </span></div>
<div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC_Pos        (6U)                                     </span></div>
<div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64e7825e0a2faec6cf9c7967379733fd">10121</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE7SRC_Pos)         </span></div>
<div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6f0b19ba7253fd921e4e69a066f85c">10122</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC            HRTIM_EECR2_EE7SRC_Msk                   </span></div>
<div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aea10fa7b6e83048e3b422ee77d663a">10123</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE7SRC_Pos)         </span></div>
<div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0441c014657999482675b94e096ebce3">10124</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SRC_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE7SRC_Pos)         </span></div>
<div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7POL_Pos        (8U)                                     </span></div>
<div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9858f4ec7926084fd2ffbc1e915d97">10126</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR2_EE7POL_Pos)         </span></div>
<div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771ac695f5fd493d73711b8acbcf83a5">10127</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7POL            HRTIM_EECR2_EE7POL_Msk                   </span></div>
<div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS_Pos        (9U)                                     </span></div>
<div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9092ea6c7f87297eedba40528e0e5cb9">10129</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE7SNS_Pos)         </span></div>
<div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5e6d0eb089528ceb877e2bfb404e087">10130</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS            HRTIM_EECR2_EE7SNS_Msk                   </span></div>
<div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9791ac44e34c048ceb2842c9f6eb6dce">10131</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE7SNS_Pos)         </span></div>
<div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60bfd205409aeccd94823a719fd4fd3f">10132</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE7SNS_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE7SNS_Pos)         </span></div>
<div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC_Pos        (12U)                                    </span></div>
<div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc536021e00042a3ca870b7a6f5a0291">10135</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE8SRC_Pos)         </span></div>
<div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5381eab9e6f71a4d2c7c4249063a453">10136</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC            HRTIM_EECR2_EE8SRC_Msk                   </span></div>
<div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc14517cf997afe38a8fddd7440f262">10137</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE8SRC_Pos)         </span></div>
<div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddeec836c28dec41f846229a28bb2d73">10138</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SRC_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE8SRC_Pos)         </span></div>
<div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8POL_Pos        (14U)                                    </span></div>
<div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d82e3dc5b2486ef09c21138da495f6b">10140</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR2_EE8POL_Pos)         </span></div>
<div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc41c51cf599ed8878eca1c2b2c69f">10141</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8POL            HRTIM_EECR2_EE8POL_Msk                   </span></div>
<div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS_Pos        (15U)                                    </span></div>
<div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1406aeff06324201eb7b03a9a3fbacec">10143</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE8SNS_Pos)         </span></div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca0f433db9f072b4902a6cebd1684c1">10144</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS            HRTIM_EECR2_EE8SNS_Msk                   </span></div>
<div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6550c09c16451cbefa7faa60ad1c3caa">10145</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE8SNS_Pos)         </span></div>
<div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d9513eff4926614f4ff439d2f9dc3">10146</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE8SNS_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE8SNS_Pos)         </span></div>
<div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC_Pos        (18U)                                    </span></div>
<div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0be90e50f6a67e92e8b217849af5774">10149</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE9SRC_Pos)         </span></div>
<div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2418144e3faf1eaa680b570856fb21">10150</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC            HRTIM_EECR2_EE9SRC_Msk                   </span></div>
<div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789d993db0f196bcb01f04fe2ddec252">10151</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE9SRC_Pos)         </span></div>
<div class="line"><a name="l10152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301a528011ac1151ae415cf09269e680">10152</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SRC_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE9SRC_Pos)         </span></div>
<div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9POL_Pos        (20U)                                    </span></div>
<div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9cc55f7db797cda21f8b60f987683c">10154</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9POL_Msk        (0x1UL &lt;&lt; HRTIM_EECR2_EE9POL_Pos)         </span></div>
<div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga455a7ee2becc5d5c1fd46808883dc96d">10155</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9POL            HRTIM_EECR2_EE9POL_Msk                   </span></div>
<div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS_Pos        (21U)                                    </span></div>
<div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f1a8844713b7a1d9e46474f8f3a60b">10157</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS_Msk        (0x3UL &lt;&lt; HRTIM_EECR2_EE9SNS_Pos)         </span></div>
<div class="line"><a name="l10158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8187d638a1fd8d5072b1e4fde7fe15b">10158</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS            HRTIM_EECR2_EE9SNS_Msk                   </span></div>
<div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb329b72da8b3a35537a486d28ed78e">10159</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS_0          (0x1UL &lt;&lt; HRTIM_EECR2_EE9SNS_Pos)         </span></div>
<div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ed9d05e54e5b1d0b19f23a51c23dea">10160</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE9SNS_1          (0x2UL &lt;&lt; HRTIM_EECR2_EE9SNS_Pos)         </span></div>
<div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449eb78848b78f0449fe3633534cbaa3">10163</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC_Msk       (0x3UL &lt;&lt; HRTIM_EECR2_EE10SRC_Pos)        </span></div>
<div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21569b0432f8860ee1e4b7efb0d8f77">10164</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC           HRTIM_EECR2_EE10SRC_Msk                  </span></div>
<div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf777a5ebb2d34cf27977635136108a80">10165</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC_0         (0x1UL &lt;&lt; HRTIM_EECR2_EE10SRC_Pos)        </span></div>
<div class="line"><a name="l10166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada241b2ed67642167e52565c1ba6afc8">10166</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SRC_1         (0x2UL &lt;&lt; HRTIM_EECR2_EE10SRC_Pos)        </span></div>
<div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10POL_Pos       (26U)                                    </span></div>
<div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e2606b6e2a91e33f849f5bd81706373">10168</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10POL_Msk       (0x1UL &lt;&lt; HRTIM_EECR2_EE10POL_Pos)        </span></div>
<div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4625ea085387950254796618649675b">10169</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10POL           HRTIM_EECR2_EE10POL_Msk                  </span></div>
<div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS_Pos       (27U)                                    </span></div>
<div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ec20dab8d3ea3d1b7b5d987c49a22c">10171</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS_Msk       (0x3UL &lt;&lt; HRTIM_EECR2_EE10SNS_Pos)        </span></div>
<div class="line"><a name="l10172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada87a7b6f1bf002626b8a52306f7ebda">10172</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS           HRTIM_EECR2_EE10SNS_Msk                  </span></div>
<div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4936bc622c7d8d9dd64ce55895dfeb">10173</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS_0         (0x1UL &lt;&lt; HRTIM_EECR2_EE10SNS_Pos)        </span></div>
<div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064a789f942cb87479023a008365b18c">10174</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE10SNS_1         (0x2UL &lt;&lt; HRTIM_EECR2_EE10SNS_Pos)        </span></div>
<div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_EECR3 register  ****************/</span></div>
<div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_Pos          (0U)                                     </span></div>
<div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ca1bda3a425c4b1d03053ff213fd8f">10178</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_Msk          (0xFUL &lt;&lt; HRTIM_EECR3_EE6F_Pos)           </span></div>
<div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2c0b2dcd64dba566f5904a89e89ddb">10179</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F              HRTIM_EECR3_EE6F_Msk                     </span></div>
<div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb23d8a21a4b90a230e1ff61085fd07">10180</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_0            (0x1UL &lt;&lt; HRTIM_EECR3_EE6F_Pos)           </span></div>
<div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga389a3cc1138202e6d917d6d2685c2531">10181</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_1            (0x2UL &lt;&lt; HRTIM_EECR3_EE6F_Pos)           </span></div>
<div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28bf1d9ed11ac4cf8bbfc631c03668cd">10182</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_2            (0x4UL &lt;&lt; HRTIM_EECR3_EE6F_Pos)           </span></div>
<div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed0c07707ea1c9a3f55c3a656c359f05">10183</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_3            (0x8UL &lt;&lt; HRTIM_EECR3_EE6F_Pos)           </span></div>
<div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_Pos          (6U)                                     </span></div>
<div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4243bd5cff21854a75b42a4d44de80">10185</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_Msk          (0xFUL &lt;&lt; HRTIM_EECR3_EE7F_Pos)           </span></div>
<div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931d04406dfbd2eda9df4edcb08bfc13">10186</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F              HRTIM_EECR3_EE7F_Msk                     </span></div>
<div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88227fda1dc720e3f0dfcb6cdfe4e5cf">10187</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_0            (0x1UL &lt;&lt; HRTIM_EECR3_EE7F_Pos)           </span></div>
<div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b6f2a87b54ac0609cc06765227d501">10188</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_1            (0x2UL &lt;&lt; HRTIM_EECR3_EE7F_Pos)           </span></div>
<div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7663b174f6666768ae413f0a7de3bbd0">10189</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_2            (0x4UL &lt;&lt; HRTIM_EECR3_EE7F_Pos)           </span></div>
<div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3493ab44df5758180e8081c51e49c9e">10190</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE7F_3            (0x8UL &lt;&lt; HRTIM_EECR3_EE7F_Pos)           </span></div>
<div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_Pos          (12U)                                    </span></div>
<div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cec6f4486c009a912eb3a5c7ac0b29b">10192</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_Msk          (0xFUL &lt;&lt; HRTIM_EECR3_EE8F_Pos)           </span></div>
<div class="line"><a name="l10193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4657015c5ad766407c03fc7ac32be885">10193</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F              HRTIM_EECR3_EE8F_Msk                     </span></div>
<div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d465cf11d87cc2049f2a490432d6">10194</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_0            (0x1UL &lt;&lt; HRTIM_EECR3_EE8F_Pos)           </span></div>
<div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c7ba5855ed9192840f22238f1a5a4">10195</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_1            (0x2UL &lt;&lt; HRTIM_EECR3_EE8F_Pos)           </span></div>
<div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac90c8767d3f198b5cbbc76c5a94e9a">10196</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_2            (0x4UL &lt;&lt; HRTIM_EECR3_EE8F_Pos)           </span></div>
<div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44b629b29e4ad5e3e4a7028bd9b5990">10197</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE8F_3            (0x8UL &lt;&lt; HRTIM_EECR3_EE8F_Pos)           </span></div>
<div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_Pos          (18U)                                    </span></div>
<div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e43a923f8439cd607277494c9dd619b">10199</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_Msk          (0xFUL &lt;&lt; HRTIM_EECR3_EE9F_Pos)           </span></div>
<div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe347b48420be39100953ca23c27fd4">10200</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F              HRTIM_EECR3_EE9F_Msk                     </span></div>
<div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga415f4519e37fb22361eaf9bd79d80995">10201</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_0            (0x1UL &lt;&lt; HRTIM_EECR3_EE9F_Pos)           </span></div>
<div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a1bba5676ff1f406b06e3b1c6608fa">10202</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_1            (0x2UL &lt;&lt; HRTIM_EECR3_EE9F_Pos)           </span></div>
<div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b6e0763f3aaebcea8bdf5fe266c3c5">10203</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_2            (0x4UL &lt;&lt; HRTIM_EECR3_EE9F_Pos)           </span></div>
<div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d93b66bbd2f5ac66ca7afeb5407f83">10204</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE9F_3            (0x8UL &lt;&lt; HRTIM_EECR3_EE9F_Pos)           </span></div>
<div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_Pos         (24U)                                    </span></div>
<div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77fae597ccd115ef3e0a34483b6f1fa">10206</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_Msk         (0xFUL &lt;&lt; HRTIM_EECR3_EE10F_Pos)          </span></div>
<div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ef4ab2dc57fcb21758bd07eff4ad62">10207</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F             HRTIM_EECR3_EE10F_Msk                    </span></div>
<div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafed04f6445997251d27f081caa030922">10208</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_0           (0x1UL &lt;&lt; HRTIM_EECR3_EE10F_Pos)          </span></div>
<div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b1c81e33d4320c6c3407fb225ca345">10209</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_1           (0x2UL &lt;&lt; HRTIM_EECR3_EE10F_Pos)          </span></div>
<div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7450d98ec355eb3b20b8f1a38159590">10210</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_2           (0x4UL &lt;&lt; HRTIM_EECR3_EE10F_Pos)          </span></div>
<div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7608ea628ab0b2f734975037b8b0e8f5">10211</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE10F_3           (0x8UL &lt;&lt; HRTIM_EECR3_EE10F_Pos)          </span></div>
<div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD_Pos         (30U)                                    </span></div>
<div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17207d4ae12dd099459a67bdd00f8e2c">10213</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD_Msk         (0x3UL &lt;&lt; HRTIM_EECR3_EEVSD_Pos)          </span></div>
<div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4370e935444698a79009ae9657addf">10214</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD             HRTIM_EECR3_EEVSD_Msk                    </span></div>
<div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68020fe21a1def29c2898881e22917a">10215</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD_0           (0x1UL &lt;&lt; HRTIM_EECR3_EEVSD_Pos)          </span></div>
<div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a39f6fc33cb46217c37ddc9d94d38d">10216</a></span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EEVSD_1           (0x2UL &lt;&lt; HRTIM_EECR3_EEVSD_Pos)          </span></div>
<div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_ADC1R register  ****************/</span></div>
<div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC1_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a481e46b8fbc6d04995c845c3531089">10220</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC1_Msk        (0x1UL &lt;&lt; HRTIM_ADC1R_AD1MC1_Pos)         </span></div>
<div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e3acfe3230a721195c18133eff4a6d">10221</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC1            HRTIM_ADC1R_AD1MC1_Msk                   </span></div>
<div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC2_Pos        (1U)                                     </span></div>
<div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c6020a393f48b9be7b6a9210de20359">10223</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC2_Msk        (0x1UL &lt;&lt; HRTIM_ADC1R_AD1MC2_Pos)         </span></div>
<div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a877071b10de937b01c81ccead9f72">10224</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC2            HRTIM_ADC1R_AD1MC2_Msk                   </span></div>
<div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC3_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893c04746587bb820b07eed7cbbba0b4">10226</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC3_Msk        (0x1UL &lt;&lt; HRTIM_ADC1R_AD1MC3_Pos)         </span></div>
<div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad191898ade4130d03210720e08efc075">10227</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC3            HRTIM_ADC1R_AD1MC3_Msk                   </span></div>
<div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC4_Pos        (3U)                                     </span></div>
<div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d67d98a61d756a9873d5a3bc9fffd55">10229</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC4_Msk        (0x1UL &lt;&lt; HRTIM_ADC1R_AD1MC4_Pos)         </span></div>
<div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab56dd1d4f5ff67f9c511d50a9233e80">10230</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC4            HRTIM_ADC1R_AD1MC4_Msk                   </span></div>
<div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MPER_Pos       (4U)                                     </span></div>
<div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47a0f4b0116f98bc95f9d5f665f7c5">10232</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MPER_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1MPER_Pos)        </span></div>
<div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d897650aea1b9e65f69111abc34b82">10233</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MPER           HRTIM_ADC1R_AD1MPER_Msk                  </span></div>
<div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV1_Pos       (5U)                                     </span></div>
<div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b37678ce280caba13a70ca8f53665e">10235</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV1_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1EEV1_Pos)        </span></div>
<div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga865ac690ba32579a81d41e34d26a8996">10236</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV1           HRTIM_ADC1R_AD1EEV1_Msk                  </span></div>
<div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV2_Pos       (6U)                                     </span></div>
<div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7689a422b0c2bea4882bb9ad05cf90">10238</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV2_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1EEV2_Pos)        </span></div>
<div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6e78bd4923123b5703ed527fbfbb40c">10239</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV2           HRTIM_ADC1R_AD1EEV2_Msk                  </span></div>
<div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV3_Pos       (7U)                                     </span></div>
<div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga420a24d78c8125be747352b5ed926792">10241</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV3_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1EEV3_Pos)        </span></div>
<div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2394a653274dca649db384df97b3365f">10242</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV3           HRTIM_ADC1R_AD1EEV3_Msk                  </span></div>
<div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV4_Pos       (8U)                                     </span></div>
<div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c904093486ced962a71caf9dfb8ad21">10244</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV4_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1EEV4_Pos)        </span></div>
<div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e6ae1389f65f2af4dd0ae6d4635a125">10245</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV4           HRTIM_ADC1R_AD1EEV4_Msk                  </span></div>
<div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV5_Pos       (9U)                                     </span></div>
<div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f53e411447c988cbca5aae44a7af278">10247</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV5_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1EEV5_Pos)        </span></div>
<div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d71c92e82fc7d6b080b7b70c64ec81">10248</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1EEV5           HRTIM_ADC1R_AD1EEV5_Msk                  </span></div>
<div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC2_Pos       (10U)                                    </span></div>
<div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eab2758611334bc8ad56a7a6d955945">10250</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TAC2_Pos)        </span></div>
<div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf957253a28dbb91933bb0632d95248cb">10251</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC2           HRTIM_ADC1R_AD1TAC2_Msk                  </span></div>
<div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC3_Pos       (11U)                                    </span></div>
<div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404bb6cd1d7316af13902e9667419f22">10253</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TAC3_Pos)        </span></div>
<div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e63c03ec3770388b48e49d71fa9232">10254</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC3           HRTIM_ADC1R_AD1TAC3_Msk                  </span></div>
<div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC4_Pos       (12U)                                    </span></div>
<div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0dfdb21507c68308d3e6e819ae10b1">10256</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TAC4_Pos)        </span></div>
<div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga745e2820e5013129fa772c176cf341e7">10257</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAC4           HRTIM_ADC1R_AD1TAC4_Msk                  </span></div>
<div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAPER_Pos      (13U)                                    </span></div>
<div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba906520aa5f3497c64d19b0f4a58d9">10259</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TAPER_Pos)       </span></div>
<div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5878c992796945e1307d437514915915">10260</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TAPER          HRTIM_ADC1R_AD1TAPER_Msk                 </span></div>
<div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TARST_Pos      (14U)                                    </span></div>
<div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c14576ff634dcb50545d56ace10293">10262</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TARST_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TARST_Pos)       </span></div>
<div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0c7cdc9f9c40072ddb454b9ec54389b">10263</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TARST          HRTIM_ADC1R_AD1TARST_Msk                 </span></div>
<div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC2_Pos       (15U)                                    </span></div>
<div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3034305a2d5a2293dcea61974b3cb3f9">10265</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TBC2_Pos)        </span></div>
<div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ceb94baa4db9fe20fafc9bf49bc93f0">10266</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC2           HRTIM_ADC1R_AD1TBC2_Msk                  </span></div>
<div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC3_Pos       (16U)                                    </span></div>
<div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bff14bab873d80b75fce025f9174ce">10268</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TBC3_Pos)        </span></div>
<div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad239d2215fdb8002136bc5ca327fe91c">10269</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC3           HRTIM_ADC1R_AD1TBC3_Msk                  </span></div>
<div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC4_Pos       (17U)                                    </span></div>
<div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30fd918b15a7eb51008a3935fb92cbb">10271</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TBC4_Pos)        </span></div>
<div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2778b98017ba5afd0c02dce974e3f0">10272</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBC4           HRTIM_ADC1R_AD1TBC4_Msk                  </span></div>
<div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBPER_Pos      (18U)                                    </span></div>
<div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2850336dd44fe0f9c1eead053b4977b6">10274</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TBPER_Pos)       </span></div>
<div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302273f8dafe76886f60b698e05005a5">10275</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBPER          HRTIM_ADC1R_AD1TBPER_Msk                 </span></div>
<div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBRST_Pos      (19U)                                    </span></div>
<div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70668666a602055e52ec4426b830c37d">10277</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBRST_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TBRST_Pos)       </span></div>
<div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4462525e4c4b20d85447bd245b6c0d80">10278</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TBRST          HRTIM_ADC1R_AD1TBRST_Msk                 </span></div>
<div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC2_Pos       (20U)                                    </span></div>
<div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d56fccb46c17b8227a7add37aded30">10280</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TCC2_Pos)        </span></div>
<div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092fe68e18c6528e7b3109b45b5c4844">10281</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC2           HRTIM_ADC1R_AD1TCC2_Msk                  </span></div>
<div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC3_Pos       (21U)                                    </span></div>
<div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad34f78c87d82f4eaad8096700893c459">10283</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TCC3_Pos)        </span></div>
<div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066d92c41b63ca37d6939ac2aea8e33a">10284</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC3           HRTIM_ADC1R_AD1TCC3_Msk                  </span></div>
<div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC4_Pos       (22U)                                    </span></div>
<div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8a16a082e317aefde5538ca3cf06d23">10286</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TCC4_Pos)        </span></div>
<div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8e2da936737dff6c6ad347a7ad0124">10287</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCC4           HRTIM_ADC1R_AD1TCC4_Msk                  </span></div>
<div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCPER_Pos      (23U)                                    </span></div>
<div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e2b528548fb354cbce17af304e5dd8">10289</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TCPER_Pos)       </span></div>
<div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730b1c69c885564c2319b3773e5d6145">10290</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TCPER          HRTIM_ADC1R_AD1TCPER_Msk                 </span></div>
<div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC2_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4a9266a9cc45d4cf272ea10e88d32a">10292</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TDC2_Pos)        </span></div>
<div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6349a861d50cdfdf9f0c17be831c227c">10293</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC2           HRTIM_ADC1R_AD1TDC2_Msk                  </span></div>
<div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC3_Pos       (25U)                                    </span></div>
<div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeef3aab1d820a5a4db483de5579a321">10295</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TDC3_Pos)        </span></div>
<div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2deec2fb2ab4cb8a5dff2f3b470bab1">10296</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC3           HRTIM_ADC1R_AD1TDC3_Msk                  </span></div>
<div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC4_Pos       (26U)                                    </span></div>
<div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e7e660fa27bcc47a23d506d5c66e35">10298</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TDC4_Pos)        </span></div>
<div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cba4bc0baef7aa9295b42de0ed0b76">10299</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDC4           HRTIM_ADC1R_AD1TDC4_Msk                  </span></div>
<div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDPER_Pos      (27U)                                    </span></div>
<div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b336642112fd9ed6fa0620806299b7b">10301</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TDPER_Pos)       </span></div>
<div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a96de1fe58cb142c901bdf35bef51a">10302</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TDPER          HRTIM_ADC1R_AD1TDPER_Msk                 </span></div>
<div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC2_Pos       (28U)                                    </span></div>
<div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8fbd9f5656f263a601fe264107e7712">10304</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TEC2_Pos)        </span></div>
<div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11d18850b2afa2efd547a182eb69c08">10305</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC2           HRTIM_ADC1R_AD1TEC2_Msk                  </span></div>
<div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC3_Pos       (29U)                                    </span></div>
<div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae464cd2632aff80f1cfb74105c55959c">10307</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TEC3_Pos)        </span></div>
<div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a3e772ffa4ca2b0759fa7143de0eaa">10308</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC3           HRTIM_ADC1R_AD1TEC3_Msk                  </span></div>
<div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC4_Pos       (30U)                                    </span></div>
<div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4bd73bad3ffdd4225700a2fe4fc7e6">10310</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TEC4_Pos)        </span></div>
<div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92453b14968463f93dda87bb7098e4">10311</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEC4           HRTIM_ADC1R_AD1TEC4_Msk                  </span></div>
<div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEPER_Pos      (31U)                                    </span></div>
<div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83254aac422844364805af9a0ad95f10">10313</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC1R_AD1TEPER_Pos)       </span></div>
<div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c8635d21bc55a7b48e45a3d457c235">10314</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1TEPER          HRTIM_ADC1R_AD1TEPER_Msk                 </span></div>
<div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_ADC2R register  ****************/</span></div>
<div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC1_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fe83aebd2a55fa2d0bd82fd8bd1e13">10318</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC1_Msk        (0x1UL &lt;&lt; HRTIM_ADC2R_AD2MC1_Pos)         </span></div>
<div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8844e4708bfdb5e1f7f273311ab3243">10319</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC1            HRTIM_ADC2R_AD2MC1_Msk                   </span></div>
<div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC2_Pos        (1U)                                     </span></div>
<div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37597aeaae66c3b25a288ead92b649a8">10321</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC2_Msk        (0x1UL &lt;&lt; HRTIM_ADC2R_AD2MC2_Pos)         </span></div>
<div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3cfe3f770d92a7600fdd4e756c138a5">10322</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC2            HRTIM_ADC2R_AD2MC2_Msk                   </span></div>
<div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC3_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0680de15e5564ad1e1feea04b9c4f002">10324</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC3_Msk        (0x1UL &lt;&lt; HRTIM_ADC2R_AD2MC3_Pos)         </span></div>
<div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316eb9ebfcbb0f5a05a5313f116a230c">10325</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC3            HRTIM_ADC2R_AD2MC3_Msk                   </span></div>
<div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC4_Pos        (3U)                                     </span></div>
<div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2d87f901cc59e797a36701b4daba98">10327</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC4_Msk        (0x1UL &lt;&lt; HRTIM_ADC2R_AD2MC4_Pos)         </span></div>
<div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad050b81f57ce971760f5fcf73fb4297">10328</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC4            HRTIM_ADC2R_AD2MC4_Msk                   </span></div>
<div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MPER_Pos       (4U)                                     </span></div>
<div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98cd581d3a0901d9d2dbd616b9ae7b3">10330</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MPER_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2MPER_Pos)        </span></div>
<div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1063275de441005956313047abae344a">10331</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MPER           HRTIM_ADC2R_AD2MPER_Msk                  </span></div>
<div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV6_Pos       (5U)                                     </span></div>
<div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb5d0b9f9d485ee53f53d4284c161ed">10333</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV6_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2EEV6_Pos)        </span></div>
<div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad11f5b6e8f1abed932bab2807de73107">10334</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV6           HRTIM_ADC2R_AD2EEV6_Msk                  </span></div>
<div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV7_Pos       (6U)                                     </span></div>
<div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f726d3a04f5ff1f51b8efe625ef3e0">10336</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV7_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2EEV7_Pos)        </span></div>
<div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4425c19de46eb25dbb10d0d349b197">10337</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV7           HRTIM_ADC2R_AD2EEV7_Msk                  </span></div>
<div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV8_Pos       (7U)                                     </span></div>
<div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250d857b415dd36124d83133e02e353">10339</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV8_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2EEV8_Pos)        </span></div>
<div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868cc7a4d5d41bb0586a27a9eb734a70">10340</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV8           HRTIM_ADC2R_AD2EEV8_Msk                  </span></div>
<div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV9_Pos       (8U)                                     </span></div>
<div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec22b2ffc29b22aa587613bb3033a193">10342</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV9_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2EEV9_Pos)        </span></div>
<div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd32f9ce4a38353dfca1aa289e378e8">10343</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV9           HRTIM_ADC2R_AD2EEV9_Msk                  </span></div>
<div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV10_Pos      (9U)                                     </span></div>
<div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga307ee183b4affe1f1725b248c39548d0">10345</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV10_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2EEV10_Pos)       </span></div>
<div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8548242667b99dc9c9daeeab657b103">10346</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2EEV10          HRTIM_ADC2R_AD2EEV10_Msk                 </span></div>
<div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC2_Pos       (10U)                                    </span></div>
<div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga806cedc743d91246ec64728f77d5b531">10348</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TAC2_Pos)        </span></div>
<div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee64f4a9021ab4aef5e1fe6af7bf2a4">10349</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC2           HRTIM_ADC2R_AD2TAC2_Msk                  </span></div>
<div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC3_Pos       (11U)                                    </span></div>
<div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad17195e70eae6e9814de273167251f79">10351</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TAC3_Pos)        </span></div>
<div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1dc1280675e47abe1756ddfe34a7d2e">10352</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC3           HRTIM_ADC2R_AD2TAC3_Msk                  </span></div>
<div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC4_Pos       (12U)                                    </span></div>
<div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b33827aa5a79a94ff9b99e02a3cfd0">10354</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TAC4_Pos)        </span></div>
<div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5472310a2983c8fdecaa8013c7b1d036">10355</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAC4           HRTIM_ADC2R_AD2TAC4_Msk                  </span></div>
<div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAPER_Pos      (13U)                                    </span></div>
<div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a5365d29a51b52e91ab81cead26ad">10357</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TAPER_Pos)       </span></div>
<div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc22967a303117db7a73073d9c50ae8e">10358</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TAPER          HRTIM_ADC2R_AD2TAPER_Msk                 </span></div>
<div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC2_Pos       (14U)                                    </span></div>
<div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7d5321e0ee74df6c9cffc0c2449e61">10360</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TBC2_Pos)        </span></div>
<div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2c664a716e0ef78b9c68a3b41384ad">10361</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC2           HRTIM_ADC2R_AD2TBC2_Msk                  </span></div>
<div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC3_Pos       (15U)                                    </span></div>
<div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fffc11123f675be2738b4e32cc1b8eb">10363</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TBC3_Pos)        </span></div>
<div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6868cae0a6779594ea2047d62df4faa">10364</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC3           HRTIM_ADC2R_AD2TBC3_Msk                  </span></div>
<div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC4_Pos       (16U)                                    </span></div>
<div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17563a45689964a6abf632a0f31be3f4">10366</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TBC4_Pos)        </span></div>
<div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac955fce074604d0c90ea1702aeb9ab2b">10367</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBC4           HRTIM_ADC2R_AD2TBC4_Msk                  </span></div>
<div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBPER_Pos      (17U)                                    </span></div>
<div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80356eca793d993c8d8f4b9e62fc665b">10369</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TBPER_Pos)       </span></div>
<div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c0b4f9e61ceff3052d51d607613a7b">10370</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TBPER          HRTIM_ADC2R_AD2TBPER_Msk                 </span></div>
<div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC2_Pos       (18U)                                    </span></div>
<div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472e0cf079fb97c344c1759c3782889d">10372</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TCC2_Pos)        </span></div>
<div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb363b0e60b30e6f852051e7fedd631">10373</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC2           HRTIM_ADC2R_AD2TCC2_Msk                  </span></div>
<div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC3_Pos       (19U)                                    </span></div>
<div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8a5df69cdd2aaea37dc3f0ee2825cb">10375</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TCC3_Pos)        </span></div>
<div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a42bcbef43a0859ff11b6c9a99e7d1">10376</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC3           HRTIM_ADC2R_AD2TCC3_Msk                  </span></div>
<div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC4_Pos       (20U)                                    </span></div>
<div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353d04e99a742c86642a2abb92649cc4">10378</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TCC4_Pos)        </span></div>
<div class="line"><a name="l10379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2defd0c42b79f5ce6aaac396113a84db">10379</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCC4           HRTIM_ADC2R_AD2TCC4_Msk                  </span></div>
<div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCPER_Pos      (21U)                                    </span></div>
<div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae613c1fdd59952d455f59c29745ae922">10381</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TCPER_Pos)       </span></div>
<div class="line"><a name="l10382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e8ee1c6ba01d0a8ebd7dd91e8375037">10382</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCPER          HRTIM_ADC2R_AD2TCPER_Msk                 </span></div>
<div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCRST_Pos      (22U)                                    </span></div>
<div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb53f287ec11147da4f23aa200166af6">10384</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCRST_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TCRST_Pos)       </span></div>
<div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae696a0c65f56b523cc70644014c6c9a6">10385</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TCRST          HRTIM_ADC2R_AD2TCRST_Msk                 </span></div>
<div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC2_Pos       (23U)                                    </span></div>
<div class="line"><a name="l10387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4a8a1e4825e31bbbafa65ce2da11bfe">10387</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TDC2_Pos)        </span></div>
<div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5611974e94a8bc8af06a3eb94e10be38">10388</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC2           HRTIM_ADC2R_AD2TDC2_Msk                  </span></div>
<div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC3_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57eb05612bcf175d955865f0ac8a9f3">10390</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TDC3_Pos)        </span></div>
<div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f57791cb3cd86c5f1ac08f1bf835e3">10391</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC3           HRTIM_ADC2R_AD2TDC3_Msk                  </span></div>
<div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC4_Pos       (25U)                                    </span></div>
<div class="line"><a name="l10393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1080d94ec60dca76a57623880129c6">10393</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TDC4_Pos)        </span></div>
<div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774044cd46e5e2fcb299a7c956339d7">10394</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDC4           HRTIM_ADC2R_AD2TDC4_Msk                  </span></div>
<div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDPER_Pos      (26U)                                    </span></div>
<div class="line"><a name="l10396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905c94f91dbc81b1d020f39442619a15">10396</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TDPER_Pos)       </span></div>
<div class="line"><a name="l10397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc2cb1d13bb630f69aff37b6a96c29a5">10397</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDPER          HRTIM_ADC2R_AD2TDPER_Msk                 </span></div>
<div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDRST_Pos      (27U)                                    </span></div>
<div class="line"><a name="l10399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabba8dbcd7526ffd7e69109ffe78285f9">10399</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDRST_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TDRST_Pos)       </span></div>
<div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga020dfc5283c9642bf45675f8aa424888">10400</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TDRST          HRTIM_ADC2R_AD2TDRST_Msk                 </span></div>
<div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC2_Pos       (28U)                                    </span></div>
<div class="line"><a name="l10402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78272dafd76afb6965971b777c98007">10402</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TEC2_Pos)        </span></div>
<div class="line"><a name="l10403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fcf8954610e304cd99fe0acb50de2dc">10403</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC2           HRTIM_ADC2R_AD2TEC2_Msk                  </span></div>
<div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC3_Pos       (29U)                                    </span></div>
<div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70f205f3c01408b7dbe774f22d79838">10405</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TEC3_Pos)        </span></div>
<div class="line"><a name="l10406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866743095a9b25af486aa620ac56ee1c">10406</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC3           HRTIM_ADC2R_AD2TEC3_Msk                  </span></div>
<div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC4_Pos       (30U)                                    </span></div>
<div class="line"><a name="l10408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa69afdf0f8812ad9ae29c7a894d0241b">10408</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TEC4_Pos)        </span></div>
<div class="line"><a name="l10409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4129322e7494fdf9eb2720772b0ca94">10409</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TEC4           HRTIM_ADC2R_AD2TEC4_Msk                  </span></div>
<div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TERST_Pos      (31U)                                    </span></div>
<div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab365c3f5b61e5b0339a431d1a3baa619">10411</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TERST_Msk      (0x1UL &lt;&lt; HRTIM_ADC2R_AD2TERST_Pos)       </span></div>
<div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a848ab1e99d2893320c56a2f24876f">10412</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2TERST          HRTIM_ADC2R_AD2TERST_Msk                 </span></div>
<div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_ADC3R register  ****************/</span></div>
<div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC1_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8cfdb4113934d6bf899668390183e2">10416</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC1_Msk        (0x1UL &lt;&lt; HRTIM_ADC3R_AD3MC1_Pos)         </span></div>
<div class="line"><a name="l10417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a7a1b3ccb04d67f81b0056ef5c0321">10417</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC1            HRTIM_ADC3R_AD3MC1_Msk                   </span></div>
<div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC2_Pos        (1U)                                     </span></div>
<div class="line"><a name="l10419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d93de004ad93fe5dbe637ae2f12fc">10419</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC2_Msk        (0x1UL &lt;&lt; HRTIM_ADC3R_AD3MC2_Pos)         </span></div>
<div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1046eff9b9db92716d288523fa329496">10420</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC2            HRTIM_ADC3R_AD3MC2_Msk                   </span></div>
<div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC3_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f48b1c83e00e670f8f8a3879511c64">10422</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC3_Msk        (0x1UL &lt;&lt; HRTIM_ADC3R_AD3MC3_Pos)         </span></div>
<div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b98f2e71c06b699cda33555a8900b2c">10423</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC3            HRTIM_ADC3R_AD3MC3_Msk                   </span></div>
<div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC4_Pos        (3U)                                     </span></div>
<div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8ddc71475b064ca7de5829d6102eb1">10425</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC4_Msk        (0x1UL &lt;&lt; HRTIM_ADC3R_AD3MC4_Pos)         </span></div>
<div class="line"><a name="l10426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7030c9a46ca9d29d4f880b479a957a13">10426</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC4            HRTIM_ADC3R_AD3MC4_Msk                   </span></div>
<div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MPER_Pos       (4U)                                     </span></div>
<div class="line"><a name="l10428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6527fc439474202ff86320547a9e69bd">10428</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MPER_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3MPER_Pos)        </span></div>
<div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bef1fee84fe8e35902366936583b61">10429</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MPER           HRTIM_ADC3R_AD3MPER_Msk                  </span></div>
<div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV1_Pos       (5U)                                     </span></div>
<div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbb8eb86d5e05411685939232aa7b9d4">10431</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV1_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3EEV1_Pos)        </span></div>
<div class="line"><a name="l10432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f89142c16c893f6de0d19a8c7c247d">10432</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV1           HRTIM_ADC3R_AD3EEV1_Msk                  </span></div>
<div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV2_Pos       (6U)                                     </span></div>
<div class="line"><a name="l10434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8e4ec1ab417967d4b7a324d289ff5ca">10434</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV2_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3EEV2_Pos)        </span></div>
<div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacebf00bcc52ef8d3054c8d4039efa140">10435</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV2           HRTIM_ADC3R_AD3EEV2_Msk                  </span></div>
<div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV3_Pos       (7U)                                     </span></div>
<div class="line"><a name="l10437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90aeba737d310f3c4c049b616ff05956">10437</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV3_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3EEV3_Pos)        </span></div>
<div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1698cda7646ba7ff8cac8cf3f58488c7">10438</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV3           HRTIM_ADC3R_AD3EEV3_Msk                  </span></div>
<div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV4_Pos       (8U)                                     </span></div>
<div class="line"><a name="l10440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dce97b49a4a8e114b0406e3da7e8e14">10440</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV4_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3EEV4_Pos)        </span></div>
<div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84603b8c1a904561c841bbd210cbdf64">10441</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV4           HRTIM_ADC3R_AD3EEV4_Msk                  </span></div>
<div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV5_Pos       (9U)                                     </span></div>
<div class="line"><a name="l10443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb3f01c61695db42151bb54f31ca4ab5">10443</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV5_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3EEV5_Pos)        </span></div>
<div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1b70f7795954949d3f76b866ab4c7b4">10444</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3EEV5           HRTIM_ADC3R_AD3EEV5_Msk                  </span></div>
<div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC2_Pos       (10U)                                    </span></div>
<div class="line"><a name="l10446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c81904d75bb4e354e30afc3da5dbed">10446</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TAC2_Pos)        </span></div>
<div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe71b4044812b5aa586ca855a7533c7">10447</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC2           HRTIM_ADC3R_AD3TAC2_Msk                  </span></div>
<div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC3_Pos       (11U)                                    </span></div>
<div class="line"><a name="l10449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed112f8bdf9fecb109c7eb08a0447bd5">10449</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TAC3_Pos)        </span></div>
<div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1462dae58abf7d196ae98696ce23cf">10450</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC3           HRTIM_ADC3R_AD3TAC3_Msk                  </span></div>
<div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC4_Pos       (12U)                                    </span></div>
<div class="line"><a name="l10452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79df83743dbd6824601962cad75706ae">10452</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TAC4_Pos)        </span></div>
<div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7faa6d3571993bd5118101e90f4da9c">10453</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAC4           HRTIM_ADC3R_AD3TAC4_Msk                  </span></div>
<div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAPER_Pos      (13U)                                    </span></div>
<div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4a0d3af6b06a3a4c0982f0c97d541d">10455</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TAPER_Pos)       </span></div>
<div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317204c4225d782df326fb7dee5b1ff3">10456</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TAPER          HRTIM_ADC3R_AD3TAPER_Msk                 </span></div>
<div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TARST_Pos      (14U)                                    </span></div>
<div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga787cb8e207afe03d3eee6b82fde9e36f">10458</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TARST_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TARST_Pos)       </span></div>
<div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e36d6755ca3ab1fbd7d72a394db261">10459</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TARST          HRTIM_ADC3R_AD3TARST_Msk                 </span></div>
<div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC2_Pos       (15U)                                    </span></div>
<div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae299e7a934938b278b7c5e93a60cfbe1">10461</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TBC2_Pos)        </span></div>
<div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f445cc55708d2457f10c17f4141ce7">10462</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC2           HRTIM_ADC3R_AD3TBC2_Msk                  </span></div>
<div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC3_Pos       (16U)                                    </span></div>
<div class="line"><a name="l10464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae984e69688e49487bd7c640a5b5e2411">10464</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TBC3_Pos)        </span></div>
<div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d18d26c20ac462ecff89368faa13ee">10465</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC3           HRTIM_ADC3R_AD3TBC3_Msk                  </span></div>
<div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC4_Pos       (17U)                                    </span></div>
<div class="line"><a name="l10467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d11c4a9857cb5787f52206cf0f5e18">10467</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TBC4_Pos)        </span></div>
<div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad363f357f07041ea43929e8221854a25">10468</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBC4           HRTIM_ADC3R_AD3TBC4_Msk                  </span></div>
<div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBPER_Pos      (18U)                                    </span></div>
<div class="line"><a name="l10470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7938d96b8e38241c4b2659c57ef11f3">10470</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TBPER_Pos)       </span></div>
<div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b1aab723fe8c9ea9afe36a9bcf85e1e">10471</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBPER          HRTIM_ADC3R_AD3TBPER_Msk                 </span></div>
<div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBRST_Pos      (19U)                                    </span></div>
<div class="line"><a name="l10473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc3546b1f71649bd76298af623e752c">10473</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBRST_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TBRST_Pos)       </span></div>
<div class="line"><a name="l10474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6cb3299146d9335dc63685481c24c30">10474</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TBRST          HRTIM_ADC3R_AD3TBRST_Msk                 </span></div>
<div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC2_Pos       (20U)                                    </span></div>
<div class="line"><a name="l10476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3dbbb468526e8c19f65e4283bf3ee8a">10476</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TCC2_Pos)        </span></div>
<div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9096174fc56fb6e74c037f77421236b">10477</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC2           HRTIM_ADC3R_AD3TCC2_Msk                  </span></div>
<div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC3_Pos       (21U)                                    </span></div>
<div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac492fd8809f499522f4ad82ca97c774e">10479</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TCC3_Pos)        </span></div>
<div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f19fe6c31e427c79a41c135e64de81">10480</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC3           HRTIM_ADC3R_AD3TCC3_Msk                  </span></div>
<div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC4_Pos       (22U)                                    </span></div>
<div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e09fe730c996e630a702c6c5c2b212e">10482</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TCC4_Pos)        </span></div>
<div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc12aa49324bf215d669752f0565411">10483</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCC4           HRTIM_ADC3R_AD3TCC4_Msk                  </span></div>
<div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCPER_Pos      (23U)                                    </span></div>
<div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fac0f5ef104f306ca248f6485cf955c">10485</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TCPER_Pos)       </span></div>
<div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e3bb582a75aeb8f2a2730d07931c7a">10486</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TCPER          HRTIM_ADC3R_AD3TCPER_Msk                 </span></div>
<div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC2_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704c96fe8ea6b3f0846d7e8ad7aab4ea">10488</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TDC2_Pos)        </span></div>
<div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4509ba77b91417a2d5600255724933">10489</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC2           HRTIM_ADC3R_AD3TDC2_Msk                  </span></div>
<div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC3_Pos       (25U)                                    </span></div>
<div class="line"><a name="l10491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee24046696f6c97ddd92ed471b222f9c">10491</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TDC3_Pos)        </span></div>
<div class="line"><a name="l10492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fafe668b9ec952f0ced522959a0508f">10492</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC3           HRTIM_ADC3R_AD3TDC3_Msk                  </span></div>
<div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC4_Pos       (26U)                                    </span></div>
<div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab644543cd5d363e7c1c38fb50404e2d7">10494</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TDC4_Pos)        </span></div>
<div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed87ff24cf7eb466f8862e1edb1a65">10495</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDC4           HRTIM_ADC3R_AD3TDC4_Msk                  </span></div>
<div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDPER_Pos      (27U)                                    </span></div>
<div class="line"><a name="l10497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca30d016ab1aaad441982a0370215fd0">10497</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TDPER_Pos)       </span></div>
<div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26cc2b8785c0717cd7307a31354dab3">10498</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TDPER          HRTIM_ADC3R_AD3TDPER_Msk                 </span></div>
<div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC2_Pos       (28U)                                    </span></div>
<div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed67f0f1517eecb1026f434e14c07a59">10500</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TEC2_Pos)        </span></div>
<div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0950cdc860d6c1431078f6e918d785c1">10501</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC2           HRTIM_ADC3R_AD3TEC2_Msk                  </span></div>
<div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC3_Pos       (29U)                                    </span></div>
<div class="line"><a name="l10503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdf5d8ec0f09ff2510cc9eb2cfc69d27">10503</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TEC3_Pos)        </span></div>
<div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5928a3820433db616cc1fc11a6ff3d3b">10504</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC3           HRTIM_ADC3R_AD3TEC3_Msk                  </span></div>
<div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC4_Pos       (30U)                                    </span></div>
<div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4efe679a54f626ac8d00222de6b4b192">10506</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TEC4_Pos)        </span></div>
<div class="line"><a name="l10507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565a1469a3e3d3c8947b85052d2940fb">10507</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEC4           HRTIM_ADC3R_AD3TEC4_Msk                  </span></div>
<div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEPER_Pos      (31U)                                    </span></div>
<div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e7baace2ae0d90b1787f8479bfff38">10509</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC3R_AD3TEPER_Pos)       </span></div>
<div class="line"><a name="l10510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda25152072603834d85137fcd97e29f">10510</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3TEPER          HRTIM_ADC3R_AD3TEPER_Msk                 </span></div>
<div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_ADC4R register  ****************/</span></div>
<div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC1_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b0248afce24ea1e51d2968289e7276">10514</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC1_Msk        (0x1UL &lt;&lt; HRTIM_ADC4R_AD4MC1_Pos)         </span></div>
<div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb55095d7cb0f73430cff70b8466134b">10515</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC1            HRTIM_ADC4R_AD4MC1_Msk                   </span></div>
<div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC2_Pos        (1U)                                     </span></div>
<div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf80cdbe525cd2bd4f3324e9b88190a6">10517</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC2_Msk        (0x1UL &lt;&lt; HRTIM_ADC4R_AD4MC2_Pos)         </span></div>
<div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d3d580996d3129500630561f170ee5">10518</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC2            HRTIM_ADC4R_AD4MC2_Msk                   </span></div>
<div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC3_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7a037edf5c4493bbdad079c8f47af6">10520</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC3_Msk        (0x1UL &lt;&lt; HRTIM_ADC4R_AD4MC3_Pos)         </span></div>
<div class="line"><a name="l10521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fcaa500a3794a6ed094a68f32f67b1">10521</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC3            HRTIM_ADC4R_AD4MC3_Msk                   </span></div>
<div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC4_Pos        (3U)                                     </span></div>
<div class="line"><a name="l10523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9cf6fb2097c29ea0bd083703c9bd14">10523</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC4_Msk        (0x1UL &lt;&lt; HRTIM_ADC4R_AD4MC4_Pos)         </span></div>
<div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533cdc4d0f5efe48f3f10f7c33b17fb0">10524</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC4            HRTIM_ADC4R_AD4MC4_Msk                   </span></div>
<div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MPER_Pos       (4U)                                     </span></div>
<div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf621941fe17855a7004231858f529ca2">10526</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MPER_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4MPER_Pos)        </span></div>
<div class="line"><a name="l10527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2abf8a05e0aa43189e7936fe80840da3">10527</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MPER           HRTIM_ADC4R_AD4MPER_Msk                  </span></div>
<div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV6_Pos       (5U)                                     </span></div>
<div class="line"><a name="l10529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad350c757922f5d2b74ad81f31b43a055">10529</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV6_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4EEV6_Pos)        </span></div>
<div class="line"><a name="l10530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cbe97623ca1b6571945f8b99b982cb">10530</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV6           HRTIM_ADC4R_AD4EEV6_Msk                  </span></div>
<div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV7_Pos       (6U)                                     </span></div>
<div class="line"><a name="l10532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5fd7c861f57d09ebfaa66b08c2677d9">10532</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV7_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4EEV7_Pos)        </span></div>
<div class="line"><a name="l10533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936846f944538c7754084573d58874">10533</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV7           HRTIM_ADC4R_AD4EEV7_Msk                  </span></div>
<div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV8_Pos       (7U)                                     </span></div>
<div class="line"><a name="l10535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d494fef88f531e652f6911aed74173">10535</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV8_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4EEV8_Pos)        </span></div>
<div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0437c4951a1e6224ef56526c06334e2a">10536</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV8           HRTIM_ADC4R_AD4EEV8_Msk                  </span></div>
<div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV9_Pos       (8U)                                     </span></div>
<div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50e92fd3fa6fa5f343f05ad4af7b7f8">10538</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV9_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4EEV9_Pos)        </span></div>
<div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c40aa486e44242503d186fc3e71a2d">10539</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV9           HRTIM_ADC4R_AD4EEV9_Msk                  </span></div>
<div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV10_Pos      (9U)                                     </span></div>
<div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b5d33319911940cde08f5b4363112a">10541</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV10_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4EEV10_Pos)       </span></div>
<div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e0bbc4fb158dec5259f3041234ab44">10542</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4EEV10          HRTIM_ADC4R_AD4EEV10_Msk                 </span></div>
<div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC2_Pos       (10U)                                    </span></div>
<div class="line"><a name="l10544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8bc7bfb7294573e4c6a08f9ee17001">10544</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TAC2_Pos)        </span></div>
<div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac377cede195107613e2d6df776a447b">10545</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC2           HRTIM_ADC4R_AD4TAC2_Msk                  </span></div>
<div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC3_Pos       (11U)                                    </span></div>
<div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2e76dd253a3f1d6ac10fffd630bb61">10547</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TAC3_Pos)        </span></div>
<div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d2e130c878a43ee558e3be6693c87e">10548</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC3           HRTIM_ADC4R_AD4TAC3_Msk                  </span></div>
<div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC4_Pos       (12U)                                    </span></div>
<div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47353dfdba86b53f1b332554c3281e09">10550</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TAC4_Pos)        </span></div>
<div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbe0382b00dbfa9f065ce41b1cec24ec">10551</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAC4           HRTIM_ADC4R_AD4TAC4_Msk                  </span></div>
<div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAPER_Pos      (13U)                                    </span></div>
<div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62c2fb813ab8b461ce1178034289a81">10553</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TAPER_Pos)       </span></div>
<div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1a24d7b0661184962e8cfe823e0f37">10554</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TAPER          HRTIM_ADC4R_AD4TAPER_Msk                 </span></div>
<div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC2_Pos       (14U)                                    </span></div>
<div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a23ea0b69543d68ec440bdc89012ad">10556</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TBC2_Pos)        </span></div>
<div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada193a2d855e35d941e84f9c59c2d11c">10557</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC2           HRTIM_ADC4R_AD4TBC2_Msk                  </span></div>
<div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC3_Pos       (15U)                                    </span></div>
<div class="line"><a name="l10559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5890b69d08594ec47cbd2decfe48c673">10559</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TBC3_Pos)        </span></div>
<div class="line"><a name="l10560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f0819d1df5ba0b765fa61db993e006">10560</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC3           HRTIM_ADC4R_AD4TBC3_Msk                  </span></div>
<div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC4_Pos       (16U)                                    </span></div>
<div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef08d678926df3cf2901df0f536f1690">10562</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TBC4_Pos)        </span></div>
<div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7562041344e2026d9584cc83d1cfb680">10563</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBC4           HRTIM_ADC4R_AD4TBC4_Msk                  </span></div>
<div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBPER_Pos      (17U)                                    </span></div>
<div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f08d7e13b8307e8eaa29c3b2e507141">10565</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TBPER_Pos)       </span></div>
<div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1550654905da427807e7d3024ca46c4">10566</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TBPER          HRTIM_ADC4R_AD4TBPER_Msk                 </span></div>
<div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC2_Pos       (18U)                                    </span></div>
<div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68e776fc82277dd1ae73b9b71635e472">10568</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TCC2_Pos)        </span></div>
<div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd28600f01eef29b0e4cd90a690f209e">10569</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC2           HRTIM_ADC4R_AD4TCC2_Msk                  </span></div>
<div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC3_Pos       (19U)                                    </span></div>
<div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61a96f1cbb66844c054f9acfd495b5fb">10571</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TCC3_Pos)        </span></div>
<div class="line"><a name="l10572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab1f1c71c514c15301c76b74563ea4c">10572</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC3           HRTIM_ADC4R_AD4TCC3_Msk                  </span></div>
<div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC4_Pos       (20U)                                    </span></div>
<div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890dfe668b163984906bd2135955ee9c">10574</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TCC4_Pos)        </span></div>
<div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51dcd4502a4022b33dbbcc36da21e364">10575</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCC4           HRTIM_ADC4R_AD4TCC4_Msk                  </span></div>
<div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCPER_Pos      (21U)                                    </span></div>
<div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33a748c4c3388bda3eb6a1386804172">10577</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TCPER_Pos)       </span></div>
<div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8baf43f22f1cfb26f0573a81acd1c76e">10578</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCPER          HRTIM_ADC4R_AD4TCPER_Msk                 </span></div>
<div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCRST_Pos      (22U)                                    </span></div>
<div class="line"><a name="l10580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675203490e8cbe21cc2dac1bbb0728d8">10580</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCRST_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TCRST_Pos)       </span></div>
<div class="line"><a name="l10581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d49b0e9291d91e216b28855ec473d">10581</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TCRST          HRTIM_ADC4R_AD4TCRST_Msk                 </span></div>
<div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC2_Pos       (23U)                                    </span></div>
<div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70f1ebd452ca14a2cfffa04c0b0fba1">10583</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TDC2_Pos)        </span></div>
<div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2879eed34032363d14c19c2ede4076b">10584</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC2           HRTIM_ADC4R_AD4TDC2_Msk                  </span></div>
<div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC3_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136751109f900f7a8f97d064e3124a95">10586</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TDC3_Pos)        </span></div>
<div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a98437be430f69093cfde93636d10a">10587</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC3           HRTIM_ADC4R_AD4TDC3_Msk                  </span></div>
<div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC4_Pos       (25U)                                    </span></div>
<div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1cfc0aa39ca2277b6b3c51a56f2674">10589</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TDC4_Pos)        </span></div>
<div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ebdf69358691c0bc3401baece125924">10590</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDC4           HRTIM_ADC4R_AD4TDC4_Msk                  </span></div>
<div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDPER_Pos      (26U)                                    </span></div>
<div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543612b50ed2adb51af089abd9d0b58e">10592</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDPER_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TDPER_Pos)       </span></div>
<div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f0be80e08329bf8fa3436a60a650ff">10593</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDPER          HRTIM_ADC4R_AD4TDPER_Msk                 </span></div>
<div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDRST_Pos      (27U)                                    </span></div>
<div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3643d0d0b6800c2054bc47194fa72288">10595</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDRST_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TDRST_Pos)       </span></div>
<div class="line"><a name="l10596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06a444f9e86d8e95d847f8748c7879a">10596</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TDRST          HRTIM_ADC4R_AD4TDRST_Msk                 </span></div>
<div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC2_Pos       (28U)                                    </span></div>
<div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a55ac667d99338a1c9d27b3e3b9452">10598</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC2_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TEC2_Pos)        </span></div>
<div class="line"><a name="l10599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8507a97e94ec14e1b7675f10e8af8240">10599</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC2           HRTIM_ADC4R_AD4TEC2_Msk                  </span></div>
<div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC3_Pos       (29U)                                    </span></div>
<div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6737acc978df074bc1a5ef845c5b056">10601</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC3_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TEC3_Pos)        </span></div>
<div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3967f0b72b7469140c0e08c56efec2">10602</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC3           HRTIM_ADC4R_AD4TEC3_Msk                  </span></div>
<div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC4_Pos       (30U)                                    </span></div>
<div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga589fd6019f69b1eecfffd0293d4c57cc">10604</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC4_Msk       (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TEC4_Pos)        </span></div>
<div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ced03ad24bd1dcaa3d905e23ec0e97a">10605</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TEC4           HRTIM_ADC4R_AD4TEC4_Msk                  </span></div>
<div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TERST_Pos      (31U)                                    </span></div>
<div class="line"><a name="l10607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02c33277c3859ee9e43fd8115535135">10607</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TERST_Msk      (0x1UL &lt;&lt; HRTIM_ADC4R_AD4TERST_Pos)       </span></div>
<div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427cb47655c0439c33489c51435df58c">10608</a></span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4TERST          HRTIM_ADC4R_AD4TERST_Msk                 </span></div>
<div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_DLLCR register  ****************/</span></div>
<div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CAL_Pos           (0U)                                     </span></div>
<div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab81a2c2e91b77388fef0d8429c59e0b1">10612</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CAL_Msk           (0x1UL &lt;&lt; HRTIM_DLLCR_CAL_Pos)            </span></div>
<div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562120ec31448d9e9b437fcb58e3915">10613</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CAL               HRTIM_DLLCR_CAL_Msk                      </span></div>
<div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALEN_Pos         (1U)                                     </span></div>
<div class="line"><a name="l10615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75d699ab7d39ac3113d4276f3b67f3d3">10615</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALEN_Msk         (0x1UL &lt;&lt; HRTIM_DLLCR_CALEN_Pos)          </span></div>
<div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607ac54119ee83f95c5d3fb1c1342265">10616</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALEN             HRTIM_DLLCR_CALEN_Msk                    </span></div>
<div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8e1fcd9424fc78a53580ea48e3da8e">10618</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE_Msk        (0x3UL &lt;&lt; HRTIM_DLLCR_CALRTE_Pos)         </span></div>
<div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e1123d5b8de847963d3f2d575c8284">10619</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE            HRTIM_DLLCR_CALRTE_Msk                   </span></div>
<div class="line"><a name="l10620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f68fa670e9041990256f84f577371ed">10620</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE_0          (0x1UL &lt;&lt; HRTIM_DLLCR_CALRTE_Pos)         </span></div>
<div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4092e27fc934bcb50416b7100b1da334">10621</a></span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CALRTE_1          (0x2UL &lt;&lt; HRTIM_DLLCR_CALRTE_Pos)         </span></div>
<div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_FLTINR1 register  ***************/</span>  </div>
<div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1E_Pos       (0U)                                     </span></div>
<div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c6e507864048619cf7695130852a8c">10625</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1E_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT1E_Pos)        </span></div>
<div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2b4e20e054335179b16cabdb9b7a9df">10626</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1E           HRTIM_FLTINR1_FLT1E_Msk                  </span></div>
<div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1P_Pos       (1U)                                     </span></div>
<div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980a3d371b830534d66b1b30a0a64bc3">10628</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1P_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT1P_Pos)        </span></div>
<div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0568f610aa1e087aef21516a1a19d840">10629</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1P           HRTIM_FLTINR1_FLT1P_Msk                  </span></div>
<div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1SRC_Pos     (2U)                                     </span></div>
<div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e050da2c168ba5335b2c8cbd5f4a2d3">10631</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1SRC_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT1SRC_Pos)      </span></div>
<div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c02999f9b00f9cc71d6b43792dd7ca">10632</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1SRC         HRTIM_FLTINR1_FLT1SRC_Msk                </span></div>
<div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_Pos       (3U)                                     </span></div>
<div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae80db20c5aa0f747213361e427016303">10634</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_Msk       (0xFUL &lt;&lt; HRTIM_FLTINR1_FLT1F_Pos)        </span></div>
<div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795a24c550efc4742d4d8efdb4d98982">10635</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F           HRTIM_FLTINR1_FLT1F_Msk                  </span></div>
<div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c53d7e30e583920978a5c8d8262274">10636</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_0         (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT1F_Pos)        </span></div>
<div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c071962c0ec7be08d282c3e470a1975">10637</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_1         (0x2UL &lt;&lt; HRTIM_FLTINR1_FLT1F_Pos)        </span></div>
<div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3434967a639fbd428d683ea6c3b74a">10638</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_2         (0x4UL &lt;&lt; HRTIM_FLTINR1_FLT1F_Pos)        </span></div>
<div class="line"><a name="l10639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cfbd3efc60a50a1c2bcde6b01db4c0">10639</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_3         (0x8UL &lt;&lt; HRTIM_FLTINR1_FLT1F_Pos)        </span></div>
<div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1LCK_Pos     (7U)                                     </span></div>
<div class="line"><a name="l10641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga068daa0bb1f3152d515369388b38c736">10641</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1LCK_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT1LCK_Pos)      </span></div>
<div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76c7dabe65286e63e988b68a0bfd04e3">10642</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1LCK         HRTIM_FLTINR1_FLT1LCK_Msk                </span></div>
<div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2E_Pos       (8U)                                     </span></div>
<div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd6993ce8dca9dc39ca4386833e605">10645</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2E_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT2E_Pos)        </span></div>
<div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7548ca50ac52006376e9fea8d2099ed">10646</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2E           HRTIM_FLTINR1_FLT2E_Msk                  </span></div>
<div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2P_Pos       (9U)                                     </span></div>
<div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ad376e3f23b2fd8bf76f42dab6cdeb">10648</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2P_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT2P_Pos)        </span></div>
<div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54bc62d788bfdd5678d4decdb7be0ac4">10649</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2P           HRTIM_FLTINR1_FLT2P_Msk                  </span></div>
<div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2SRC_Pos     (10U)                                    </span></div>
<div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a2053aba4f39a690d4bfdb412e87148">10651</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2SRC_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT2SRC_Pos)      </span></div>
<div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db5bfbc929af0d4a0ffc0b2b9af88d4">10652</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2SRC         HRTIM_FLTINR1_FLT2SRC_Msk                </span></div>
<div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_Pos       (11U)                                    </span></div>
<div class="line"><a name="l10654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380431c9e762e94ad03a63ecf845c7c0">10654</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_Msk       (0xFUL &lt;&lt; HRTIM_FLTINR1_FLT2F_Pos)        </span></div>
<div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b21fca279eb66921640224364564cad">10655</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F           HRTIM_FLTINR1_FLT2F_Msk                  </span></div>
<div class="line"><a name="l10656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21df53239c1dc4fc38be79d9ed424ff3">10656</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_0         (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT2F_Pos)        </span></div>
<div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f860ed02e7cf4910d337180e5f00ca">10657</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_1         (0x2UL &lt;&lt; HRTIM_FLTINR1_FLT2F_Pos)        </span></div>
<div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403866e9ff423e7cca9b3862817991eb">10658</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_2         (0x4UL &lt;&lt; HRTIM_FLTINR1_FLT2F_Pos)        </span></div>
<div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82e2240c0e59a01e0bb0ff1c1e72d9">10659</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_3         (0x8UL &lt;&lt; HRTIM_FLTINR1_FLT2F_Pos)        </span></div>
<div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2LCK_Pos     (15U)                                    </span></div>
<div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga115a46dc0989432d64fcd8af8f017efe">10661</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2LCK_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT2LCK_Pos)      </span></div>
<div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4a7fa7d4f7b9a45ad6c6b6961f7966">10662</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT2LCK         HRTIM_FLTINR1_FLT2LCK_Msk                </span></div>
<div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3E_Pos       (16U)                                    </span></div>
<div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdf32817edf52bdc36e8c340703c265a">10665</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3E_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT3E_Pos)        </span></div>
<div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78aaac8f437a6b7b70c4eb65ce159958">10666</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3E           HRTIM_FLTINR1_FLT3E_Msk                  </span></div>
<div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3P_Pos       (17U)                                    </span></div>
<div class="line"><a name="l10668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad08666e865398822507911b92e8b2409">10668</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3P_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT3P_Pos)        </span></div>
<div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce2558a9770eb83e9a4167b6862d333">10669</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3P           HRTIM_FLTINR1_FLT3P_Msk                  </span></div>
<div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3SRC_Pos     (18U)                                    </span></div>
<div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c0ae08987db2fdbbeb82e034a6c18f">10671</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3SRC_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT3SRC_Pos)      </span></div>
<div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e4e4e88b82f7d9e4c8393c8c3163f3">10672</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3SRC         HRTIM_FLTINR1_FLT3SRC_Msk                </span></div>
<div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_Pos       (19U)                                    </span></div>
<div class="line"><a name="l10674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9060dba17c059a6c39b4b180d72fa312">10674</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_Msk       (0xFUL &lt;&lt; HRTIM_FLTINR1_FLT3F_Pos)        </span></div>
<div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a46bb0e81c9e4e581c88bbd7330997">10675</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F           HRTIM_FLTINR1_FLT3F_Msk                  </span></div>
<div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7f2842b983b6df1f6a499de1cff94c2">10676</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_0         (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT3F_Pos)        </span></div>
<div class="line"><a name="l10677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cf347059028efa2685f6675a8327d55">10677</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_1         (0x2UL &lt;&lt; HRTIM_FLTINR1_FLT3F_Pos)        </span></div>
<div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad397cf6ddf4a1f9085881cd5c7850e90">10678</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_2         (0x4UL &lt;&lt; HRTIM_FLTINR1_FLT3F_Pos)        </span></div>
<div class="line"><a name="l10679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7978eadba89e2c756466d6c848b5a17">10679</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_3         (0x8UL &lt;&lt; HRTIM_FLTINR1_FLT3F_Pos)        </span></div>
<div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3LCK_Pos     (23U)                                    </span></div>
<div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd7ca89b20c8ef92a38268bfe92edff1">10681</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3LCK_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT3LCK_Pos)      </span></div>
<div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2940e0190940fbe7e0bf2da07756e0f">10682</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT3LCK         HRTIM_FLTINR1_FLT3LCK_Msk                </span></div>
<div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4E_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ded7748b5eac0d6a25c2dedbed5d0b2">10685</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4E_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT4E_Pos)        </span></div>
<div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51fe9ade8bcee3597b7d15d7157f2df5">10686</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4E           HRTIM_FLTINR1_FLT4E_Msk                  </span></div>
<div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4P_Pos       (25U)                                    </span></div>
<div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f168f91fbfa4769714fe7bdfd92682">10688</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4P_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT4P_Pos)        </span></div>
<div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232057f2f1395334fb8fc6f2105ff346">10689</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4P           HRTIM_FLTINR1_FLT4P_Msk                  </span></div>
<div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4SRC_Pos     (26U)                                    </span></div>
<div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f84484e35f50e8c24daf709042a7b7">10691</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4SRC_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT4SRC_Pos)      </span></div>
<div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e590e3b51da792caa4a267ec9701944">10692</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4SRC         HRTIM_FLTINR1_FLT4SRC_Msk                </span></div>
<div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_Pos       (27U)                                    </span></div>
<div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16581041793fe1751b751320ad76f73">10694</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_Msk       (0xFUL &lt;&lt; HRTIM_FLTINR1_FLT4F_Pos)        </span></div>
<div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9a831c2de0407ab9b1c5d71a4af578">10695</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F           HRTIM_FLTINR1_FLT4F_Msk                  </span></div>
<div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b047e71b21d5efd3173aa756355c1d">10696</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_0         (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT4F_Pos)        </span></div>
<div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb5ca70669bf6eb9bd57e960dd9cde5c">10697</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_1         (0x2UL &lt;&lt; HRTIM_FLTINR1_FLT4F_Pos)        </span></div>
<div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42802a1b69b7e1744d92d7766740dccf">10698</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_2         (0x4UL &lt;&lt; HRTIM_FLTINR1_FLT4F_Pos)        </span></div>
<div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57bc000a200c253980eace4a46f8041d">10699</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_3         (0x8UL &lt;&lt; HRTIM_FLTINR1_FLT4F_Pos)        </span></div>
<div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4LCK_Pos     (31U)                                    </span></div>
<div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ed24533d8ab2fc1b581f3d418cbc9b">10701</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4LCK_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR1_FLT4LCK_Pos)      </span></div>
<div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fc85b76454d6898b67b1c5e1c1631f">10702</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT4LCK         HRTIM_FLTINR1_FLT4LCK_Msk                </span></div>
<div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_FLTINR2 register  ***************/</span>  </div>
<div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5E_Pos       (0U)                                     </span></div>
<div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d3478fa7bf6c821c0c78515e9232ba">10706</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5E_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR2_FLT5E_Pos)        </span></div>
<div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765a8cd7eede584ee6ef7206d1026767">10707</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5E           HRTIM_FLTINR2_FLT5E_Msk                  </span></div>
<div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5P_Pos       (1U)                                     </span></div>
<div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d079114ebae64d3add66cabd129be89">10709</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5P_Msk       (0x1UL &lt;&lt; HRTIM_FLTINR2_FLT5P_Pos)        </span></div>
<div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eae5bca35cb1465eacb0da2ac18ae05">10710</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5P           HRTIM_FLTINR2_FLT5P_Msk                  </span></div>
<div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5SRC_Pos     (2U)                                     </span></div>
<div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036c875ffd0eebd37ddeeee816bac8af">10712</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5SRC_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR2_FLT5SRC_Pos)      </span></div>
<div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71882d52fcc01c45b5ac123b8745f8d1">10713</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5SRC         HRTIM_FLTINR2_FLT5SRC_Msk                </span></div>
<div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_Pos       (3U)                                     </span></div>
<div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga522903e7c2977a2a723f5cf921251e43">10715</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_Msk       (0xFUL &lt;&lt; HRTIM_FLTINR2_FLT5F_Pos)        </span></div>
<div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f34fae821cebb9d3d4264566eebe0e">10716</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F           HRTIM_FLTINR2_FLT5F_Msk                  </span></div>
<div class="line"><a name="l10717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b7b4116ccfd2f50474cae42ab71ebe">10717</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_0         (0x1UL &lt;&lt; HRTIM_FLTINR2_FLT5F_Pos)        </span></div>
<div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fa82a49d7863eac55597c08955db12">10718</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_1         (0x2UL &lt;&lt; HRTIM_FLTINR2_FLT5F_Pos)        </span></div>
<div class="line"><a name="l10719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga221afd424c1fbabe59992439ad30ce18">10719</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_2         (0x4UL &lt;&lt; HRTIM_FLTINR2_FLT5F_Pos)        </span></div>
<div class="line"><a name="l10720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b29848b4d15d76b86f4b83eaf2bc94">10720</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_3         (0x8UL &lt;&lt; HRTIM_FLTINR2_FLT5F_Pos)        </span></div>
<div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5LCK_Pos     (7U)                                     </span></div>
<div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cf341ef30ab2ef1b6e998629e0f56a">10722</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5LCK_Msk     (0x1UL &lt;&lt; HRTIM_FLTINR2_FLT5LCK_Pos)      </span></div>
<div class="line"><a name="l10723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae886ffb8f49642eedff0156169fb4144">10723</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5LCK         HRTIM_FLTINR2_FLT5LCK_Msk                </span></div>
<div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_Pos       (24U)                                    </span></div>
<div class="line"><a name="l10725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ce4afee7651a2220857cf9f1c3f505">10725</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_Msk       (0x3UL &lt;&lt; HRTIM_FLTINR2_FLTSD_Pos)        </span></div>
<div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12da5ffaac30c1449c18ba3aa215e053">10726</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD           HRTIM_FLTINR2_FLTSD_Msk                  </span></div>
<div class="line"><a name="l10727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107b92044f0173c6c54c68e266354531">10727</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_0         (0x1UL &lt;&lt; HRTIM_FLTINR2_FLTSD_Pos)        </span></div>
<div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e6474366da2df9bdaf359af264b3eb">10728</a></span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_1         (0x2UL &lt;&lt; HRTIM_FLTINR2_FLTSD_Pos)        </span></div>
<div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_BDMUPR register  ***************/</span>  </div>
<div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCR_Pos          (0U)                                     </span></div>
<div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca13e2ceb7481a868abb298e5aa2519c">10732</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCR_Msk          (0x1UL &lt;&lt; HRTIM_BDMUPR_MCR_Pos)           </span></div>
<div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbb72c1250770e62ad8b67c68414fec">10733</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCR              HRTIM_BDMUPR_MCR_Msk                     </span></div>
<div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MICR_Pos         (1U)                                     </span></div>
<div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44478ab2a3b9f479aed471344d171f3">10735</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MICR_Msk         (0x1UL &lt;&lt; HRTIM_BDMUPR_MICR_Pos)          </span></div>
<div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c4a52eb913b74c92f9a65f361cf4dd">10736</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MICR             HRTIM_BDMUPR_MICR_Msk                    </span></div>
<div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MDIER_Pos        (2U)                                     </span></div>
<div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95080102f07c742acb310882c42982f1">10738</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MDIER_Msk        (0x1UL &lt;&lt; HRTIM_BDMUPR_MDIER_Pos)         </span></div>
<div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512625ca7606b0f8b786e0a1ec2f7776">10739</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MDIER            HRTIM_BDMUPR_MDIER_Msk                   </span></div>
<div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCNT_Pos         (3U)                                     </span></div>
<div class="line"><a name="l10741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2dc3dd883a6db94a5123b424a45c29">10741</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCNT_Msk         (0x1UL &lt;&lt; HRTIM_BDMUPR_MCNT_Pos)          </span></div>
<div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7064acacbd23c122a68a16aa712607e">10742</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCNT             HRTIM_BDMUPR_MCNT_Msk                    </span></div>
<div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MPER_Pos         (4U)                                     </span></div>
<div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc298bc1c75b9b7940a8da581b28d00">10744</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MPER_Msk         (0x1UL &lt;&lt; HRTIM_BDMUPR_MPER_Pos)          </span></div>
<div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5aff7517e6070a8ddd9ccf4cae8014">10745</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MPER             HRTIM_BDMUPR_MPER_Msk                    </span></div>
<div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MREP_Pos         (5U)                                     </span></div>
<div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6617b9ae3317537c77ab334eed01658">10747</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MREP_Msk         (0x1UL &lt;&lt; HRTIM_BDMUPR_MREP_Pos)          </span></div>
<div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb9903715127be46ec5ebb8c26db62">10748</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MREP             HRTIM_BDMUPR_MREP_Msk                    </span></div>
<div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP1_Pos        (6U)                                     </span></div>
<div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741ad32edf0ae44e00fdd990c50a3a7b">10750</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP1_Msk        (0x1UL &lt;&lt; HRTIM_BDMUPR_MCMP1_Pos)         </span></div>
<div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f9549846d6a5e6805418116e004f54">10751</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP1            HRTIM_BDMUPR_MCMP1_Msk                   </span></div>
<div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP2_Pos        (7U)                                     </span></div>
<div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9ae9255e1c5f74fe11e2f60d0670e">10753</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP2_Msk        (0x1UL &lt;&lt; HRTIM_BDMUPR_MCMP2_Pos)         </span></div>
<div class="line"><a name="l10754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbfc2074a6133b617f30c1617aa78ed">10754</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP2            HRTIM_BDMUPR_MCMP2_Msk                   </span></div>
<div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP3_Pos        (8U)                                     </span></div>
<div class="line"><a name="l10756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa00bfa084d9e812a422a4dd0c7e99c">10756</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP3_Msk        (0x1UL &lt;&lt; HRTIM_BDMUPR_MCMP3_Pos)         </span></div>
<div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab927aa462658c49c07d23b5dce4e67">10757</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP3            HRTIM_BDMUPR_MCMP3_Msk                   </span></div>
<div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP4_Pos        (9U)                                     </span></div>
<div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4946ba4fe73f9ad6791137cde374dd">10759</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP4_Msk        (0x1UL &lt;&lt; HRTIM_BDMUPR_MCMP4_Pos)         </span></div>
<div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74286c6f060e26077d9507090bef3a9b">10760</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCMP4            HRTIM_BDMUPR_MCMP4_Msk                   </span></div>
<div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_BDTUPR register  ***************/</span>  </div>
<div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCR_Pos        (0U)                                     </span></div>
<div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3422191d8d128c4b1935c93ed1110d8">10764</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCR_Msk        (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCR_Pos)         </span></div>
<div class="line"><a name="l10765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4773694434d470d7e577015707abbc5">10765</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCR            HRTIM_BDTUPR_TIMCR_Msk                   </span></div>
<div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMICR_Pos       (1U)                                     </span></div>
<div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76aa7732e44c21120f9715f19e17ce2e">10767</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMICR_Msk       (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMICR_Pos)        </span></div>
<div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63f0e536ff8f7693b8cb9ff63411186">10768</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMICR           HRTIM_BDTUPR_TIMICR_Msk                  </span></div>
<div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDIER_Pos      (2U)                                     </span></div>
<div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e40f06afcbff5ff4c64f3e69c1ca2d">10770</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDIER_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMDIER_Pos)       </span></div>
<div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3eaaff0addd9e308d8456c2fabae18">10771</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDIER          HRTIM_BDTUPR_TIMDIER_Msk                 </span></div>
<div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCNT_Pos       (3U)                                     </span></div>
<div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d12855169ba97e7c565583b264f64a0">10773</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCNT_Msk       (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCNT_Pos)        </span></div>
<div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45bad10ab6b9e74eb9b5f5c50d5253e">10774</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCNT           HRTIM_BDTUPR_TIMCNT_Msk                  </span></div>
<div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMPER_Pos       (4U)                                     </span></div>
<div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad679d0ee4c3f59a31ae69b23f155fb9f">10776</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMPER_Msk       (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMPER_Pos)        </span></div>
<div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eac984884021a11e4490860e040ed8">10777</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMPER           HRTIM_BDTUPR_TIMPER_Msk                  </span></div>
<div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMREP_Pos       (5U)                                     </span></div>
<div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f74c176a67f8de4576aba655c7946d">10779</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMREP_Msk       (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMREP_Pos)        </span></div>
<div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb258e3a29759aa8ec2782a7ec43a7e">10780</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMREP           HRTIM_BDTUPR_TIMREP_Msk                  </span></div>
<div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP1_Pos      (6U)                                     </span></div>
<div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16797fc0846ba3898d98fc1dce40a96d">10782</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP1_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCMP1_Pos)       </span></div>
<div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e07e545b4b43d22754a3a63a5ae1ef4">10783</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP1          HRTIM_BDTUPR_TIMCMP1_Msk                 </span></div>
<div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP2_Pos      (7U)                                     </span></div>
<div class="line"><a name="l10785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d96f45244b645e7fe3116a7cfc8233">10785</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP2_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCMP2_Pos)       </span></div>
<div class="line"><a name="l10786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae032a0c9247c3d099ed071526f2e6cb6">10786</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP2          HRTIM_BDTUPR_TIMCMP2_Msk                 </span></div>
<div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP3_Pos      (8U)                                     </span></div>
<div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c95afe51b91bbbc5f2c41d184f20d29">10788</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP3_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCMP3_Pos)       </span></div>
<div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147fd740d8d52d731a14d0299841ec1">10789</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP3          HRTIM_BDTUPR_TIMCMP3_Msk                 </span></div>
<div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP4_Pos      (9U)                                     </span></div>
<div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0a34ef29ac6a87f616e02c68ae3f6c">10791</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP4_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCMP4_Pos)       </span></div>
<div class="line"><a name="l10792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e41d221929b1e16ef317057f628dc4">10792</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCMP4          HRTIM_BDTUPR_TIMCMP4_Msk                 </span></div>
<div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDTR_Pos       (10U)                                    </span></div>
<div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955833af17a603b793752b62a53a49de">10794</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDTR_Msk       (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMDTR_Pos)        </span></div>
<div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3a15a1d2b0885a3ac1a09f5cf100ea">10795</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMDTR           HRTIM_BDTUPR_TIMDTR_Msk                  </span></div>
<div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET1R_Pos     (11U)                                    </span></div>
<div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf83ec9a7a8746a212f5ab2fcce7000">10797</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET1R_Msk     (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMSET1R_Pos)      </span></div>
<div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065996d124f7cf85dfb61ea665d5a08e">10798</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET1R         HRTIM_BDTUPR_TIMSET1R_Msk                </span></div>
<div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST1R_Pos     (12U)                                    </span></div>
<div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e235d00e804a3874c368bef8be47b23">10800</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST1R_Msk     (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMRST1R_Pos)      </span></div>
<div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b377cb628ebb9a9964380434f58bdb6">10801</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST1R         HRTIM_BDTUPR_TIMRST1R_Msk                </span></div>
<div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET2R_Pos     (13U)                                    </span></div>
<div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c10488e07d6e0b7c2daf697117a38e">10803</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET2R_Msk     (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMSET2R_Pos)      </span></div>
<div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe04df7eedea4dcacad70215e4cdbfe">10804</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMSET2R         HRTIM_BDTUPR_TIMSET2R_Msk                </span></div>
<div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST2R_Pos     (14U)                                    </span></div>
<div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442caa7989a18c1c592f2b3679732407">10806</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST2R_Msk     (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMRST2R_Pos)      </span></div>
<div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac51556abb2c4f7d5342cb32dfc0b5b38">10807</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRST2R         HRTIM_BDTUPR_TIMRST2R_Msk                </span></div>
<div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR1_Pos     (15U)                                    </span></div>
<div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbfa8e4e710cbe91668dd21e0f010bd">10809</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR1_Msk     (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMEEFR1_Pos)      </span></div>
<div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49de5ce3cc795acf1645fdd046cf791b">10810</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR1         HRTIM_BDTUPR_TIMEEFR1_Msk                </span></div>
<div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR2_Pos     (16U)                                    </span></div>
<div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e4e720b95c2266082330de69b2454d">10812</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR2_Msk     (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMEEFR2_Pos)      </span></div>
<div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a358396c607e7e16858d9d5371541c">10813</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMEEFR2         HRTIM_BDTUPR_TIMEEFR2_Msk                </span></div>
<div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRSTR_Pos      (17U)                                    </span></div>
<div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4522b85ce2c9e0765194b1bac2a9883d">10815</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRSTR_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMRSTR_Pos)       </span></div>
<div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga926ad661cd413c18a3907dba350b5ff6">10816</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMRSTR          HRTIM_BDTUPR_TIMRSTR_Msk                 </span></div>
<div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCHPR_Pos      (18U)                                    </span></div>
<div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c0180af8f55ec444f84a15e904acfb">10818</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCHPR_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMCHPR_Pos)       </span></div>
<div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c1f8caa459b880c4534533ffe8b5d0">10819</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMCHPR          HRTIM_BDTUPR_TIMCHPR_Msk                 </span></div>
<div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMOUTR_Pos      (19U)                                    </span></div>
<div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga073cba5b2c76fdb8d2668e9d662d4b78">10821</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMOUTR_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMOUTR_Pos)       </span></div>
<div class="line"><a name="l10822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6391e94ceb0da2e127bd7b371e20294b">10822</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMOUTR          HRTIM_BDTUPR_TIMOUTR_Msk                 </span></div>
<div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMFLTR_Pos      (20U)                                    </span></div>
<div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a00388635754ddf19b79b64078ff731">10824</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMFLTR_Msk      (0x1UL &lt;&lt; HRTIM_BDTUPR_TIMFLTR_Pos)       </span></div>
<div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c1e528793f6ec481ca9912c88de255a">10825</a></span>&#160;<span class="preprocessor">#define HRTIM_BDTUPR_TIMFLTR          HRTIM_BDTUPR_TIMFLTR_Msk                 </span></div>
<div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;<span class="comment">/*******************  Bit definition for HRTIM_BDMADR register  ***************/</span>  </div>
<div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;<span class="preprocessor">#define HRTIM_BDMADR_BDMADR_Pos       (0U)                                     </span></div>
<div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d0eb2c8eb891b92d25b0c884b7dbd8">10829</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMADR_BDMADR_Msk       (0xFFFFFFFFUL &lt;&lt; HRTIM_BDMADR_BDMADR_Pos) </span></div>
<div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a209c410b1ba43f1df48248d733b309">10830</a></span>&#160;<span class="preprocessor">#define HRTIM_BDMADR_BDMADR           HRTIM_BDMADR_BDMADR_Msk                  </span></div>
<div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface (I2C)              */</span></div>
<div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)                                      </span></div>
<div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">10839</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                  </span></div>
<div class="line"><a name="l10840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">10840</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div>
<div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)                                      </span></div>
<div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">10842</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TXIE_Pos)                </span></div>
<div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">10843</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div>
<div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)                                      </span></div>
<div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">10845</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_RXIE_Pos)                </span></div>
<div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">10846</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div>
<div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)                                      </span></div>
<div class="line"><a name="l10848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">10848</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; I2C_CR1_ADDRIE_Pos)              </span></div>
<div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">10849</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div>
<div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)                                      </span></div>
<div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">10851</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; I2C_CR1_NACKIE_Pos)              </span></div>
<div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">10852</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div>
<div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)                                      </span></div>
<div class="line"><a name="l10854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">10854</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; I2C_CR1_STOPIE_Pos)              </span></div>
<div class="line"><a name="l10855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">10855</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div>
<div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)                                      </span></div>
<div class="line"><a name="l10857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">10857</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TCIE_Pos)                </span></div>
<div class="line"><a name="l10858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">10858</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div>
<div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)                                      </span></div>
<div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">10860</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; I2C_CR1_ERRIE_Pos)               </span></div>
<div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">10861</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div>
<div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)                                      </span></div>
<div class="line"><a name="l10863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">10863</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFUL &lt;&lt; I2C_CR1_DNF_Pos)                 </span></div>
<div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">10864</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div>
<div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)                                     </span></div>
<div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">10866</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; I2C_CR1_ANFOFF_Pos)              </span></div>
<div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">10867</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div>
<div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos            (13U)                                     </span></div>
<div class="line"><a name="l10869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">10869</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk            (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)               </span></div>
<div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">10870</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         </span></div>
<div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)                                     </span></div>
<div class="line"><a name="l10872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">10872</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_TXDMAEN_Pos)             </span></div>
<div class="line"><a name="l10873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">10873</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div>
<div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)                                     </span></div>
<div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">10875</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_RXDMAEN_Pos)             </span></div>
<div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">10876</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div>
<div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)                                     </span></div>
<div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">10878</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1UL &lt;&lt; I2C_CR1_SBC_Pos)                 </span></div>
<div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">10879</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div>
<div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)                                     </span></div>
<div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">10881</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)           </span></div>
<div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">10882</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div>
<div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)                                     </span></div>
<div class="line"><a name="l10884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">10884</a></span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1UL &lt;&lt; I2C_CR1_WUPEN_Pos)               </span></div>
<div class="line"><a name="l10885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">10885</a></span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div>
<div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)                                     </span></div>
<div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">10887</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; I2C_CR1_GCEN_Pos)                </span></div>
<div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">10888</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div>
<div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)                                     </span></div>
<div class="line"><a name="l10890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">10890</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBHEN_Pos)              </span></div>
<div class="line"><a name="l10891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">10891</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div>
<div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)                                     </span></div>
<div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">10893</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBDEN_Pos)              </span></div>
<div class="line"><a name="l10894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">10894</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div>
<div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)                                     </span></div>
<div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">10896</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; I2C_CR1_ALERTEN_Pos)             </span></div>
<div class="line"><a name="l10897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">10897</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div>
<div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)                                     </span></div>
<div class="line"><a name="l10899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">10899</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; I2C_CR1_PECEN_Pos)               </span></div>
<div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">10900</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div>
<div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="preprocessor">#define I2C_CR1_DFN I2C_CR1_DNF</span></div>
<div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160; </div>
<div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)                                      </span></div>
<div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">10907</a></span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; I2C_CR2_SADD_Pos)              </span></div>
<div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">10908</a></span>&#160;<span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div>
<div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)                                     </span></div>
<div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">10910</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; I2C_CR2_RD_WRN_Pos)              </span></div>
<div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">10911</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div>
<div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)                                     </span></div>
<div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">10913</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; I2C_CR2_ADD10_Pos)               </span></div>
<div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">10914</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div>
<div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)                                     </span></div>
<div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">10916</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; I2C_CR2_HEAD10R_Pos)             </span></div>
<div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">10917</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div>
<div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define I2C_CR2_START_Pos            (13U)                                     </span></div>
<div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">10919</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Msk            (0x1UL &lt;&lt; I2C_CR2_START_Pos)               </span></div>
<div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">10920</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div>
<div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)                                     </span></div>
<div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">10922</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1UL &lt;&lt; I2C_CR2_STOP_Pos)                </span></div>
<div class="line"><a name="l10923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">10923</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div>
<div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)                                     </span></div>
<div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">10925</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1UL &lt;&lt; I2C_CR2_NACK_Pos)                </span></div>
<div class="line"><a name="l10926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">10926</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div>
<div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)                                     </span></div>
<div class="line"><a name="l10928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">10928</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; I2C_CR2_NBYTES_Pos)             </span></div>
<div class="line"><a name="l10929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">10929</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div>
<div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)                                     </span></div>
<div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">10931</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; I2C_CR2_RELOAD_Pos)              </span></div>
<div class="line"><a name="l10932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">10932</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div>
<div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)                                     </span></div>
<div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">10934</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; I2C_CR2_AUTOEND_Pos)             </span></div>
<div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">10935</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div>
<div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)                                     </span></div>
<div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">10937</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; I2C_CR2_PECBYTE_Pos)             </span></div>
<div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">10938</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div>
<div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)                                      </span></div>
<div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">10942</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; I2C_OAR1_OA1_Pos)              </span></div>
<div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">10943</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div>
<div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)                                     </span></div>
<div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">10945</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; I2C_OAR1_OA1MODE_Pos)            </span></div>
<div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">10946</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div>
<div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)                                     </span></div>
<div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">10948</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; I2C_OAR1_OA1EN_Pos)              </span></div>
<div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">10949</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div>
<div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)                                      </span></div>
<div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">10953</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; I2C_OAR2_OA2_Pos)               </span></div>
<div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">10954</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div>
<div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)                                      </span></div>
<div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">10956</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; I2C_OAR2_OA2MSK_Pos)             </span></div>
<div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">10957</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div>
<div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">10958</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000U)                             </span></div>
<div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)                                      </span></div>
<div class="line"><a name="l10960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">10960</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK01_Pos)          </span></div>
<div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">10961</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div>
<div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)                                      </span></div>
<div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">10963</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK02_Pos)          </span></div>
<div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">10964</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div>
<div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)                                      </span></div>
<div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">10966</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK03_Pos)          </span></div>
<div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">10967</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div>
<div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)                                     </span></div>
<div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">10969</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK04_Pos)          </span></div>
<div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">10970</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div>
<div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)                                      </span></div>
<div class="line"><a name="l10972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">10972</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5UL &lt;&lt; I2C_OAR2_OA2MASK05_Pos)          </span></div>
<div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">10973</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div>
<div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)                                      </span></div>
<div class="line"><a name="l10975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">10975</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK06_Pos)          </span></div>
<div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">10976</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div>
<div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)                                      </span></div>
<div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">10978</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7UL &lt;&lt; I2C_OAR2_OA2MASK07_Pos)          </span></div>
<div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">10979</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div>
<div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)                                     </span></div>
<div class="line"><a name="l10981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">10981</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; I2C_OAR2_OA2EN_Pos)              </span></div>
<div class="line"><a name="l10982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">10982</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div>
<div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="comment">/*******************  Bit definition for I2C_TIMINGR register *****************/</span></div>
<div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)                                      </span></div>
<div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">10986</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLL_Pos)           </span></div>
<div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">10987</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div>
<div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)                                      </span></div>
<div class="line"><a name="l10989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">10989</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLH_Pos)           </span></div>
<div class="line"><a name="l10990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">10990</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div>
<div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)                                     </span></div>
<div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">10992</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SDADEL_Pos)          </span></div>
<div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">10993</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div>
<div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)                                     </span></div>
<div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">10995</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)          </span></div>
<div class="line"><a name="l10996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">10996</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div>
<div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)                                     </span></div>
<div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">10998</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; I2C_TIMINGR_PRESC_Pos)           </span></div>
<div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">10999</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div>
<div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *****************/</span></div>
<div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)                                      </span></div>
<div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">11003</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)     </span></div>
<div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">11004</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div>
<div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)                                     </span></div>
<div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">11006</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)          </span></div>
<div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">11007</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div>
<div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)                                     </span></div>
<div class="line"><a name="l11009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">11009</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)       </span></div>
<div class="line"><a name="l11010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">11010</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div>
<div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)                                     </span></div>
<div class="line"><a name="l11012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">11012</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)     </span></div>
<div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">11013</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div>
<div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)                                     </span></div>
<div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">11015</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)         </span></div>
<div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">11016</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div>
<div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)                                      </span></div>
<div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">11020</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1UL &lt;&lt; I2C_ISR_TXE_Pos)                 </span></div>
<div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">11021</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div>
<div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)                                      </span></div>
<div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">11023</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; I2C_ISR_TXIS_Pos)                </span></div>
<div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">11024</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div>
<div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)                                      </span></div>
<div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">11026</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; I2C_ISR_RXNE_Pos)                </span></div>
<div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">11027</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div>
<div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)                                      </span></div>
<div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">11029</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; I2C_ISR_ADDR_Pos)                </span></div>
<div class="line"><a name="l11030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">11030</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div>
<div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)                                      </span></div>
<div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">11032</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; I2C_ISR_NACKF_Pos)               </span></div>
<div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">11033</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div>
<div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)                                      </span></div>
<div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">11035</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; I2C_ISR_STOPF_Pos)               </span></div>
<div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">11036</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div>
<div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)                                      </span></div>
<div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">11038</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1UL &lt;&lt; I2C_ISR_TC_Pos)                  </span></div>
<div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">11039</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div>
<div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)                                      </span></div>
<div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">11041</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1UL &lt;&lt; I2C_ISR_TCR_Pos)                 </span></div>
<div class="line"><a name="l11042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">11042</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div>
<div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)                                      </span></div>
<div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">11044</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1UL &lt;&lt; I2C_ISR_BERR_Pos)                </span></div>
<div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">11045</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div>
<div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)                                      </span></div>
<div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">11047</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; I2C_ISR_ARLO_Pos)                </span></div>
<div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">11048</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div>
<div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)                                     </span></div>
<div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">11050</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1UL &lt;&lt; I2C_ISR_OVR_Pos)                 </span></div>
<div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">11051</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div>
<div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)                                     </span></div>
<div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">11053</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; I2C_ISR_PECERR_Pos)              </span></div>
<div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">11054</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div>
<div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)                                     </span></div>
<div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">11056</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; I2C_ISR_TIMEOUT_Pos)             </span></div>
<div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">11057</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div>
<div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)                                     </span></div>
<div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">11059</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; I2C_ISR_ALERT_Pos)               </span></div>
<div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">11060</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div>
<div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)                                     </span></div>
<div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">11062</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; I2C_ISR_BUSY_Pos)                </span></div>
<div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">11063</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div>
<div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)                                     </span></div>
<div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">11065</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1UL &lt;&lt; I2C_ISR_DIR_Pos)                 </span></div>
<div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">11066</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div>
<div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)                                     </span></div>
<div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">11068</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; I2C_ISR_ADDCODE_Pos)            </span></div>
<div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">11069</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div>
<div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)                                      </span></div>
<div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">11073</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ADDRCF_Pos)              </span></div>
<div class="line"><a name="l11074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">11074</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div>
<div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)                                      </span></div>
<div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">11076</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; I2C_ICR_NACKCF_Pos)              </span></div>
<div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">11077</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div>
<div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)                                      </span></div>
<div class="line"><a name="l11079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">11079</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; I2C_ICR_STOPCF_Pos)              </span></div>
<div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">11080</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div>
<div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)                                      </span></div>
<div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">11082</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_BERRCF_Pos)              </span></div>
<div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">11083</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div>
<div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)                                      </span></div>
<div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">11085</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ARLOCF_Pos)              </span></div>
<div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">11086</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div>
<div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)                                     </span></div>
<div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">11088</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; I2C_ICR_OVRCF_Pos)               </span></div>
<div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">11089</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div>
<div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)                                     </span></div>
<div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">11091</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; I2C_ICR_PECCF_Pos)               </span></div>
<div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">11092</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div>
<div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)                                     </span></div>
<div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">11094</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; I2C_ICR_TIMOUTCF_Pos)            </span></div>
<div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">11095</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div>
<div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)                                     </span></div>
<div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">11097</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; I2C_ICR_ALERTCF_Pos)             </span></div>
<div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">11098</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div>
<div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="comment">/******************  Bit definition for I2C_PECR register  ********************/</span></div>
<div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)                                      </span></div>
<div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">11102</a></span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; I2C_PECR_PEC_Pos)               </span></div>
<div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">11103</a></span>&#160;<span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div>
<div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)                                      </span></div>
<div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">11107</a></span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; I2C_RXDR_RXDATA_Pos)            </span></div>
<div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">11108</a></span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div>
<div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)                                      </span></div>
<div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">11112</a></span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; I2C_TXDR_TXDATA_Pos)            </span></div>
<div class="line"><a name="l11113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">11113</a></span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div>
<div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="comment">/*                           Independent WATCHDOG (IWDG)                      */</span></div>
<div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)                                              </span></div>
<div class="line"><a name="l11123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">11123</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                      </span></div>
<div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">11124</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div>
<div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)                                              </span></div>
<div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">11128</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">11129</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div>
<div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">11130</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0         (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a name="l11131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">11131</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1         (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">11132</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2         (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)                                              </span></div>
<div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">11136</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                       </span></div>
<div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">11137</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div>
<div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)                                              </span></div>
<div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">11141</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                         </span></div>
<div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">11142</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div>
<div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)                                              </span></div>
<div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">11144</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                         </span></div>
<div class="line"><a name="l11145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">11145</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div>
<div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)                                              </span></div>
<div class="line"><a name="l11147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">11147</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1UL &lt;&lt; IWDG_SR_WVU_Pos)                         </span></div>
<div class="line"><a name="l11148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">11148</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div>
<div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)                                              </span></div>
<div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">11152</a></span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFUL &lt;&lt; IWDG_WINR_WIN_Pos)                     </span></div>
<div class="line"><a name="l11153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">11153</a></span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div>
<div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065">11160</a></span>&#160;<span class="preprocessor">#define PWR_PVD_SUPPORT                       </span></div>
<div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos            (0U)                                        </span></div>
<div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">11163</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk            (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)                   </span></div>
<div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">11164</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS                PWR_CR_LPDS_Msk                             </span></div>
<div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos            (1U)                                        </span></div>
<div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">11166</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk            (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)                   </span></div>
<div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">11167</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                PWR_CR_PDDS_Msk                             </span></div>
<div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos            (2U)                                        </span></div>
<div class="line"><a name="l11169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">11169</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk            (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)                   </span></div>
<div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">11170</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                PWR_CR_CWUF_Msk                             </span></div>
<div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos            (3U)                                        </span></div>
<div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">11172</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk            (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)                   </span></div>
<div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">11173</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                PWR_CR_CSBF_Msk                             </span></div>
<div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos            (4U)                                        </span></div>
<div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">11175</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk            (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)                   </span></div>
<div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">11176</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE                PWR_CR_PVDE_Msk                             </span></div>
<div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos             (5U)                                        </span></div>
<div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">11179</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk             (0x7UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">11180</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS                 PWR_CR_PLS_Msk                              </span></div>
<div class="line"><a name="l11181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">11181</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0               (0x1UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a name="l11182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">11182</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1               (0x2UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2               (0x4UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">11186</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0            (0x00000000U)                               </span></div>
<div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">11187</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1            (0x00000020U)                               </span></div>
<div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">11188</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2            (0x00000040U)                               </span></div>
<div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">11189</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3            (0x00000060U)                               </span></div>
<div class="line"><a name="l11190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">11190</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4            (0x00000080U)                               </span></div>
<div class="line"><a name="l11191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">11191</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5            (0x000000A0U)                               </span></div>
<div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">11192</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6            (0x000000C0U)                               </span></div>
<div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">11193</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7            (0x000000E0U)                               </span></div>
<div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos             (8U)                                        </span></div>
<div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">11196</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk             (0x1UL &lt;&lt; PWR_CR_DBP_Pos)                    </span></div>
<div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">11197</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP                 PWR_CR_DBP_Msk                              </span></div>
<div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos            (0U)                                        </span></div>
<div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">11201</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk            (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)                   </span></div>
<div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">11202</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                PWR_CSR_WUF_Msk                             </span></div>
<div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos            (1U)                                        </span></div>
<div class="line"><a name="l11204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">11204</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk            (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)                   </span></div>
<div class="line"><a name="l11205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">11205</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                PWR_CSR_SBF_Msk                             </span></div>
<div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos           (2U)                                        </span></div>
<div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">11207</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk           (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)                  </span></div>
<div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">11208</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO               PWR_CSR_PVDO_Msk                            </span></div>
<div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos          (8U)                                        </span></div>
<div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">11211</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk          (0x1UL &lt;&lt; PWR_CSR_EWUP1_Pos)                 </span></div>
<div class="line"><a name="l11212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">11212</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1              PWR_CSR_EWUP1_Msk                           </span></div>
<div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos          (9U)                                        </span></div>
<div class="line"><a name="l11214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">11214</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk          (0x1UL &lt;&lt; PWR_CSR_EWUP2_Pos)                 </span></div>
<div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">11215</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2              PWR_CSR_EWUP2_Msk                           </span></div>
<div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Pos          (10U)                                       </span></div>
<div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">11217</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Msk          (0x1UL &lt;&lt; PWR_CSR_EWUP3_Pos)                 </span></div>
<div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">11218</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3              PWR_CSR_EWUP3_Msk                           </span></div>
<div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F3 serie)</span></div>
<div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160; </div>
<div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                         (0U)                          </span></div>
<div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">11231</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                         (0x1UL &lt;&lt; RCC_CR_HSION_Pos)    </span></div>
<div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                             RCC_CR_HSION_Msk              </span></div>
<div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                        (1U)                          </span></div>
<div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">11234</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                        (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)   </span></div>
<div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                            RCC_CR_HSIRDY_Msk             </span></div>
<div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160; </div>
<div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                       (3U)                          </span></div>
<div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">11238</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                       (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                           RCC_CR_HSITRIM_Msk            </span></div>
<div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">11240</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_0                         (0x01UL &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l11241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">11241</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_1                         (0x02UL &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">11242</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_2                         (0x04UL &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">11243</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_3                         (0x08UL &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">11244</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_4                         (0x10UL &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                        (8U)                          </span></div>
<div class="line"><a name="l11247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">11247</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                        (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                            RCC_CR_HSICAL_Msk             </span></div>
<div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">11249</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_0                          (0x01UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">11250</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_1                          (0x02UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">11251</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_2                          (0x04UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">11252</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_3                          (0x08UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">11253</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_4                          (0x10UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">11254</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_5                          (0x20UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">11255</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_6                          (0x40UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">11256</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_7                          (0x80UL &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div>
<div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                         (16U)                         </span></div>
<div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">11259</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                         (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)    </span></div>
<div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                             RCC_CR_HSEON_Msk              </span></div>
<div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                        (17U)                         </span></div>
<div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">11262</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                        (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)   </span></div>
<div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                            RCC_CR_HSERDY_Msk             </span></div>
<div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                        (18U)                         </span></div>
<div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">11265</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                        (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)   </span></div>
<div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                            RCC_CR_HSEBYP_Msk             </span></div>
<div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                         (19U)                         </span></div>
<div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">11268</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                         (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)    </span></div>
<div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                             RCC_CR_CSSON_Msk              </span></div>
<div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                         (24U)                         </span></div>
<div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">11271</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                         (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)    </span></div>
<div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                             RCC_CR_PLLON_Msk              </span></div>
<div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                        (25U)                         </span></div>
<div class="line"><a name="l11274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">11274</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                        (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)   </span></div>
<div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                            RCC_CR_PLLRDY_Msk             </span></div>
<div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160; </div>
<div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a name="l11279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">11279</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                          (0U)                          </span></div>
<div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">11280</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                          (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)     </span></div>
<div class="line"><a name="l11281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">11281</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                              RCC_CFGR_SW_Msk               </span></div>
<div class="line"><a name="l11282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">11282</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                            (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)     </span></div>
<div class="line"><a name="l11283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">11283</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                            (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)     </span></div>
<div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">11285</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                          (0x00000000U)                 </span></div>
<div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">11286</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                          (0x00000001U)                 </span></div>
<div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                          (0x00000002U)                 </span></div>
<div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                         (2U)                          </span></div>
<div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">11291</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                         (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div>
<div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">11292</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                             RCC_CFGR_SWS_Msk              </span></div>
<div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">11293</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                           (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div>
<div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">11294</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                           (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div>
<div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">11296</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                         (0x00000000U)                 </span></div>
<div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">11297</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                         (0x00000004U)                 </span></div>
<div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                         (0x00000008U)                 </span></div>
<div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                        (4U)                          </span></div>
<div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">11302</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                        (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div>
<div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">11303</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                            RCC_CFGR_HPRE_Msk             </span></div>
<div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">11304</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                          (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div>
<div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">11305</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                          (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div>
<div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">11306</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                          (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div>
<div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">11307</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                          (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div>
<div class="line"><a name="l11309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">11309</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                       (0x00000000U)                 </span></div>
<div class="line"><a name="l11310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">11310</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                       (0x00000080U)                 </span></div>
<div class="line"><a name="l11311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">11311</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                       (0x00000090U)                 </span></div>
<div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">11312</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                       (0x000000A0U)                 </span></div>
<div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">11313</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                      (0x000000B0U)                 </span></div>
<div class="line"><a name="l11314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">11314</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                      (0x000000C0U)                 </span></div>
<div class="line"><a name="l11315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">11315</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                     (0x000000D0U)                 </span></div>
<div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">11316</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                     (0x000000E0U)                 </span></div>
<div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                     (0x000000F0U)                 </span></div>
<div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                       (8U)                          </span></div>
<div class="line"><a name="l11321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">11321</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                       (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)  </span></div>
<div class="line"><a name="l11322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">11322</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                           RCC_CFGR_PPRE1_Msk            </span></div>
<div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">11323</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                         (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)  </span></div>
<div class="line"><a name="l11324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">11324</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                         (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)  </span></div>
<div class="line"><a name="l11325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">11325</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                         (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)  </span></div>
<div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">11327</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                      (0x00000000U)                 </span></div>
<div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">11328</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                      (0x00000400U)                 </span></div>
<div class="line"><a name="l11329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">11329</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                      (0x00000500U)                 </span></div>
<div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">11330</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                      (0x00000600U)                 </span></div>
<div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                     (0x00000700U)                 </span></div>
<div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                       (11U)                         </span></div>
<div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">11335</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                       (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)  </span></div>
<div class="line"><a name="l11336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">11336</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                           RCC_CFGR_PPRE2_Msk            </span></div>
<div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">11337</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                         (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)  </span></div>
<div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">11338</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                         (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)  </span></div>
<div class="line"><a name="l11339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">11339</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                         (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)  </span></div>
<div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">11341</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                      (0x00000000U)                 </span></div>
<div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">11342</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                      (0x00002000U)                 </span></div>
<div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">11343</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                      (0x00002800U)                 </span></div>
<div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">11344</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                      (0x00003000U)                 </span></div>
<div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">11345</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                     (0x00003800U)                 </span></div>
<div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                      (16U)                         </span></div>
<div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">11348</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                      (0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos) </span></div>
<div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">11349</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                          RCC_CFGR_PLLSRC_Msk           </span></div>
<div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850">11350</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_DIV2                 (0x00000000U)                 </span></div>
<div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">11351</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_PREDIV               (0x00010000U)                 </span></div>
<div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Pos                    (17U)                         </span></div>
<div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">11354</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Msk                    (0x1UL &lt;&lt; RCC_CFGR_PLLXTPRE_Pos) </span></div>
<div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">11355</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE                        RCC_CFGR_PLLXTPRE_Msk         </span></div>
<div class="line"><a name="l11356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc">11356</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1        (0x00000000U)                 </span></div>
<div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2        (0x00020000U)                 </span></div>
<div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos                      (18U)                         </span></div>
<div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">11361</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk                      (0xFUL &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">11362</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL                          RCC_CFGR_PLLMUL_Msk           </span></div>
<div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">11363</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0                        (0x1UL &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l11364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">11364</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_1                        (0x2UL &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">11365</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_2                        (0x4UL &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">11366</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_3                        (0x8UL &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l11368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">11368</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL2                         (0x00000000U)                 </span></div>
<div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">11369</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL3                         (0x00040000U)                 </span></div>
<div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">11370</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL4                         (0x00080000U)                 </span></div>
<div class="line"><a name="l11371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">11371</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL5                         (0x000C0000U)                 </span></div>
<div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">11372</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL6                         (0x00100000U)                 </span></div>
<div class="line"><a name="l11373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">11373</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL7                         (0x00140000U)                 </span></div>
<div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">11374</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL8                         (0x00180000U)                 </span></div>
<div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">11375</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL9                         (0x001C0000U)                 </span></div>
<div class="line"><a name="l11376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">11376</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL10                        (0x00200000U)                 </span></div>
<div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">11377</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL11                        (0x00240000U)                 </span></div>
<div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">11378</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL12                        (0x00280000U)                 </span></div>
<div class="line"><a name="l11379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">11379</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL13                        (0x002C0000U)                 </span></div>
<div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">11380</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL14                        (0x00300000U)                 </span></div>
<div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">11381</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL15                        (0x00340000U)                 </span></div>
<div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL16                        (0x00380000U)                 </span></div>
<div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Pos                         (24U)                         </span></div>
<div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">11386</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Msk                         (0x7UL &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div>
<div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">11387</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO                             RCC_CFGR_MCO_Msk              </span></div>
<div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">11388</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_0                           (0x1UL &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div>
<div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">11389</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_1                           (0x2UL &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div>
<div class="line"><a name="l11390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">11390</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_2                           (0x4UL &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div>
<div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">11392</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK                     (0x00000000U)                 </span></div>
<div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">11393</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI                         (0x02000000U)                 </span></div>
<div class="line"><a name="l11394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">11394</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE                         (0x03000000U)                 </span></div>
<div class="line"><a name="l11395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">11395</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                      (0x04000000U)                 </span></div>
<div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">11396</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                         (0x05000000U)                 </span></div>
<div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">11397</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                         (0x06000000U)                 </span></div>
<div class="line"><a name="l11398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">11398</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL                         (0x07000000U)                 </span></div>
<div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                      (28U)                         </span></div>
<div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">11401</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                      (0x7UL &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div>
<div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">11402</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE                          RCC_CFGR_MCOPRE_Msk           </span></div>
<div class="line"><a name="l11403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">11403</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_0                        (0x1UL &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div>
<div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">11404</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_1                        (0x2UL &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div>
<div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">11405</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_2                        (0x4UL &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div>
<div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">11407</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                     (0x00000000U)                 </span></div>
<div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">11408</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                     (0x10000000U)                 </span></div>
<div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">11409</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                     (0x20000000U)                 </span></div>
<div class="line"><a name="l11410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">11410</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                     (0x30000000U)                 </span></div>
<div class="line"><a name="l11411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">11411</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                    (0x40000000U)                 </span></div>
<div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816">11412</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV32                    (0x50000000U)                 </span></div>
<div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72">11413</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV64                    (0x60000000U)                 </span></div>
<div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">11414</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV128                   (0x70000000U)                 </span></div>
<div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Pos                    (31U)                         </span></div>
<div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9">11417</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Msk                    (0x1UL &lt;&lt; RCC_CFGR_PLLNODIV_Pos) </span></div>
<div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">11418</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV                        RCC_CFGR_PLLNODIV_Msk         </span></div>
<div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="comment">/* Reference defines */</span></div>
<div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO</span></div>
<div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0</span></div>
<div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1</span></div>
<div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2</span></div>
<div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK</span></div>
<div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                  RCC_CFGR_MCO_LSI</span></div>
<div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                  RCC_CFGR_MCO_LSE</span></div>
<div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK</span></div>
<div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI</span></div>
<div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE</span></div>
<div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLL</span></div>
<div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160; </div>
<div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="comment">/*********************  Bit definition for RCC_CIR register  ********************/</span></div>
<div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                      (0U)                          </span></div>
<div class="line"><a name="l11435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">11435</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                      (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos) </span></div>
<div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">11436</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                          RCC_CIR_LSIRDYF_Msk           </span></div>
<div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                      (1U)                          </span></div>
<div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">11438</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                      (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos) </span></div>
<div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">11439</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                          RCC_CIR_LSERDYF_Msk           </span></div>
<div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                      (2U)                          </span></div>
<div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">11441</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                      (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos) </span></div>
<div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">11442</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                          RCC_CIR_HSIRDYF_Msk           </span></div>
<div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                      (3U)                          </span></div>
<div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">11444</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                      (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos) </span></div>
<div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">11445</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                          RCC_CIR_HSERDYF_Msk           </span></div>
<div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                      (4U)                          </span></div>
<div class="line"><a name="l11447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">11447</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                      (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos) </span></div>
<div class="line"><a name="l11448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">11448</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                          RCC_CIR_PLLRDYF_Msk           </span></div>
<div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                         (7U)                          </span></div>
<div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">11450</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                         (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)    </span></div>
<div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">11451</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                             RCC_CIR_CSSF_Msk              </span></div>
<div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos                     (8U)                          </span></div>
<div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">11453</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk                     (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos) </span></div>
<div class="line"><a name="l11454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">11454</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                         RCC_CIR_LSIRDYIE_Msk          </span></div>
<div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos                     (9U)                          </span></div>
<div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">11456</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk                     (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos) </span></div>
<div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">11457</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                         RCC_CIR_LSERDYIE_Msk          </span></div>
<div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos                     (10U)                         </span></div>
<div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">11459</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk                     (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos) </span></div>
<div class="line"><a name="l11460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">11460</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                         RCC_CIR_HSIRDYIE_Msk          </span></div>
<div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos                     (11U)                         </span></div>
<div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">11462</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk                     (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos) </span></div>
<div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">11463</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                         RCC_CIR_HSERDYIE_Msk          </span></div>
<div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos                     (12U)                         </span></div>
<div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">11465</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk                     (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos) </span></div>
<div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">11466</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                         RCC_CIR_PLLRDYIE_Msk          </span></div>
<div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                      (16U)                         </span></div>
<div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">11468</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                      (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos) </span></div>
<div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">11469</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                          RCC_CIR_LSIRDYC_Msk           </span></div>
<div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                      (17U)                         </span></div>
<div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">11471</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                      (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos) </span></div>
<div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">11472</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                          RCC_CIR_LSERDYC_Msk           </span></div>
<div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                      (18U)                         </span></div>
<div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">11474</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                      (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos) </span></div>
<div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">11475</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                          RCC_CIR_HSIRDYC_Msk           </span></div>
<div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                      (19U)                         </span></div>
<div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">11477</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                      (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos) </span></div>
<div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">11478</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                          RCC_CIR_HSERDYC_Msk           </span></div>
<div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                      (20U)                         </span></div>
<div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">11480</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                      (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos) </span></div>
<div class="line"><a name="l11481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">11481</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                          RCC_CIR_PLLRDYC_Msk           </span></div>
<div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                         (23U)                         </span></div>
<div class="line"><a name="l11483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">11483</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                         (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)    </span></div>
<div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">11484</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                             RCC_CIR_CSSC_Msk              </span></div>
<div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB2RSTR register  *****************/</span></div>
<div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos               (0U)                          </span></div>
<div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">11488</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk               (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div>
<div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">11489</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST                   RCC_APB2RSTR_SYSCFGRST_Msk    </span></div>
<div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos                 (11U)                         </span></div>
<div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">11491</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk                 (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos) </span></div>
<div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">11492</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                     RCC_APB2RSTR_TIM1RST_Msk      </span></div>
<div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos                 (12U)                         </span></div>
<div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">11494</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk                 (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div>
<div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">11495</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                     RCC_APB2RSTR_SPI1RST_Msk      </span></div>
<div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos               (14U)                         </span></div>
<div class="line"><a name="l11497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">11497</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk               (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">11498</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST                   RCC_APB2RSTR_USART1RST_Msk    </span></div>
<div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Pos                (16U)                         </span></div>
<div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393">11500</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Msk                (0x1UL &lt;&lt; RCC_APB2RSTR_TIM15RST_Pos) </span></div>
<div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">11501</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST                    RCC_APB2RSTR_TIM15RST_Msk     </span></div>
<div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos                (17U)                         </span></div>
<div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">11503</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk                (0x1UL &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos) </span></div>
<div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">11504</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                    RCC_APB2RSTR_TIM16RST_Msk     </span></div>
<div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Pos                (18U)                         </span></div>
<div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">11506</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Msk                (0x1UL &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos) </span></div>
<div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">11507</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST                    RCC_APB2RSTR_TIM17RST_Msk     </span></div>
<div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_HRTIM1RST_Pos               (29U)                         </span></div>
<div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b9f4f62e5102f65c855a30a76fe723c">11509</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_HRTIM1RST_Msk               (0x1UL &lt;&lt; RCC_APB2RSTR_HRTIM1RST_Pos) </span></div>
<div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215c9f0c4e42515adf4fc941c2c465c8">11510</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_HRTIM1RST                   RCC_APB2RSTR_HRTIM1RST_Msk    </span></div>
<div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB1RSTR register  ******************/</span></div>
<div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos                 (0U)                          </span></div>
<div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">11514</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos) </span></div>
<div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">11515</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                     RCC_APB1RSTR_TIM2RST_Msk      </span></div>
<div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos                 (1U)                          </span></div>
<div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">11517</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos) </span></div>
<div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">11518</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                     RCC_APB1RSTR_TIM3RST_Msk      </span></div>
<div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos                 (4U)                          </span></div>
<div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">11520</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos) </span></div>
<div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">11521</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                     RCC_APB1RSTR_TIM6RST_Msk      </span></div>
<div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos                 (5U)                          </span></div>
<div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">11523</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos) </span></div>
<div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">11524</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                     RCC_APB1RSTR_TIM7RST_Msk      </span></div>
<div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos                 (11U)                         </span></div>
<div class="line"><a name="l11526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">11526</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div>
<div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">11527</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                     RCC_APB1RSTR_WWDGRST_Msk      </span></div>
<div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos               (17U)                         </span></div>
<div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">11529</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk               (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div>
<div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">11530</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST                   RCC_APB1RSTR_USART2RST_Msk    </span></div>
<div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Pos               (18U)                         </span></div>
<div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">11532</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Msk               (0x1UL &lt;&lt; RCC_APB1RSTR_USART3RST_Pos) </span></div>
<div class="line"><a name="l11533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">11533</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST                   RCC_APB1RSTR_USART3RST_Msk    </span></div>
<div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos                 (21U)                         </span></div>
<div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">11535</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos) </span></div>
<div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">11536</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                     RCC_APB1RSTR_I2C1RST_Msk      </span></div>
<div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST_Pos                  (25U)                         </span></div>
<div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab422b2515167c820c8985f2355ef69a2">11538</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST_Msk                  (0x1UL &lt;&lt; RCC_APB1RSTR_CANRST_Pos) </span></div>
<div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e">11539</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST                      RCC_APB1RSTR_CANRST_Msk       </span></div>
<div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC2RST_Pos                 (26U)                         </span></div>
<div class="line"><a name="l11541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f3601393f6f79c689cba3c1b9acc8d">11541</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC2RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_DAC2RST_Pos) </span></div>
<div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9107e58fab03752334f829b073335">11542</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC2RST                     RCC_APB1RSTR_DAC2RST_Msk      </span></div>
<div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos                  (28U)                         </span></div>
<div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">11544</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk                  (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos) </span></div>
<div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">11545</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                      RCC_APB1RSTR_PWRRST_Msk       </span></div>
<div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC1RST_Pos                 (29U)                         </span></div>
<div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab82386b8b42dac3e99d6d20c238ad368">11547</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC1RST_Msk                 (0x1UL &lt;&lt; RCC_APB1RSTR_DAC1RST_Pos) </span></div>
<div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4326ab06b2201edb0148992aaa57d9ac">11548</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC1RST                     RCC_APB1RSTR_DAC1RST_Msk      </span></div>
<div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span></div>
<div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Pos                    (0U)                          </span></div>
<div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">11552</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Msk                    (0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos) </span></div>
<div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">11553</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN                        RCC_AHBENR_DMA1EN_Msk         </span></div>
<div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Pos                    (2U)                          </span></div>
<div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">11555</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Msk                    (0x1UL &lt;&lt; RCC_AHBENR_SRAMEN_Pos) </span></div>
<div class="line"><a name="l11556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">11556</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN                        RCC_AHBENR_SRAMEN_Msk         </span></div>
<div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos                   (4U)                          </span></div>
<div class="line"><a name="l11558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">11558</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_FLITFEN_Pos) </span></div>
<div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">11559</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN                       RCC_AHBENR_FLITFEN_Msk        </span></div>
<div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos                     (6U)                          </span></div>
<div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">11561</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk                     (0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos) </span></div>
<div class="line"><a name="l11562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">11562</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                         RCC_AHBENR_CRCEN_Msk          </span></div>
<div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Pos                   (17U)                         </span></div>
<div class="line"><a name="l11564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">11564</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_GPIOAEN_Pos) </span></div>
<div class="line"><a name="l11565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">11565</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN                       RCC_AHBENR_GPIOAEN_Msk        </span></div>
<div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Pos                   (18U)                         </span></div>
<div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">11567</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_GPIOBEN_Pos) </span></div>
<div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">11568</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN                       RCC_AHBENR_GPIOBEN_Msk        </span></div>
<div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Pos                   (19U)                         </span></div>
<div class="line"><a name="l11570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">11570</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_GPIOCEN_Pos) </span></div>
<div class="line"><a name="l11571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">11571</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN                       RCC_AHBENR_GPIOCEN_Msk        </span></div>
<div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Pos                   (20U)                         </span></div>
<div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">11573</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_GPIODEN_Pos) </span></div>
<div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">11574</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN                       RCC_AHBENR_GPIODEN_Msk        </span></div>
<div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Pos                   (22U)                         </span></div>
<div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">11576</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_GPIOFEN_Pos) </span></div>
<div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">11577</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN                       RCC_AHBENR_GPIOFEN_Msk        </span></div>
<div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN_Pos                     (24U)                         </span></div>
<div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e">11579</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN_Msk                     (0x1UL &lt;&lt; RCC_AHBENR_TSCEN_Pos) </span></div>
<div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">11580</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN                         RCC_AHBENR_TSCEN_Msk          </span></div>
<div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;<span class="preprocessor">#define RCC_AHBENR_ADC12EN_Pos                   (28U)                         </span></div>
<div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29ebeb5ce6834a52e0af2bf1f73c4d1e">11582</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_ADC12EN_Msk                   (0x1UL &lt;&lt; RCC_AHBENR_ADC12EN_Pos) </span></div>
<div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4068cb12f5c376c77e1f83b6ec4de7cd">11583</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_ADC12EN                       RCC_AHBENR_ADC12EN_Msk        </span></div>
<div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB2ENR register  ******************/</span></div>
<div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos                 (0U)                          </span></div>
<div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">11587</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk                 (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos) </span></div>
<div class="line"><a name="l11588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">11588</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN                     RCC_APB2ENR_SYSCFGEN_Msk      </span></div>
<div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos                   (11U)                         </span></div>
<div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">11590</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk                   (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos) </span></div>
<div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">11591</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                       RCC_APB2ENR_TIM1EN_Msk        </span></div>
<div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos                   (12U)                         </span></div>
<div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">11593</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk                   (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos) </span></div>
<div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">11594</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                       RCC_APB2ENR_SPI1EN_Msk        </span></div>
<div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos                 (14U)                         </span></div>
<div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">11596</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk                 (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div>
<div class="line"><a name="l11597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">11597</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                     RCC_APB2ENR_USART1EN_Msk      </span></div>
<div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Pos                  (16U)                         </span></div>
<div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada">11599</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Msk                  (0x1UL &lt;&lt; RCC_APB2ENR_TIM15EN_Pos) </span></div>
<div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">11600</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN                      RCC_APB2ENR_TIM15EN_Msk       </span></div>
<div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos                  (17U)                         </span></div>
<div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">11602</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk                  (0x1UL &lt;&lt; RCC_APB2ENR_TIM16EN_Pos) </span></div>
<div class="line"><a name="l11603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">11603</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN                      RCC_APB2ENR_TIM16EN_Msk       </span></div>
<div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Pos                  (18U)                         </span></div>
<div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">11605</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Msk                  (0x1UL &lt;&lt; RCC_APB2ENR_TIM17EN_Pos) </span></div>
<div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">11606</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN                      RCC_APB2ENR_TIM17EN_Msk       </span></div>
<div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_HRTIM1EN_Pos                 (29U)                         </span></div>
<div class="line"><a name="l11608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f788e73dfaba09b4b4b26ecb08743b">11608</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_HRTIM1EN_Msk                 (0x1UL &lt;&lt; RCC_APB2ENR_HRTIM1EN_Pos) </span></div>
<div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f0c4d510e9f14d3d1fff81d4319f49">11609</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_HRTIM1EN                     RCC_APB2ENR_HRTIM1EN_Msk      </span></div>
<div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB1ENR register  ******************/</span></div>
<div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos                   (0U)                          </span></div>
<div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">11613</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos) </span></div>
<div class="line"><a name="l11614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">11614</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                       RCC_APB1ENR_TIM2EN_Msk        </span></div>
<div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos                   (1U)                          </span></div>
<div class="line"><a name="l11616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">11616</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos) </span></div>
<div class="line"><a name="l11617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">11617</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                       RCC_APB1ENR_TIM3EN_Msk        </span></div>
<div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos                   (4U)                          </span></div>
<div class="line"><a name="l11619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">11619</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_TIM6EN_Pos) </span></div>
<div class="line"><a name="l11620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">11620</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                       RCC_APB1ENR_TIM6EN_Msk        </span></div>
<div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos                   (5U)                          </span></div>
<div class="line"><a name="l11622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">11622</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_TIM7EN_Pos) </span></div>
<div class="line"><a name="l11623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">11623</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN                       RCC_APB1ENR_TIM7EN_Msk        </span></div>
<div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos                   (11U)                         </span></div>
<div class="line"><a name="l11625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">11625</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos) </span></div>
<div class="line"><a name="l11626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">11626</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                       RCC_APB1ENR_WWDGEN_Msk        </span></div>
<div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos                 (17U)                         </span></div>
<div class="line"><a name="l11628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">11628</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk                 (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos) </span></div>
<div class="line"><a name="l11629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">11629</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN                     RCC_APB1ENR_USART2EN_Msk      </span></div>
<div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Pos                 (18U)                         </span></div>
<div class="line"><a name="l11631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">11631</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk                 (0x1UL &lt;&lt; RCC_APB1ENR_USART3EN_Pos) </span></div>
<div class="line"><a name="l11632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">11632</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN                     RCC_APB1ENR_USART3EN_Msk      </span></div>
<div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos                   (21U)                         </span></div>
<div class="line"><a name="l11634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">11634</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos) </span></div>
<div class="line"><a name="l11635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">11635</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                       RCC_APB1ENR_I2C1EN_Msk        </span></div>
<div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN_Pos                    (25U)                         </span></div>
<div class="line"><a name="l11637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280aad99e606335a176070b82829426c">11637</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN_Msk                    (0x1UL &lt;&lt; RCC_APB1ENR_CANEN_Pos) </span></div>
<div class="line"><a name="l11638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7">11638</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN                        RCC_APB1ENR_CANEN_Msk         </span></div>
<div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DAC2EN_Pos                   (26U)                         </span></div>
<div class="line"><a name="l11640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297e9463b3eaeb148d9673ab9d897051">11640</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DAC2EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_DAC2EN_Pos) </span></div>
<div class="line"><a name="l11641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca560e6b126791e1be555a3b91e22d4">11641</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DAC2EN                       RCC_APB1ENR_DAC2EN_Msk        </span></div>
<div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos                    (28U)                         </span></div>
<div class="line"><a name="l11643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">11643</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk                    (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos) </span></div>
<div class="line"><a name="l11644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">11644</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                        RCC_APB1ENR_PWREN_Msk         </span></div>
<div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DAC1EN_Pos                   (29U)                         </span></div>
<div class="line"><a name="l11646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa08e0cce070552b66826d2938fdc1daf">11646</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DAC1EN_Msk                   (0x1UL &lt;&lt; RCC_APB1ENR_DAC1EN_Pos) </span></div>
<div class="line"><a name="l11647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f10a1d47c2e57f0492d9b546588dd8c">11647</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DAC1EN                       RCC_APB1ENR_DAC1EN_Msk        </span></div>
<div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSE_Pos                         (0U)                          </span></div>
<div class="line"><a name="l11651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d8c2a766790294c0a62f15e0fcaa0a">11651</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSE_Msk                         (0x7UL &lt;&lt; RCC_BDCR_LSE_Pos)    </span></div>
<div class="line"><a name="l11652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965c85a677bddc166afc95974a012c20">11652</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSE                             RCC_BDCR_LSE_Msk              </span></div>
<div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                       (0U)                          </span></div>
<div class="line"><a name="l11654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">11654</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                       (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)  </span></div>
<div class="line"><a name="l11655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">11655</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                           RCC_BDCR_LSEON_Msk            </span></div>
<div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                      (1U)                          </span></div>
<div class="line"><a name="l11657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">11657</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                      (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos) </span></div>
<div class="line"><a name="l11658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">11658</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                          RCC_BDCR_LSERDY_Msk           </span></div>
<div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                      (2U)                          </span></div>
<div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">11660</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                      (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos) </span></div>
<div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">11661</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                          RCC_BDCR_LSEBYP_Msk           </span></div>
<div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos                      (3U)                          </span></div>
<div class="line"><a name="l11664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">11664</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk                      (0x3UL &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div>
<div class="line"><a name="l11665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">11665</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV                          RCC_BDCR_LSEDRV_Msk           </span></div>
<div class="line"><a name="l11666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">11666</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_0                        (0x1UL &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div>
<div class="line"><a name="l11667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">11667</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_1                        (0x2UL &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div>
<div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                      (8U)                          </span></div>
<div class="line"><a name="l11670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">11670</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                      (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div>
<div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">11671</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                          RCC_BDCR_RTCSEL_Msk           </span></div>
<div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">11672</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                        (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div>
<div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                        (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div>
<div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">11676</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NOCLOCK                  (0x00000000U)                 </span></div>
<div class="line"><a name="l11677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">11677</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE                      (0x00000100U)                 </span></div>
<div class="line"><a name="l11678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">11678</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI                      (0x00000200U)                 </span></div>
<div class="line"><a name="l11679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">11679</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE                      (0x00000300U)                 </span></div>
<div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                       (15U)                         </span></div>
<div class="line"><a name="l11682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">11682</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                       (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)  </span></div>
<div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">11683</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                           RCC_BDCR_RTCEN_Msk            </span></div>
<div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                       (16U)                         </span></div>
<div class="line"><a name="l11685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">11685</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                       (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)  </span></div>
<div class="line"><a name="l11686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">11686</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                           RCC_BDCR_BDRST_Msk            </span></div>
<div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                        (0U)                          </span></div>
<div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">11690</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                        (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)   </span></div>
<div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">11691</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                            RCC_CSR_LSION_Msk             </span></div>
<div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                       (1U)                          </span></div>
<div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">11693</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                       (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)  </span></div>
<div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">11694</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                           RCC_CSR_LSIRDY_Msk            </span></div>
<div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF_Pos                   (23U)                         </span></div>
<div class="line"><a name="l11696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3">11696</a></span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF_Msk                   (0x1UL &lt;&lt; RCC_CSR_V18PWRRSTF_Pos) </span></div>
<div class="line"><a name="l11697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">11697</a></span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF                       RCC_CSR_V18PWRRSTF_Msk        </span></div>
<div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                         (24U)                         </span></div>
<div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">11699</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                         (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)    </span></div>
<div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">11700</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                             RCC_CSR_RMVF_Msk              </span></div>
<div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                      (25U)                         </span></div>
<div class="line"><a name="l11702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">11702</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                      (0x1UL &lt;&lt; RCC_CSR_OBLRSTF_Pos) </span></div>
<div class="line"><a name="l11703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">11703</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                          RCC_CSR_OBLRSTF_Msk           </span></div>
<div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                      (26U)                         </span></div>
<div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">11705</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                      (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos) </span></div>
<div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">11706</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                          RCC_CSR_PINRSTF_Msk           </span></div>
<div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                      (27U)                         </span></div>
<div class="line"><a name="l11708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">11708</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                      (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos) </span></div>
<div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">11709</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                          RCC_CSR_PORRSTF_Msk           </span></div>
<div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                      (28U)                         </span></div>
<div class="line"><a name="l11711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">11711</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                      (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos) </span></div>
<div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">11712</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                          RCC_CSR_SFTRSTF_Msk           </span></div>
<div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                     (29U)                         </span></div>
<div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">11714</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                     (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos) </span></div>
<div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">11715</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                         RCC_CSR_IWDGRSTF_Msk          </span></div>
<div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                     (30U)                         </span></div>
<div class="line"><a name="l11717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">11717</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                     (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos) </span></div>
<div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">11718</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                         RCC_CSR_WWDGRSTF_Msk          </span></div>
<div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                     (31U)                         </span></div>
<div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">11720</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                     (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos) </span></div>
<div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">11721</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                         RCC_CSR_LPWRRSTF_Msk          </span></div>
<div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ****************/</span></div>
<div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Pos                 (17U)                         </span></div>
<div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">11725</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Msk                 (0x1UL &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos) </span></div>
<div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">11726</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST                     RCC_AHBRSTR_GPIOARST_Msk      </span></div>
<div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Pos                 (18U)                         </span></div>
<div class="line"><a name="l11728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">11728</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Msk                 (0x1UL &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos) </span></div>
<div class="line"><a name="l11729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">11729</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST                     RCC_AHBRSTR_GPIOBRST_Msk      </span></div>
<div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Pos                 (19U)                         </span></div>
<div class="line"><a name="l11731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">11731</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Msk                 (0x1UL &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos) </span></div>
<div class="line"><a name="l11732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">11732</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST                     RCC_AHBRSTR_GPIOCRST_Msk      </span></div>
<div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Pos                 (20U)                         </span></div>
<div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">11734</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Msk                 (0x1UL &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos) </span></div>
<div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">11735</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST                     RCC_AHBRSTR_GPIODRST_Msk      </span></div>
<div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Pos                 (22U)                         </span></div>
<div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">11737</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Msk                 (0x1UL &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos) </span></div>
<div class="line"><a name="l11738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">11738</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST                     RCC_AHBRSTR_GPIOFRST_Msk      </span></div>
<div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Pos                   (24U)                         </span></div>
<div class="line"><a name="l11740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3">11740</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Msk                   (0x1UL &lt;&lt; RCC_AHBRSTR_TSCRST_Pos) </span></div>
<div class="line"><a name="l11741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">11741</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST                       RCC_AHBRSTR_TSCRST_Msk        </span></div>
<div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_ADC12RST_Pos                 (28U)                         </span></div>
<div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6cab37a13a5b0f41863f1537c63fa0">11743</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_ADC12RST_Msk                 (0x1UL &lt;&lt; RCC_AHBRSTR_ADC12RST_Pos) </span></div>
<div class="line"><a name="l11744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a4f93c32c709aae7c4f8db57f8ddd7">11744</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_ADC12RST                     RCC_AHBRSTR_ADC12RST_Msk      </span></div>
<div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span></div>
<div class="line"><a name="l11748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">11748</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Pos                     (0U)                          </span></div>
<div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b">11749</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Msk                     (0xFUL &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">11750</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV                         RCC_CFGR2_PREDIV_Msk          </span></div>
<div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372">11751</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_0                       (0x1UL &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df">11752</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_1                       (0x2UL &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l11753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26">11753</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_2                       (0x4UL &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72">11754</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_3                       (0x8UL &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l11756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">11756</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV1                    (0x00000000U)                 </span></div>
<div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">11757</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2                    (0x00000001U)                 </span></div>
<div class="line"><a name="l11758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">11758</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3                    (0x00000002U)                 </span></div>
<div class="line"><a name="l11759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">11759</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4                    (0x00000003U)                 </span></div>
<div class="line"><a name="l11760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">11760</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5                    (0x00000004U)                 </span></div>
<div class="line"><a name="l11761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">11761</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6                    (0x00000005U)                 </span></div>
<div class="line"><a name="l11762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">11762</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7                    (0x00000006U)                 </span></div>
<div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">11763</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8                    (0x00000007U)                 </span></div>
<div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">11764</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9                    (0x00000008U)                 </span></div>
<div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">11765</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10                   (0x00000009U)                 </span></div>
<div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">11766</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11                   (0x0000000AU)                 </span></div>
<div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">11767</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12                   (0x0000000BU)                 </span></div>
<div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">11768</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13                   (0x0000000CU)                 </span></div>
<div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">11769</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14                   (0x0000000DU)                 </span></div>
<div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">11770</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15                   (0x0000000EU)                 </span></div>
<div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16                   (0x0000000FU)                 </span></div>
<div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_Pos                   (4U)                          </span></div>
<div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga595f83f3b745d5a70d515de5a1c7c34f">11775</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_Msk                   (0x1FUL &lt;&lt; RCC_CFGR2_ADCPRE12_Pos) </span></div>
<div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dde7b64230bd50b6d2c5d4e7b0caf06">11776</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12                       RCC_CFGR2_ADCPRE12_Msk        </span></div>
<div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7fb924b95e73bc60b4d72928e59ff1">11777</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_0                     (0x01UL &lt;&lt; RCC_CFGR2_ADCPRE12_Pos) </span></div>
<div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c8097eb94eac4b93b909b5fb096347">11778</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_1                     (0x02UL &lt;&lt; RCC_CFGR2_ADCPRE12_Pos) </span></div>
<div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8fcc3d6ba32217d3a990d60bf6b4d56">11779</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_2                     (0x04UL &lt;&lt; RCC_CFGR2_ADCPRE12_Pos) </span></div>
<div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8bdda684fb6711ee120f0ae461509">11780</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_3                     (0x08UL &lt;&lt; RCC_CFGR2_ADCPRE12_Pos) </span></div>
<div class="line"><a name="l11781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8850017ce97596eadee1913c68c65319">11781</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_4                     (0x10UL &lt;&lt; RCC_CFGR2_ADCPRE12_Pos) </span></div>
<div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3551c3226b36eeda382177d650c6f374">11783</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_NO                    (0x00000000U)                 </span></div>
<div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b507626ef372162ee4dc91aca9eeb">11784</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV1                  (0x00000100U)                 </span></div>
<div class="line"><a name="l11785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a52acdf5854354e8acc85a3829bae50">11785</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV2                  (0x00000110U)                 </span></div>
<div class="line"><a name="l11786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eae3af6f33a4010e4677552e40a41b7">11786</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV4                  (0x00000120U)                 </span></div>
<div class="line"><a name="l11787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423a7c850d06539a955425c8659be9ad">11787</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV6                  (0x00000130U)                 </span></div>
<div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d63d2953fb92e40ff9028537a90559">11788</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV8                  (0x00000140U)                 </span></div>
<div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1240bfc91ed42fbb7e28abe2a9750f5">11789</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV10                 (0x00000150U)                 </span></div>
<div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ec4d6b0c1d619c7369c7540d23985d">11790</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV12                 (0x00000160U)                 </span></div>
<div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a97aa827b4b5165b371cb583be7cc2">11791</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV16                 (0x00000170U)                 </span></div>
<div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce5cecc6bde7f28c9ca749790fd5019">11792</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV32                 (0x00000180U)                 </span></div>
<div class="line"><a name="l11793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287c0e25b7624b30b850c31ade61ff6f">11793</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV64                 (0x00000190U)                 </span></div>
<div class="line"><a name="l11794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga091f8eebfc3e9b1fb45c44a931cba2fd">11794</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV128                (0x000001A0U)                 </span></div>
<div class="line"><a name="l11795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e664693d1be61812c2ff1482fed5171">11795</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_ADCPRE12_DIV256                (0x000001B0U)                 </span></div>
<div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR3 register  ******************/</span></div>
<div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Pos                   (0U)                          </span></div>
<div class="line"><a name="l11799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8">11799</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Msk                   (0x3UL &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div>
<div class="line"><a name="l11800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">11800</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW                       RCC_CFGR3_USART1SW_Msk        </span></div>
<div class="line"><a name="l11801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a">11801</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_0                     (0x1UL &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div>
<div class="line"><a name="l11802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0">11802</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_1                     (0x2UL &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div>
<div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681289ed506403dd81b45d6e17a30e6f">11804</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_PCLK1                 (0x00000000U)                 </span></div>
<div class="line"><a name="l11805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">11805</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_SYSCLK                (0x00000001U)                 </span></div>
<div class="line"><a name="l11806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">11806</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_LSE                   (0x00000002U)                 </span></div>
<div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">11807</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_HSI                   (0x00000003U)                 </span></div>
<div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_PCLK             RCC_CFGR3_USART1SW_PCLK1</span></div>
<div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160; </div>
<div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2CSW_Pos                      (4U)                          </span></div>
<div class="line"><a name="l11812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga595d202c07c7726258c0916094b33d34">11812</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2CSW_Msk                      (0x1UL &lt;&lt; RCC_CFGR3_I2CSW_Pos) </span></div>
<div class="line"><a name="l11813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3a4730a46e3502221ffdcfda948726">11813</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2CSW                          RCC_CFGR3_I2CSW_Msk           </span></div>
<div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Pos                     (4U)                          </span></div>
<div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546">11815</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Msk                     (0x1UL &lt;&lt; RCC_CFGR3_I2C1SW_Pos) </span></div>
<div class="line"><a name="l11816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">11816</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW                         RCC_CFGR3_I2C1SW_Msk          </span></div>
<div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">11818</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_HSI                     (0x00000000U)                 </span></div>
<div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Pos              (4U)                          </span></div>
<div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415">11820</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Msk              (0x1UL &lt;&lt; RCC_CFGR3_I2C1SW_SYSCLK_Pos) </span></div>
<div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">11821</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK                  RCC_CFGR3_I2C1SW_SYSCLK_Msk   </span></div>
<div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIMSW_Pos                      (8U)                          </span></div>
<div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ddb1c27610ce920e3ee992044470985">11823</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIMSW_Msk                      (0x1UL &lt;&lt; RCC_CFGR3_TIMSW_Pos) </span></div>
<div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b2ad3083025d99ebef45f6ca52065f">11824</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIMSW                          RCC_CFGR3_TIMSW_Msk           </span></div>
<div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW_Pos                     (8U)                          </span></div>
<div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e5fd9eede38717b80e46c88f0ab810">11826</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW_Msk                     (0x1UL &lt;&lt; RCC_CFGR3_TIM1SW_Pos) </span></div>
<div class="line"><a name="l11827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57f98dc12daae0157a6899479559ebaf">11827</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW                         RCC_CFGR3_TIM1SW_Msk          </span></div>
<div class="line"><a name="l11828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada896c02576bf3b86e5867fe1ec8d265">11828</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW_PCLK2                   (0x00000000U)                 </span></div>
<div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW_PLL_Pos                 (8U)                          </span></div>
<div class="line"><a name="l11830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb2ddfd553e2ae584d67bfb9195cc646">11830</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW_PLL_Msk                 (0x1UL &lt;&lt; RCC_CFGR3_TIM1SW_PLL_Pos) </span></div>
<div class="line"><a name="l11831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c2765093b3f34cd0c32b17b38c47eb8">11831</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_TIM1SW_PLL                     RCC_CFGR3_TIM1SW_PLL_Msk      </span></div>
<div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIMSW_Pos                    (12U)                         </span></div>
<div class="line"><a name="l11834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2598ee26084fa07b56cb0bbdbdaa3aa">11834</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIMSW_Msk                    (0x1UL &lt;&lt; RCC_CFGR3_HRTIMSW_Pos) </span></div>
<div class="line"><a name="l11835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087ab0efcf01b2eb6bddd950ce296769">11835</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIMSW                        RCC_CFGR3_HRTIMSW_Msk         </span></div>
<div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW_Pos                   (12U)                         </span></div>
<div class="line"><a name="l11837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fedd311958f4f890df551758aeaff35">11837</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW_Msk                   (0x1UL &lt;&lt; RCC_CFGR3_HRTIM1SW_Pos) </span></div>
<div class="line"><a name="l11838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e61f343744adcdce4a3095864ba243">11838</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW                       RCC_CFGR3_HRTIM1SW_Msk        </span></div>
<div class="line"><a name="l11840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9ca663bb1409007883e638003bf0249">11840</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW_PCLK2                 (0x00000000U)                 </span></div>
<div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW_PLL_Pos               (12U)                         </span></div>
<div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f7485c8b64ab0aeba903c149e65989">11842</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW_PLL_Msk               (0x1UL &lt;&lt; RCC_CFGR3_HRTIM1SW_PLL_Pos) </span></div>
<div class="line"><a name="l11843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5ffdf5f1eed85c17fa529204c758f3">11843</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_HRTIM1SW_PLL                   RCC_CFGR3_HRTIM1SW_PLL_Msk    </span></div>
<div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="preprocessor">#define  RCC_CFGR3_TIM1SW_HCLK                RCC_CFGR3_TIM1SW_PCLK2</span></div>
<div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="preprocessor">#define  RCC_CFGR3_HRTIM1SW_HCLK              RCC_CFGR3_HRTIM1SW_PCLK2</span></div>
<div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160; </div>
<div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F3 serie)</span></div>
<div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l11857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">11857</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER1_SUPPORT  </span></div>
<div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">11858</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT  </span></div>
<div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">11859</a></span>&#160;<span class="preprocessor">#define RTC_BACKUP_SUPPORT   </span></div>
<div class="line"><a name="l11860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">11860</a></span>&#160;<span class="preprocessor">#define RTC_WAKEUP_SUPPORT   </span></div>
<div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                (22U)                                     </span></div>
<div class="line"><a name="l11864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">11864</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                (0x1UL &lt;&lt; RTC_TR_PM_Pos)                   </span></div>
<div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;<span class="preprocessor">#define RTC_TR_PM                    RTC_TR_PM_Msk                             </span></div>
<div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                (20U)                                     </span></div>
<div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">11867</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                (0x3UL &lt;&lt; RTC_TR_HT_Pos)                   </span></div>
<div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="preprocessor">#define RTC_TR_HT                    RTC_TR_HT_Msk                             </span></div>
<div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">11869</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                  (0x1UL &lt;&lt; RTC_TR_HT_Pos)                   </span></div>
<div class="line"><a name="l11870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">11870</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                  (0x2UL &lt;&lt; RTC_TR_HT_Pos)                   </span></div>
<div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                (16U)                                     </span></div>
<div class="line"><a name="l11872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">11872</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                (0xFUL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;<span class="preprocessor">#define RTC_TR_HU                    RTC_TR_HU_Msk                             </span></div>
<div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">11874</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                  (0x1UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">11875</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                  (0x2UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a name="l11876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">11876</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                  (0x4UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">11877</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                  (0x8UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos               (12U)                                     </span></div>
<div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">11879</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk               (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                   RTC_TR_MNT_Msk                            </span></div>
<div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">11881</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                 (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">11882</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                 (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">11883</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                 (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos               (8U)                                      </span></div>
<div class="line"><a name="l11885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">11885</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk               (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                   RTC_TR_MNU_Msk                            </span></div>
<div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">11887</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                 (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">11888</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                 (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">11889</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                 (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">11890</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                 (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                (4U)                                      </span></div>
<div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">11892</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                (0x7UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="preprocessor">#define RTC_TR_ST                    RTC_TR_ST_Msk                             </span></div>
<div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">11894</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                  (0x1UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a name="l11895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">11895</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                  (0x2UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">11896</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                  (0x4UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                (0U)                                      </span></div>
<div class="line"><a name="l11898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">11898</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                (0xFUL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="preprocessor">#define RTC_TR_SU                    RTC_TR_SU_Msk                             </span></div>
<div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">11900</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                  (0x1UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">11901</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                  (0x2UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">11902</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                  (0x4UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">11903</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                  (0x8UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                (20U)                                     </span></div>
<div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">11907</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                (0xFUL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="preprocessor">#define RTC_DR_YT                    RTC_DR_YT_Msk                             </span></div>
<div class="line"><a name="l11909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">11909</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                  (0x1UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">11910</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                  (0x2UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">11911</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                  (0x4UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">11912</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                  (0x8UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                (16U)                                     </span></div>
<div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">11914</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                (0xFUL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define RTC_DR_YU                    RTC_DR_YU_Msk                             </span></div>
<div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">11916</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                  (0x1UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">11917</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                  (0x2UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">11918</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                  (0x4UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">11919</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                  (0x8UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos               (13U)                                     </span></div>
<div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">11921</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk               (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                   RTC_DR_WDU_Msk                            </span></div>
<div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">11923</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                 (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">11924</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                 (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">11925</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                 (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                (12U)                                     </span></div>
<div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">11927</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                (0x1UL &lt;&lt; RTC_DR_MT_Pos)                   </span></div>
<div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define RTC_DR_MT                    RTC_DR_MT_Msk                             </span></div>
<div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                (8U)                                      </span></div>
<div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">11930</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                (0xFUL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define RTC_DR_MU                    RTC_DR_MU_Msk                             </span></div>
<div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">11932</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                  (0x1UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">11933</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                  (0x2UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">11934</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                  (0x4UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">11935</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                  (0x8UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                (4U)                                      </span></div>
<div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">11937</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                (0x3UL &lt;&lt; RTC_DR_DT_Pos)                   </span></div>
<div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="preprocessor">#define RTC_DR_DT                    RTC_DR_DT_Msk                             </span></div>
<div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">11939</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                  (0x1UL &lt;&lt; RTC_DR_DT_Pos)                   </span></div>
<div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">11940</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                  (0x2UL &lt;&lt; RTC_DR_DT_Pos)                   </span></div>
<div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                (0U)                                      </span></div>
<div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">11942</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                (0xFUL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="preprocessor">#define RTC_DR_DU                    RTC_DR_DU_Msk                             </span></div>
<div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">11944</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                  (0x1UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">11945</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                  (0x2UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">11946</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                  (0x4UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">11947</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                  (0x8UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos               (23U)                                     </span></div>
<div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">11951</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk               (0x1UL &lt;&lt; RTC_CR_COE_Pos)                  </span></div>
<div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;<span class="preprocessor">#define RTC_CR_COE                   RTC_CR_COE_Msk                            </span></div>
<div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos              (21U)                                     </span></div>
<div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">11954</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk              (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div>
<div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk                           </span></div>
<div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">11956</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div>
<div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">11957</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div>
<div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos               (20U)                                     </span></div>
<div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">11959</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk               (0x1UL &lt;&lt; RTC_CR_POL_Pos)                  </span></div>
<div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;<span class="preprocessor">#define RTC_CR_POL                   RTC_CR_POL_Msk                            </span></div>
<div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos             (19U)                                     </span></div>
<div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">11962</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk             (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)                </span></div>
<div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk                          </span></div>
<div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Pos               (18U)                                     </span></div>
<div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">11965</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Msk               (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                  </span></div>
<div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;<span class="preprocessor">#define RTC_CR_BKP                   RTC_CR_BKP_Msk                            </span></div>
<div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos             (17U)                                     </span></div>
<div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">11968</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk             (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)                </span></div>
<div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk                          </span></div>
<div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos             (16U)                                     </span></div>
<div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">11971</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk             (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)                </span></div>
<div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk                          </span></div>
<div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos              (15U)                                     </span></div>
<div class="line"><a name="l11974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">11974</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk              (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                 </span></div>
<div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           </span></div>
<div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Pos             (14U)                                     </span></div>
<div class="line"><a name="l11977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">11977</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Msk             (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)                </span></div>
<div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          </span></div>
<div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Pos            (13U)                                     </span></div>
<div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">11980</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)               </span></div>
<div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk                         </span></div>
<div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos            (12U)                                     </span></div>
<div class="line"><a name="l11983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">11983</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)               </span></div>
<div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk                         </span></div>
<div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos               (11U)                                     </span></div>
<div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">11986</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk               (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                  </span></div>
<div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            </span></div>
<div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Pos              (10U)                                     </span></div>
<div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">11989</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                 </span></div>
<div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           </span></div>
<div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Pos             (9U)                                      </span></div>
<div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">11992</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)                </span></div>
<div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk                          </span></div>
<div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos             (8U)                                      </span></div>
<div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">11995</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)                </span></div>
<div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk                          </span></div>
<div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos               (6U)                                      </span></div>
<div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">11998</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk               (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                  </span></div>
<div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                   RTC_CR_FMT_Msk                            </span></div>
<div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos           (5U)                                      </span></div>
<div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">12001</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk           (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)              </span></div>
<div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk                        </span></div>
<div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos           (4U)                                      </span></div>
<div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">12004</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk           (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)              </span></div>
<div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk                        </span></div>
<div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos            (3U)                                      </span></div>
<div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">12007</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk            (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)               </span></div>
<div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         </span></div>
<div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Pos           (0U)                                      </span></div>
<div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">12010</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Msk           (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div>
<div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        </span></div>
<div class="line"><a name="l12012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">12012</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0             (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div>
<div class="line"><a name="l12013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">12013</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1             (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div>
<div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">12014</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2             (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div>
<div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Pos               RTC_CR_BKP_Pos</span></div>
<div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Msk               RTC_CR_BKP_Msk</span></div>
<div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                   RTC_CR_BKP</span></div>
<div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160; </div>
<div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos          (16U)                                     </span></div>
<div class="line"><a name="l12023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">12023</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk          (0x1UL &lt;&lt; RTC_ISR_RECALPF_Pos)             </span></div>
<div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF              RTC_ISR_RECALPF_Msk                       </span></div>
<div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos           (14U)                                     </span></div>
<div class="line"><a name="l12026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">12026</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk           (0x1UL &lt;&lt; RTC_ISR_TAMP2F_Pos)              </span></div>
<div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F               RTC_ISR_TAMP2F_Msk                        </span></div>
<div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos           (13U)                                     </span></div>
<div class="line"><a name="l12029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">12029</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk           (0x1UL &lt;&lt; RTC_ISR_TAMP1F_Pos)              </span></div>
<div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F               RTC_ISR_TAMP1F_Msk                        </span></div>
<div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos            (12U)                                     </span></div>
<div class="line"><a name="l12032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">12032</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk            (0x1UL &lt;&lt; RTC_ISR_TSOVF_Pos)               </span></div>
<div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                RTC_ISR_TSOVF_Msk                         </span></div>
<div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos              (11U)                                     </span></div>
<div class="line"><a name="l12035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">12035</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk              (0x1UL &lt;&lt; RTC_ISR_TSF_Pos)                 </span></div>
<div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                  RTC_ISR_TSF_Msk                           </span></div>
<div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Pos             (10U)                                     </span></div>
<div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">12038</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Msk             (0x1UL &lt;&lt; RTC_ISR_WUTF_Pos)                </span></div>
<div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                 RTC_ISR_WUTF_Msk                          </span></div>
<div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Pos            (9U)                                      </span></div>
<div class="line"><a name="l12041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">12041</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRBF_Pos)               </span></div>
<div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                RTC_ISR_ALRBF_Msk                         </span></div>
<div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos            (8U)                                      </span></div>
<div class="line"><a name="l12044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">12044</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRAF_Pos)               </span></div>
<div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                RTC_ISR_ALRAF_Msk                         </span></div>
<div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos             (7U)                                      </span></div>
<div class="line"><a name="l12047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">12047</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk             (0x1UL &lt;&lt; RTC_ISR_INIT_Pos)                </span></div>
<div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                 RTC_ISR_INIT_Msk                          </span></div>
<div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos            (6U)                                      </span></div>
<div class="line"><a name="l12050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">12050</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk            (0x1UL &lt;&lt; RTC_ISR_INITF_Pos)               </span></div>
<div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                RTC_ISR_INITF_Msk                         </span></div>
<div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos              (5U)                                      </span></div>
<div class="line"><a name="l12053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">12053</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk              (0x1UL &lt;&lt; RTC_ISR_RSF_Pos)                 </span></div>
<div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                  RTC_ISR_RSF_Msk                           </span></div>
<div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos            (4U)                                      </span></div>
<div class="line"><a name="l12056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">12056</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk            (0x1UL &lt;&lt; RTC_ISR_INITS_Pos)               </span></div>
<div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                RTC_ISR_INITS_Msk                         </span></div>
<div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos             (3U)                                      </span></div>
<div class="line"><a name="l12059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">12059</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk             (0x1UL &lt;&lt; RTC_ISR_SHPF_Pos)                </span></div>
<div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                 RTC_ISR_SHPF_Msk                          </span></div>
<div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Pos            (2U)                                      </span></div>
<div class="line"><a name="l12062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">12062</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Msk            (0x1UL &lt;&lt; RTC_ISR_WUTWF_Pos)               </span></div>
<div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                RTC_ISR_WUTWF_Msk                         </span></div>
<div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Pos           (1U)                                      </span></div>
<div class="line"><a name="l12065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">12065</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Msk           (0x1UL &lt;&lt; RTC_ISR_ALRBWF_Pos)              </span></div>
<div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF               RTC_ISR_ALRBWF_Msk                        </span></div>
<div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos           (0U)                                      </span></div>
<div class="line"><a name="l12068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">12068</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk           (0x1UL &lt;&lt; RTC_ISR_ALRAWF_Pos)              </span></div>
<div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF               RTC_ISR_ALRAWF_Msk                        </span></div>
<div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160; </div>
<div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos        (16U)                                     </span></div>
<div class="line"><a name="l12073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">12073</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk        (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)          </span></div>
<div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk                     </span></div>
<div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos        (0U)                                      </span></div>
<div class="line"><a name="l12076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">12076</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)        </span></div>
<div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk                     </span></div>
<div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160; </div>
<div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Pos             (0U)                                      </span></div>
<div class="line"><a name="l12081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">12081</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Msk             (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)             </span></div>
<div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          </span></div>
<div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160; </div>
<div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos          (31U)                                     </span></div>
<div class="line"><a name="l12086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">12086</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)             </span></div>
<div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk                       </span></div>
<div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos         (30U)                                     </span></div>
<div class="line"><a name="l12089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">12089</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)            </span></div>
<div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk                      </span></div>
<div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos            (28U)                                     </span></div>
<div class="line"><a name="l12092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">12092</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div>
<div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk                         </span></div>
<div class="line"><a name="l12094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">12094</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0              (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div>
<div class="line"><a name="l12095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">12095</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1              (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div>
<div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos            (24U)                                     </span></div>
<div class="line"><a name="l12097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">12097</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div>
<div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk                         </span></div>
<div class="line"><a name="l12099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">12099</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0              (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div>
<div class="line"><a name="l12100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">12100</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1              (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div>
<div class="line"><a name="l12101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">12101</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2              (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div>
<div class="line"><a name="l12102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">12102</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3              (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div>
<div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos          (23U)                                     </span></div>
<div class="line"><a name="l12104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">12104</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)             </span></div>
<div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk                       </span></div>
<div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos            (22U)                                     </span></div>
<div class="line"><a name="l12107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">12107</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)               </span></div>
<div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk                         </span></div>
<div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos            (20U)                                     </span></div>
<div class="line"><a name="l12110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">12110</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div>
<div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk                         </span></div>
<div class="line"><a name="l12112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">12112</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0              (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div>
<div class="line"><a name="l12113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">12113</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1              (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div>
<div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos            (16U)                                     </span></div>
<div class="line"><a name="l12115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">12115</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div>
<div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk                         </span></div>
<div class="line"><a name="l12117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">12117</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0              (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div>
<div class="line"><a name="l12118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">12118</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1              (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div>
<div class="line"><a name="l12119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">12119</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2              (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div>
<div class="line"><a name="l12120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">12120</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3              (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div>
<div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos          (15U)                                     </span></div>
<div class="line"><a name="l12122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">12122</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)             </span></div>
<div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk                       </span></div>
<div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos           (12U)                                     </span></div>
<div class="line"><a name="l12125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">12125</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div>
<div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk                        </span></div>
<div class="line"><a name="l12127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">12127</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div>
<div class="line"><a name="l12128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">12128</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div>
<div class="line"><a name="l12129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">12129</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div>
<div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos           (8U)                                      </span></div>
<div class="line"><a name="l12131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">12131</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div>
<div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk                        </span></div>
<div class="line"><a name="l12133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">12133</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div>
<div class="line"><a name="l12134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">12134</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div>
<div class="line"><a name="l12135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">12135</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div>
<div class="line"><a name="l12136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">12136</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div>
<div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos          (7U)                                      </span></div>
<div class="line"><a name="l12138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">12138</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)             </span></div>
<div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk                       </span></div>
<div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos            (4U)                                      </span></div>
<div class="line"><a name="l12141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">12141</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div>
<div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk                         </span></div>
<div class="line"><a name="l12143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">12143</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0              (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div>
<div class="line"><a name="l12144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">12144</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1              (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div>
<div class="line"><a name="l12145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">12145</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2              (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div>
<div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos            (0U)                                      </span></div>
<div class="line"><a name="l12147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">12147</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div>
<div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk                         </span></div>
<div class="line"><a name="l12149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">12149</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0              (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div>
<div class="line"><a name="l12150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">12150</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1              (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div>
<div class="line"><a name="l12151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">12151</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2              (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div>
<div class="line"><a name="l12152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">12152</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3              (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div>
<div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos          (31U)                                     </span></div>
<div class="line"><a name="l12156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">12156</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)             </span></div>
<div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk                       </span></div>
<div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos         (30U)                                     </span></div>
<div class="line"><a name="l12159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">12159</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)            </span></div>
<div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk                      </span></div>
<div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Pos            (28U)                                     </span></div>
<div class="line"><a name="l12162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">12162</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)               </span></div>
<div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk                         </span></div>
<div class="line"><a name="l12164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">12164</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0              (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)               </span></div>
<div class="line"><a name="l12165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">12165</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1              (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)               </span></div>
<div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Pos            (24U)                                     </span></div>
<div class="line"><a name="l12167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">12167</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)               </span></div>
<div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk                         </span></div>
<div class="line"><a name="l12169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">12169</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0              (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)               </span></div>
<div class="line"><a name="l12170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">12170</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1              (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)               </span></div>
<div class="line"><a name="l12171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">12171</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2              (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)               </span></div>
<div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">12172</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3              (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)               </span></div>
<div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos          (23U)                                     </span></div>
<div class="line"><a name="l12174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">12174</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)             </span></div>
<div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk                       </span></div>
<div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Pos            (22U)                                     </span></div>
<div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">12177</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)               </span></div>
<div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk                         </span></div>
<div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Pos            (20U)                                     </span></div>
<div class="line"><a name="l12180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">12180</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)               </span></div>
<div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk                         </span></div>
<div class="line"><a name="l12182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">12182</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0              (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)               </span></div>
<div class="line"><a name="l12183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">12183</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1              (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)               </span></div>
<div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Pos            (16U)                                     </span></div>
<div class="line"><a name="l12185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">12185</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)               </span></div>
<div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk                         </span></div>
<div class="line"><a name="l12187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">12187</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0              (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)               </span></div>
<div class="line"><a name="l12188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">12188</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1              (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)               </span></div>
<div class="line"><a name="l12189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">12189</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2              (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)               </span></div>
<div class="line"><a name="l12190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">12190</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3              (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)               </span></div>
<div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos          (15U)                                     </span></div>
<div class="line"><a name="l12192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">12192</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)             </span></div>
<div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk                       </span></div>
<div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Pos           (12U)                                     </span></div>
<div class="line"><a name="l12195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">12195</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)              </span></div>
<div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk                        </span></div>
<div class="line"><a name="l12197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">12197</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)              </span></div>
<div class="line"><a name="l12198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">12198</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)              </span></div>
<div class="line"><a name="l12199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">12199</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)              </span></div>
<div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Pos           (8U)                                      </span></div>
<div class="line"><a name="l12201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">12201</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)              </span></div>
<div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk                        </span></div>
<div class="line"><a name="l12203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">12203</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)              </span></div>
<div class="line"><a name="l12204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">12204</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)              </span></div>
<div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">12205</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)              </span></div>
<div class="line"><a name="l12206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">12206</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)              </span></div>
<div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos          (7U)                                      </span></div>
<div class="line"><a name="l12208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">12208</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)             </span></div>
<div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk                       </span></div>
<div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Pos            (4U)                                      </span></div>
<div class="line"><a name="l12211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">12211</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)               </span></div>
<div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk                         </span></div>
<div class="line"><a name="l12213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">12213</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0              (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)               </span></div>
<div class="line"><a name="l12214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">12214</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1              (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)               </span></div>
<div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">12215</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2              (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)               </span></div>
<div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Pos            (0U)                                      </span></div>
<div class="line"><a name="l12217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">12217</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)               </span></div>
<div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk                         </span></div>
<div class="line"><a name="l12219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">12219</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0              (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)               </span></div>
<div class="line"><a name="l12220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">12220</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1              (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)               </span></div>
<div class="line"><a name="l12221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">12221</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2              (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)               </span></div>
<div class="line"><a name="l12222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">12222</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3              (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)               </span></div>
<div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos              (0U)                                      </span></div>
<div class="line"><a name="l12226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">12226</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk              (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)                </span></div>
<div class="line"><a name="l12227"></a><span class="lineno">12227</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk                           </span></div>
<div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160; </div>
<div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos               (0U)                                      </span></div>
<div class="line"><a name="l12231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">12231</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk               (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)               </span></div>
<div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                   RTC_SSR_SS_Msk                            </span></div>
<div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160; </div>
<div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos         (0U)                                      </span></div>
<div class="line"><a name="l12236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">12236</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)         </span></div>
<div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk                      </span></div>
<div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos         (31U)                                     </span></div>
<div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">12239</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk         (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)            </span></div>
<div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk                      </span></div>
<div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160; </div>
<div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos              (22U)                                     </span></div>
<div class="line"><a name="l12244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">12244</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk              (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                 </span></div>
<div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           </span></div>
<div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos              (20U)                                     </span></div>
<div class="line"><a name="l12247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">12247</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk              (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div>
<div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk                           </span></div>
<div class="line"><a name="l12249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">12249</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div>
<div class="line"><a name="l12250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">12250</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div>
<div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos              (16U)                                     </span></div>
<div class="line"><a name="l12252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">12252</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk              (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div>
<div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk                           </span></div>
<div class="line"><a name="l12254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">12254</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div>
<div class="line"><a name="l12255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">12255</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div>
<div class="line"><a name="l12256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">12256</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div>
<div class="line"><a name="l12257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">12257</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div>
<div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos             (12U)                                     </span></div>
<div class="line"><a name="l12259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">12259</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk             (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div>
<div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk                          </span></div>
<div class="line"><a name="l12261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">12261</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0               (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div>
<div class="line"><a name="l12262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">12262</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1               (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div>
<div class="line"><a name="l12263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">12263</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2               (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div>
<div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos             (8U)                                      </span></div>
<div class="line"><a name="l12265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">12265</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk             (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk                          </span></div>
<div class="line"><a name="l12267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">12267</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0               (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a name="l12268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">12268</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1               (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a name="l12269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">12269</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2               (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a name="l12270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">12270</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3               (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos              (4U)                                      </span></div>
<div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">12272</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk              (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk                           </span></div>
<div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">12274</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">12275</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">12276</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos              (0U)                                      </span></div>
<div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">12278</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk              (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk                           </span></div>
<div class="line"><a name="l12280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">12280</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a name="l12281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">12281</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">12282</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">12283</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos             (13U)                                     </span></div>
<div class="line"><a name="l12287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">12287</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk             (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div>
<div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          </span></div>
<div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">12289</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0               (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div>
<div class="line"><a name="l12290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">12290</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1               (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div>
<div class="line"><a name="l12291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">12291</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2               (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div>
<div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos              (12U)                                     </span></div>
<div class="line"><a name="l12293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">12293</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk              (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                 </span></div>
<div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk                           </span></div>
<div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos              (8U)                                      </span></div>
<div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">12296</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk              (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div>
<div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk                           </span></div>
<div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">12298</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div>
<div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">12299</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div>
<div class="line"><a name="l12300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">12300</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div>
<div class="line"><a name="l12301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">12301</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div>
<div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos              (4U)                                      </span></div>
<div class="line"><a name="l12303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">12303</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk              (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div>
<div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk                           </span></div>
<div class="line"><a name="l12305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">12305</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div>
<div class="line"><a name="l12306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">12306</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div>
<div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos              (0U)                                      </span></div>
<div class="line"><a name="l12308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">12308</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk              (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div>
<div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk                           </span></div>
<div class="line"><a name="l12310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">12310</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div>
<div class="line"><a name="l12311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">12311</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div>
<div class="line"><a name="l12312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">12312</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div>
<div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">12313</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div>
<div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos             (0U)                                      </span></div>
<div class="line"><a name="l12317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">12317</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk             (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)             </span></div>
<div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          </span></div>
<div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160; </div>
<div class="line"><a name="l12320"></a><span class="lineno">12320</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos            (15U)                                     </span></div>
<div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">12322</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk            (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)               </span></div>
<div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                RTC_CALR_CALP_Msk                         </span></div>
<div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos           (14U)                                     </span></div>
<div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">12325</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)              </span></div>
<div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk                        </span></div>
<div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos          (13U)                                     </span></div>
<div class="line"><a name="l12328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">12328</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk          (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)             </span></div>
<div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk                       </span></div>
<div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos            (0U)                                      </span></div>
<div class="line"><a name="l12331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">12331</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk            (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                RTC_CALR_CALM_Msk                         </span></div>
<div class="line"><a name="l12333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">12333</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0              (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">12334</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1              (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">12335</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2              (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">12336</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3              (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">12337</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4              (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">12338</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5              (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">12339</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6              (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">12340</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7              (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">12341</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8              (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Pos       (23U)                                     </span></div>
<div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af">12345</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Msk       (0x1UL &lt;&lt; RTC_TAFCR_PC15MODE_Pos)          </span></div>
<div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE           RTC_TAFCR_PC15MODE_Msk                    </span></div>
<div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Pos      (22U)                                     </span></div>
<div class="line"><a name="l12348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6">12348</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Msk      (0x1UL &lt;&lt; RTC_TAFCR_PC15VALUE_Pos)         </span></div>
<div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE          RTC_TAFCR_PC15VALUE_Msk                   </span></div>
<div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Pos       (21U)                                     </span></div>
<div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1">12351</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Msk       (0x1UL &lt;&lt; RTC_TAFCR_PC14MODE_Pos)          </span></div>
<div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE           RTC_TAFCR_PC14MODE_Msk                    </span></div>
<div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Pos      (20U)                                     </span></div>
<div class="line"><a name="l12354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351">12354</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Msk      (0x1UL &lt;&lt; RTC_TAFCR_PC14VALUE_Pos)         </span></div>
<div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE          RTC_TAFCR_PC14VALUE_Msk                   </span></div>
<div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Pos       (19U)                                     </span></div>
<div class="line"><a name="l12357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42">12357</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Msk       (0x1UL &lt;&lt; RTC_TAFCR_PC13MODE_Pos)          </span></div>
<div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE           RTC_TAFCR_PC13MODE_Msk                    </span></div>
<div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Pos      (18U)                                     </span></div>
<div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d">12360</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Msk      (0x1UL &lt;&lt; RTC_TAFCR_PC13VALUE_Pos)         </span></div>
<div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE          RTC_TAFCR_PC13VALUE_Msk                   </span></div>
<div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos      (15U)                                     </span></div>
<div class="line"><a name="l12363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">12363</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk      (0x1UL &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)         </span></div>
<div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS          RTC_TAFCR_TAMPPUDIS_Msk                   </span></div>
<div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos       (13U)                                     </span></div>
<div class="line"><a name="l12366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">12366</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk       (0x3UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div>
<div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH           RTC_TAFCR_TAMPPRCH_Msk                    </span></div>
<div class="line"><a name="l12368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">12368</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0         (0x1UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div>
<div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">12369</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1         (0x2UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div>
<div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos        (11U)                                     </span></div>
<div class="line"><a name="l12371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">12371</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk        (0x3UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div>
<div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT            RTC_TAFCR_TAMPFLT_Msk                     </span></div>
<div class="line"><a name="l12373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">12373</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div>
<div class="line"><a name="l12374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">12374</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div>
<div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos       (8U)                                      </span></div>
<div class="line"><a name="l12376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">12376</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk       (0x7UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div>
<div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ           RTC_TAFCR_TAMPFREQ_Msk                    </span></div>
<div class="line"><a name="l12378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">12378</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0         (0x1UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div>
<div class="line"><a name="l12379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">12379</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1         (0x2UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div>
<div class="line"><a name="l12380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">12380</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2         (0x4UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div>
<div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos         (7U)                                      </span></div>
<div class="line"><a name="l12382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">12382</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TAMPTS_Pos)            </span></div>
<div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS             RTC_TAFCR_TAMPTS_Msk                      </span></div>
<div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos       (4U)                                      </span></div>
<div class="line"><a name="l12385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">12385</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk       (0x1UL &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)          </span></div>
<div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG           RTC_TAFCR_TAMP2TRG_Msk                    </span></div>
<div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos         (3U)                                      </span></div>
<div class="line"><a name="l12388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">12388</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TAMP2E_Pos)            </span></div>
<div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E             RTC_TAFCR_TAMP2E_Msk                      </span></div>
<div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos         (2U)                                      </span></div>
<div class="line"><a name="l12391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">12391</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TAMPIE_Pos)            </span></div>
<div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE             RTC_TAFCR_TAMPIE_Msk                      </span></div>
<div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos       (1U)                                      </span></div>
<div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">12394</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk       (0x1UL &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)          </span></div>
<div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG           RTC_TAFCR_TAMP1TRG_Msk                    </span></div>
<div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos         (0U)                                      </span></div>
<div class="line"><a name="l12397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">12397</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TAMP1E_Pos)            </span></div>
<div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E             RTC_TAFCR_TAMP1E_Msk                      </span></div>
<div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160; </div>
<div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;<span class="comment">/* Reference defines */</span></div>
<div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               RTC_TAFCR_PC13VALUE</span></div>
<div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160; </div>
<div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos      (24U)                                     </span></div>
<div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">12405</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk                   </span></div>
<div class="line"><a name="l12407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">12407</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">12408</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">12409</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">12410</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos          (0U)                                      </span></div>
<div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">12412</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)          </span></div>
<div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk                       </span></div>
<div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160; </div>
<div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos      (24U)                                     </span></div>
<div class="line"><a name="l12417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">12417</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk                   </span></div>
<div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">12419</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">12420</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">12421</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">12422</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)         </span></div>
<div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos          (0U)                                      </span></div>
<div class="line"><a name="l12424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">12424</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)          </span></div>
<div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk                       </span></div>
<div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160; </div>
<div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Pos                (0U)                                      </span></div>
<div class="line"><a name="l12429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">12429</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP0R_Pos)            </span></div>
<div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="preprocessor">#define RTC_BKP0R                    RTC_BKP0R_Msk                             </span></div>
<div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160; </div>
<div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Pos                (0U)                                      </span></div>
<div class="line"><a name="l12434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">12434</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP1R_Pos)            </span></div>
<div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;<span class="preprocessor">#define RTC_BKP1R                    RTC_BKP1R_Msk                             </span></div>
<div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160; </div>
<div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Pos                (0U)                                      </span></div>
<div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">12439</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP2R_Pos)            </span></div>
<div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;<span class="preprocessor">#define RTC_BKP2R                    RTC_BKP2R_Msk                             </span></div>
<div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160; </div>
<div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Pos                (0U)                                      </span></div>
<div class="line"><a name="l12444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">12444</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP3R_Pos)            </span></div>
<div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;<span class="preprocessor">#define RTC_BKP3R                    RTC_BKP3R_Msk                             </span></div>
<div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160; </div>
<div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Pos                (0U)                                      </span></div>
<div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">12449</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP4R_Pos)            </span></div>
<div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="preprocessor">#define RTC_BKP4R                    RTC_BKP4R_Msk                             </span></div>
<div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160; </div>
<div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="comment">/******************** Number of backup registers ******************************/</span></div>
<div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER                       5</span></div>
<div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160; </div>
<div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160; </div>
<div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)</span></div>
<div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160; </div>
<div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)                                       </span></div>
<div class="line"><a name="l12468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">12468</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div>
<div class="line"><a name="l12469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">12469</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)                                       </span></div>
<div class="line"><a name="l12471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">12471</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div>
<div class="line"><a name="l12472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">12472</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)                                       </span></div>
<div class="line"><a name="l12474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">12474</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div>
<div class="line"><a name="l12475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">12475</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)                                       </span></div>
<div class="line"><a name="l12477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">12477</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l12478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">12478</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a name="l12479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">12479</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l12480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">12480</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">12481</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l12482"></a><span class="lineno">12482</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)                                       </span></div>
<div class="line"><a name="l12483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">12483</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div>
<div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">12484</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)                                       </span></div>
<div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">12486</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div>
<div class="line"><a name="l12487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">12487</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a name="l12488"></a><span class="lineno">12488</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)                                       </span></div>
<div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">12489</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div>
<div class="line"><a name="l12490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">12490</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)                                       </span></div>
<div class="line"><a name="l12492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">12492</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div>
<div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">12493</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)                                      </span></div>
<div class="line"><a name="l12495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">12495</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div>
<div class="line"><a name="l12496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">12496</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Pos            (11U)                                      </span></div>
<div class="line"><a name="l12498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00">12498</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Msk            (0x1UL &lt;&lt; SPI_CR1_CRCL_Pos)                 </span></div>
<div class="line"><a name="l12499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">12499</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           </span></div>
<div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)                                      </span></div>
<div class="line"><a name="l12501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">12501</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div>
<div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">12502</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)                                      </span></div>
<div class="line"><a name="l12504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">12504</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div>
<div class="line"><a name="l12505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">12505</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)                                      </span></div>
<div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">12507</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div>
<div class="line"><a name="l12508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">12508</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)                                      </span></div>
<div class="line"><a name="l12510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">12510</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div>
<div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">12511</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)                                       </span></div>
<div class="line"><a name="l12515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">12515</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div>
<div class="line"><a name="l12516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">12516</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)                                       </span></div>
<div class="line"><a name="l12518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">12518</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div>
<div class="line"><a name="l12519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">12519</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)                                       </span></div>
<div class="line"><a name="l12521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">12521</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div>
<div class="line"><a name="l12522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">12522</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a name="l12523"></a><span class="lineno">12523</span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Pos            (3U)                                       </span></div>
<div class="line"><a name="l12524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509">12524</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Msk            (0x1UL &lt;&lt; SPI_CR2_NSSP_Pos)                 </span></div>
<div class="line"><a name="l12525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">12525</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           </span></div>
<div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)                                       </span></div>
<div class="line"><a name="l12527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">12527</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div>
<div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">12528</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)                                       </span></div>
<div class="line"><a name="l12530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">12530</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div>
<div class="line"><a name="l12531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">12531</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)                                       </span></div>
<div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">12533</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div>
<div class="line"><a name="l12534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">12534</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)                                       </span></div>
<div class="line"><a name="l12536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">12536</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div>
<div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">12537</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Pos              (8U)                                       </span></div>
<div class="line"><a name="l12539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865">12539</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Msk              (0xFUL &lt;&lt; SPI_CR2_DS_Pos)                   </span></div>
<div class="line"><a name="l12540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">12540</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             </span></div>
<div class="line"><a name="l12541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">12541</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_0                (0x1UL &lt;&lt; SPI_CR2_DS_Pos)                   </span></div>
<div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">12542</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_1                (0x2UL &lt;&lt; SPI_CR2_DS_Pos)                   </span></div>
<div class="line"><a name="l12543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">12543</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_2                (0x4UL &lt;&lt; SPI_CR2_DS_Pos)                   </span></div>
<div class="line"><a name="l12544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">12544</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_3                (0x8UL &lt;&lt; SPI_CR2_DS_Pos)                   </span></div>
<div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Pos           (12U)                                      </span></div>
<div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2">12546</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Msk           (0x1UL &lt;&lt; SPI_CR2_FRXTH_Pos)                </span></div>
<div class="line"><a name="l12547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">12547</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          </span></div>
<div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Pos          (13U)                                      </span></div>
<div class="line"><a name="l12549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985">12549</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMARX_Pos)               </span></div>
<div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">12550</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         </span></div>
<div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Pos          (14U)                                      </span></div>
<div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce">12552</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMATX_Pos)               </span></div>
<div class="line"><a name="l12553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">12553</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         </span></div>
<div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;<span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)                                       </span></div>
<div class="line"><a name="l12557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">12557</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div>
<div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">12558</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)                                       </span></div>
<div class="line"><a name="l12560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">12560</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                   </span></div>
<div class="line"><a name="l12561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">12561</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)                                       </span></div>
<div class="line"><a name="l12563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">12563</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div>
<div class="line"><a name="l12564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">12564</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)                                       </span></div>
<div class="line"><a name="l12566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">12566</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                  </span></div>
<div class="line"><a name="l12567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">12567</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)                                       </span></div>
<div class="line"><a name="l12569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">12569</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                   </span></div>
<div class="line"><a name="l12570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">12570</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)                                       </span></div>
<div class="line"><a name="l12572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">12572</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                   </span></div>
<div class="line"><a name="l12573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">12573</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)                                       </span></div>
<div class="line"><a name="l12575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">12575</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                   </span></div>
<div class="line"><a name="l12576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">12576</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Pos            (9U)                                       </span></div>
<div class="line"><a name="l12578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1">12578</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div>
<div class="line"><a name="l12579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">12579</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           </span></div>
<div class="line"><a name="l12580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">12580</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_0              (0x1UL &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div>
<div class="line"><a name="l12581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">12581</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_1              (0x2UL &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div>
<div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Pos            (11U)                                      </span></div>
<div class="line"><a name="l12583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd">12583</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div>
<div class="line"><a name="l12584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">12584</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           </span></div>
<div class="line"><a name="l12585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">12585</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_0              (0x1UL &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div>
<div class="line"><a name="l12586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">12586</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_1              (0x2UL &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div>
<div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;<span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos               (0U)                                       </span></div>
<div class="line"><a name="l12590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">12590</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                 </span></div>
<div class="line"><a name="l12591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">12591</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       </span></div>
<div class="line"><a name="l12595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">12595</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div>
<div class="line"><a name="l12596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">12596</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;<span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       </span></div>
<div class="line"><a name="l12600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">12600</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div>
<div class="line"><a name="l12601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">12601</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;<span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       </span></div>
<div class="line"><a name="l12605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">12605</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div>
<div class="line"><a name="l12606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">12606</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;<span class="comment">/*                        System Configuration(SYSCFG)                        */</span></div>
<div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div>
<div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos                (0U)                          </span></div>
<div class="line"><a name="l12615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">12615</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk                (0x3UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l12616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d">12616</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE                    SYSCFG_CFGR1_MEM_MODE_Msk     </span></div>
<div class="line"><a name="l12617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817">12617</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0                  (0x00000001U)                 </span></div>
<div class="line"><a name="l12618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3">12618</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1                  (0x00000002U)                 </span></div>
<div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_ITR3_RMP_Pos           (6U)                          </span></div>
<div class="line"><a name="l12620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73290600ba57b1e54ad6c1bd0ae042c6">12620</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_ITR3_RMP_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR1_TIM1_ITR3_RMP_Pos) </span></div>
<div class="line"><a name="l12621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a260971e316f45829b3deba0121906">12621</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_ITR3_RMP               SYSCFG_CFGR1_TIM1_ITR3_RMP_Msk </span></div>
<div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC1_TRIG1_RMP_Pos          (7U)                          </span></div>
<div class="line"><a name="l12623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88894ad4d8993315c12d078c12f2bf7c">12623</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC1_TRIG1_RMP_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_DAC1_TRIG1_RMP_Pos) </span></div>
<div class="line"><a name="l12624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b8f770869e906f017d6e6c62f3e97">12624</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC1_TRIG1_RMP              SYSCFG_CFGR1_DAC1_TRIG1_RMP_Msk </span></div>
<div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Pos                 (11U)                         </span></div>
<div class="line"><a name="l12626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28">12626</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Msk                 (0x1FUL &lt;&lt; SYSCFG_CFGR1_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db">12627</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP                     SYSCFG_CFGR1_DMA_RMP_Msk      </span></div>
<div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos           (11U)                         </span></div>
<div class="line"><a name="l12629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8">12629</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff">12630</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP               SYSCFG_CFGR1_TIM16_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos           (12U)                         </span></div>
<div class="line"><a name="l12632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae105a737eb48a8c3ced5167be02be68">12632</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b">12633</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP               SYSCFG_CFGR1_TIM17_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos     (13U)                         </span></div>
<div class="line"><a name="l12635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26d1c460a9d0ab312dcdbc3626ebb247">12635</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk     (0x1UL &lt;&lt; SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75edfd3eac5d1430b2a347c2c203e5d0">12636</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP         SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Pos     (14U)                         </span></div>
<div class="line"><a name="l12638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf2d99076c21251bc61e63f9ec5567c">12638</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Msk     (0x1UL &lt;&lt; SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b016fee2223b9ceb528212ea44e6241">12639</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP         SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Pos         (15U)                         </span></div>
<div class="line"><a name="l12641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18638208aa5d9d5ab691974ccf0ac70d">12641</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Msk         (0x1UL &lt;&lt; SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2445f1ec7b56be5e04013b4ec6492b04">12642</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP             SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos             (16U)                         </span></div>
<div class="line"><a name="l12644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1">12644</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB6_FMP_Pos) </span></div>
<div class="line"><a name="l12645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae">12645</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP                 SYSCFG_CFGR1_I2C_PB6_FMP_Msk  </span></div>
<div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos             (17U)                         </span></div>
<div class="line"><a name="l12647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187">12647</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB7_FMP_Pos) </span></div>
<div class="line"><a name="l12648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c">12648</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP                 SYSCFG_CFGR1_I2C_PB7_FMP_Msk  </span></div>
<div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos             (18U)                         </span></div>
<div class="line"><a name="l12650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d">12650</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB8_FMP_Pos) </span></div>
<div class="line"><a name="l12651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa82a8f51624e4fa343996c0d6166c2">12651</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP                 SYSCFG_CFGR1_I2C_PB8_FMP_Msk  </span></div>
<div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos             (19U)                         </span></div>
<div class="line"><a name="l12653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988f9843b6c6d9a38ec09b30193f1037">12653</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB9_FMP_Pos) </span></div>
<div class="line"><a name="l12654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc009692a61536e59a135d5a6b63afc">12654</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP                 SYSCFG_CFGR1_I2C_PB9_FMP_Msk  </span></div>
<div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Pos                (20U)                         </span></div>
<div class="line"><a name="l12656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4">12656</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C1_FMP_Pos) </span></div>
<div class="line"><a name="l12657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6">12657</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP                    SYSCFG_CFGR1_I2C1_FMP_Msk     </span></div>
<div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_Pos            (22U)                         </span></div>
<div class="line"><a name="l12659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972f8b6862791fe01b71bf7040f80732">12659</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_Msk            (0x3UL &lt;&lt; SYSCFG_CFGR1_ENCODER_MODE_Pos) </span></div>
<div class="line"><a name="l12660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00014002885de99f4a9e849fbaee60d2">12660</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE                SYSCFG_CFGR1_ENCODER_MODE_Msk </span></div>
<div class="line"><a name="l12661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bec65a433a8bd535537d736cb287cf">12661</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_0              (0x1UL &lt;&lt; SYSCFG_CFGR1_ENCODER_MODE_Pos) </span></div>
<div class="line"><a name="l12662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c767fd9214b342f79489743dbf38c8a">12662</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_1              (0x2UL &lt;&lt; SYSCFG_CFGR1_ENCODER_MODE_Pos) </span></div>
<div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_TIM2_Pos       (22U)                         </span></div>
<div class="line"><a name="l12664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9569e6c95b439ead8e34bd63bdce2586">12664</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_TIM2_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_ENCODER_MODE_TIM2_Pos) </span></div>
<div class="line"><a name="l12665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab54fd5a501c437f4c010b48dc71d8c82">12665</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_TIM2           SYSCFG_CFGR1_ENCODER_MODE_TIM2_Msk </span></div>
<div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_TIM3_Pos       (23U)                         </span></div>
<div class="line"><a name="l12667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebefcad4fdbd36ee06986429d5bc722">12667</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_TIM3_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR1_ENCODER_MODE_TIM3_Pos) </span></div>
<div class="line"><a name="l12668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288f0764bab055767c9fe55fe00b96b8">12668</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ENCODER_MODE_TIM3           SYSCFG_CFGR1_ENCODER_MODE_TIM3_Msk </span></div>
<div class="line"><a name="l12669"></a><span class="lineno">12669</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_Pos                  (26U)                         </span></div>
<div class="line"><a name="l12670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b649519e229e373851afa0d060c6459">12670</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_Msk                  (0x3FUL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b394199c7c2515aa4cf84d3e28d5e71">12671</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE                      SYSCFG_CFGR1_FPU_IE_Msk       </span></div>
<div class="line"><a name="l12672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed60c67f0551da302b2fcbf7a45d56c">12672</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_0                    (0x01UL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f8d70bddd719864e4ee1cfa871217a">12673</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_1                    (0x02UL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7707762bd4192fee7875ec7d5f1f27a1">12674</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_2                    (0x04UL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf085379d759b80ce28d1672eb4a8a69f">12675</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_3                    (0x08UL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8838d130a5c7a34402c789f98d812828">12676</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_4                    (0x10UL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ebd31d4d65b65a38f34b7dd2915679f">12677</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_FPU_IE_5                    (0x20UL &lt;&lt; SYSCFG_CFGR1_FPU_IE_Pos) </span></div>
<div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_RCR register  *******************/</span></div>
<div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE0_Pos                     (0U)                          </span></div>
<div class="line"><a name="l12681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9597a3f3a51341fce0bce711ab52c09e">12681</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE0_Msk                     (0x1UL &lt;&lt; SYSCFG_RCR_PAGE0_Pos) </span></div>
<div class="line"><a name="l12682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3de7910fce6fa1f685ca115c9a79a0">12682</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE0                         SYSCFG_RCR_PAGE0_Msk          </span></div>
<div class="line"><a name="l12683"></a><span class="lineno">12683</span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE1_Pos                     (1U)                          </span></div>
<div class="line"><a name="l12684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac982b1cf841a2673bf0aac299a4f26">12684</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE1_Msk                     (0x1UL &lt;&lt; SYSCFG_RCR_PAGE1_Pos) </span></div>
<div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf1e215d60d5345163f53f0018684d6">12685</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE1                         SYSCFG_RCR_PAGE1_Msk          </span></div>
<div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE2_Pos                     (2U)                          </span></div>
<div class="line"><a name="l12687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36ec9c17bd83cfcbfc36ddb7dcaa9413">12687</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE2_Msk                     (0x1UL &lt;&lt; SYSCFG_RCR_PAGE2_Pos) </span></div>
<div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553fa981fc35791edb6b5c3b8ce820d6">12688</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE2                         SYSCFG_RCR_PAGE2_Msk          </span></div>
<div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE3_Pos                     (3U)                          </span></div>
<div class="line"><a name="l12690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10655c47e54a5ac48f80b35b022e533a">12690</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE3_Msk                     (0x1UL &lt;&lt; SYSCFG_RCR_PAGE3_Pos) </span></div>
<div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a475e3366fa5007146384eda11b20d">12691</a></span>&#160;<span class="preprocessor">#define SYSCFG_RCR_PAGE3                         SYSCFG_RCR_PAGE3_Msk          </span></div>
<div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos                 (0U)                          </span></div>
<div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">12695</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div>
<div class="line"><a name="l12696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">12696</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                     SYSCFG_EXTICR1_EXTI0_Msk      </span></div>
<div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos                 (4U)                          </span></div>
<div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">12698</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div>
<div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">12699</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                     SYSCFG_EXTICR1_EXTI1_Msk      </span></div>
<div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos                 (8U)                          </span></div>
<div class="line"><a name="l12701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">12701</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div>
<div class="line"><a name="l12702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">12702</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                     SYSCFG_EXTICR1_EXTI2_Msk      </span></div>
<div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos                 (12U)                         </span></div>
<div class="line"><a name="l12704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">12704</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div>
<div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                     SYSCFG_EXTICR1_EXTI3_Msk      </span></div>
<div class="line"><a name="l12710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">12710</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">12711</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB                  (0x00000001U)                 </span></div>
<div class="line"><a name="l12712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">12712</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC                  (0x00000002U)                 </span></div>
<div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">12713</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD                  (0x00000003U)                 </span></div>
<div class="line"><a name="l12714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">12714</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE                  (0x00000004U)                 </span></div>
<div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF                  (0x00000005U)                 </span></div>
<div class="line"><a name="l12720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">12720</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">12721</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB                  (0x00000010U)                 </span></div>
<div class="line"><a name="l12722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">12722</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC                  (0x00000020U)                 </span></div>
<div class="line"><a name="l12723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">12723</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD                  (0x00000030U)                 </span></div>
<div class="line"><a name="l12724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">12724</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE                  (0x00000040U)                 </span></div>
<div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF                  (0x00000050U)                 </span></div>
<div class="line"><a name="l12730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">12730</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">12731</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB                  (0x00000100U)                 </span></div>
<div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">12732</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC                  (0x00000200U)                 </span></div>
<div class="line"><a name="l12733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">12733</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD                  (0x00000300U)                 </span></div>
<div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">12734</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE                  (0x00000400U)                 </span></div>
<div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF                  (0x00000500U)                 </span></div>
<div class="line"><a name="l12740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">12740</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">12741</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB                  (0x00001000U)                 </span></div>
<div class="line"><a name="l12742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">12742</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC                  (0x00002000U)                 </span></div>
<div class="line"><a name="l12743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">12743</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD                  (0x00003000U)                 </span></div>
<div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">12744</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE                  (0x00004000U)                 </span></div>
<div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos                 (0U)                          </span></div>
<div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">12748</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div>
<div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">12749</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                     SYSCFG_EXTICR2_EXTI4_Msk      </span></div>
<div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos                 (4U)                          </span></div>
<div class="line"><a name="l12751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">12751</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div>
<div class="line"><a name="l12752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">12752</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                     SYSCFG_EXTICR2_EXTI5_Msk      </span></div>
<div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos                 (8U)                          </span></div>
<div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">12754</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div>
<div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">12755</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                     SYSCFG_EXTICR2_EXTI6_Msk      </span></div>
<div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos                 (12U)                         </span></div>
<div class="line"><a name="l12757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">12757</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div>
<div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                     SYSCFG_EXTICR2_EXTI7_Msk      </span></div>
<div class="line"><a name="l12763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">12763</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">12764</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB                  (0x00000001U)                 </span></div>
<div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">12765</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC                  (0x00000002U)                 </span></div>
<div class="line"><a name="l12766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">12766</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD                  (0x00000003U)                 </span></div>
<div class="line"><a name="l12767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">12767</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE                  (0x00000004U)                 </span></div>
<div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF                  (0x00000005U)                 </span></div>
<div class="line"><a name="l12773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">12773</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">12774</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB                  (0x00000010U)                 </span></div>
<div class="line"><a name="l12775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">12775</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC                  (0x00000020U)                 </span></div>
<div class="line"><a name="l12776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">12776</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD                  (0x00000030U)                 </span></div>
<div class="line"><a name="l12777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">12777</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE                  (0x00000040U)                 </span></div>
<div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF                  (0x00000050U)                 </span></div>
<div class="line"><a name="l12783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">12783</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">12784</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB                  (0x00000100U)                 </span></div>
<div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">12785</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC                  (0x00000200U)                 </span></div>
<div class="line"><a name="l12786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">12786</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD                  (0x00000300U)                 </span></div>
<div class="line"><a name="l12787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">12787</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE                  (0x00000400U)                 </span></div>
<div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF                  (0x00000500U)                 </span></div>
<div class="line"><a name="l12793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">12793</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">12794</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB                  (0x00001000U)                 </span></div>
<div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">12795</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC                  (0x00002000U)                 </span></div>
<div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">12796</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD                  (0x00003000U)                 </span></div>
<div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">12797</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE                  (0x00004000U)                 </span></div>
<div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos                 (0U)                          </span></div>
<div class="line"><a name="l12801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">12801</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div>
<div class="line"><a name="l12802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">12802</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                     SYSCFG_EXTICR3_EXTI8_Msk      </span></div>
<div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos                 (4U)                          </span></div>
<div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">12804</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div>
<div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">12805</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                     SYSCFG_EXTICR3_EXTI9_Msk      </span></div>
<div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos                (8U)                          </span></div>
<div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">12807</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a name="l12808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">12808</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                    SYSCFG_EXTICR3_EXTI10_Msk     </span></div>
<div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos                (12U)                         </span></div>
<div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">12810</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                    SYSCFG_EXTICR3_EXTI11_Msk     </span></div>
<div class="line"><a name="l12816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">12816</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">12817</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB                  (0x00000001U)                 </span></div>
<div class="line"><a name="l12818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">12818</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC                  (0x00000002U)                 </span></div>
<div class="line"><a name="l12819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">12819</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD                  (0x00000003U)                 </span></div>
<div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE                  (0x00000004U)                 </span></div>
<div class="line"><a name="l12825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">12825</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA                  (0x00000000U)                 </span></div>
<div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">12826</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB                  (0x00000010U)                 </span></div>
<div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">12827</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC                  (0x00000020U)                 </span></div>
<div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">12828</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD                  (0x00000030U)                 </span></div>
<div class="line"><a name="l12829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">12829</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE                  (0x00000040U)                 </span></div>
<div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF                  (0x00000050U)                 </span></div>
<div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">12835</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA                 (0x00000000U)                 </span></div>
<div class="line"><a name="l12836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">12836</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB                 (0x00000100U)                 </span></div>
<div class="line"><a name="l12837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">12837</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC                 (0x00000200U)                 </span></div>
<div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">12838</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD                 (0x00000300U)                 </span></div>
<div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">12839</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE                 (0x00000400U)                 </span></div>
<div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF                 (0x00000500U)                 </span></div>
<div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">12845</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA                 (0x00000000U)                 </span></div>
<div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">12846</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB                 (0x00001000U)                 </span></div>
<div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">12847</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC                 (0x00002000U)                 </span></div>
<div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">12848</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD                 (0x00003000U)                 </span></div>
<div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">12849</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE                 (0x00004000U)                 </span></div>
<div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span></div>
<div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos                (0U)                          </span></div>
<div class="line"><a name="l12853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">12853</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">12854</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                    SYSCFG_EXTICR4_EXTI12_Msk     </span></div>
<div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos                (4U)                          </span></div>
<div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">12856</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a name="l12857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">12857</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                    SYSCFG_EXTICR4_EXTI13_Msk     </span></div>
<div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos                (8U)                          </span></div>
<div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">12859</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a name="l12860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">12860</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                    SYSCFG_EXTICR4_EXTI14_Msk     </span></div>
<div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos                (12U)                         </span></div>
<div class="line"><a name="l12862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">12862</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                    SYSCFG_EXTICR4_EXTI15_Msk     </span></div>
<div class="line"><a name="l12868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">12868</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA                 (0x00000000U)                 </span></div>
<div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">12869</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB                 (0x00000001U)                 </span></div>
<div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">12870</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC                 (0x00000002U)                 </span></div>
<div class="line"><a name="l12871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">12871</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD                 (0x00000003U)                 </span></div>
<div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE                 (0x00000004U)                 </span></div>
<div class="line"><a name="l12877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">12877</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA                 (0x00000000U)                 </span></div>
<div class="line"><a name="l12878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">12878</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB                 (0x00000010U)                 </span></div>
<div class="line"><a name="l12879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">12879</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC                 (0x00000020U)                 </span></div>
<div class="line"><a name="l12880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">12880</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD                 (0x00000030U)                 </span></div>
<div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE                 (0x00000040U)                 </span></div>
<div class="line"><a name="l12886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">12886</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA                 (0x00000000U)                 </span></div>
<div class="line"><a name="l12887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">12887</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB                 (0x00000100U)                 </span></div>
<div class="line"><a name="l12888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">12888</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC                 (0x00000200U)                 </span></div>
<div class="line"><a name="l12889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">12889</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD                 (0x00000300U)                 </span></div>
<div class="line"><a name="l12890"></a><span class="lineno">12890</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE                 (0x00000400U)                 </span></div>
<div class="line"><a name="l12895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">12895</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA                 (0x00000000U)                 </span></div>
<div class="line"><a name="l12896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">12896</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB                 (0x00001000U)                 </span></div>
<div class="line"><a name="l12897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">12897</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC                 (0x00002000U)                 </span></div>
<div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">12898</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD                 (0x00003000U)                 </span></div>
<div class="line"><a name="l12899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">12899</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE                 (0x00004000U)                 </span></div>
<div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div>
<div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Pos             (0U)                          </span></div>
<div class="line"><a name="l12903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135">12903</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos) </span></div>
<div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa">12904</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK                 SYSCFG_CFGR2_LOCKUP_LOCK_Msk  </span></div>
<div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos        (1U)                          </span></div>
<div class="line"><a name="l12906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435">12906</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk        (0x1UL &lt;&lt; SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos) </span></div>
<div class="line"><a name="l12907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb">12907</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK            SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk </span></div>
<div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK_Pos                (2U)                          </span></div>
<div class="line"><a name="l12909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124ff4816088735dbeb78ed1a45f3ea0">12909</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR2_PVD_LOCK_Pos) </span></div>
<div class="line"><a name="l12910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546">12910</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK                    SYSCFG_CFGR2_PVD_LOCK_Msk     </span></div>
<div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_BYP_ADDR_PAR_Pos            (4U)                          </span></div>
<div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e6ccee367353740f7a8a14a161c527e">12912</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_BYP_ADDR_PAR_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_BYP_ADDR_PAR_Pos) </span></div>
<div class="line"><a name="l12913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037f86cc0009937fae0b64e678ce2142">12913</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_BYP_ADDR_PAR                SYSCFG_CFGR2_BYP_ADDR_PAR_Msk </span></div>
<div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE_Pos                 (8U)                          </span></div>
<div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f810ac7d60cd4fe442642558675659a">12915</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE_Msk                 (0x1UL &lt;&lt; SYSCFG_CFGR2_SRAM_PE_Pos) </span></div>
<div class="line"><a name="l12916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">12916</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                     SYSCFG_CFGR2_SRAM_PE_Msk      </span></div>
<div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR3 register  *****************/</span></div>
<div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DMA_RMP_Pos                 (0U)                          </span></div>
<div class="line"><a name="l12920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae689805ce5543a8d439b8137bcebea54">12920</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DMA_RMP_Msk                 (0x3FFUL &lt;&lt; SYSCFG_CFGR3_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0245d6252f8fca594b3dd7adcfe87fe">12921</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DMA_RMP                     SYSCFG_CFGR3_DMA_RMP_Msk      </span></div>
<div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos         (0U)                          </span></div>
<div class="line"><a name="l12923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09207c05ae067ffe6a22959cac826ef3">12923</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Msk         (0x3UL &lt;&lt; SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8db087822cb663616d2d6e2933a2aa0">12924</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP             SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae0d89c0d346531fcd603489205340ed">12925</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0           (0x1UL &lt;&lt; SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e58c242b82ddeef761c05a438c7567">12926</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1           (0x2UL &lt;&lt; SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos         (2U)                          </span></div>
<div class="line"><a name="l12928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878d8d707a91e97e744c1d7e44beb61f">12928</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Msk         (0x3UL &lt;&lt; SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043b9e86b13064012930e67269f31c1a">12929</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP             SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f91ecf65da7d477c6533a9123b94cb">12930</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0           (0x1UL &lt;&lt; SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e100b66b3d80dc05c6a28560e8d362">12931</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1           (0x2UL &lt;&lt; SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos         (4U)                          </span></div>
<div class="line"><a name="l12933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48310cca84da95be08cc0d8f0138afc2">12933</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Msk         (0x3UL &lt;&lt; SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd3ef696df822a25182feef14ac58f4">12934</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP             SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9a8f6b74154f3da6d1cc1e39bf1332">12935</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0           (0x1UL &lt;&lt; SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad701a9b6a1243ce92c82de91fc45050f">12936</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1           (0x2UL &lt;&lt; SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos         (6U)                          </span></div>
<div class="line"><a name="l12938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga650842973513d4edba678e0d5406a0aa">12938</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Msk         (0x3UL &lt;&lt; SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f9c30651ef69a2c61b286c3de84105">12939</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP             SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa34dd749794d4db48d608ff33efeb968">12940</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0           (0x1UL &lt;&lt; SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc2fc1c0ca2c3420ed9d8fd2a9b7357">12941</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1           (0x2UL &lt;&lt; SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP_Pos            (8U)                          </span></div>
<div class="line"><a name="l12943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c165487289e16bdb999135739c3fe3">12943</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP_Msk            (0x3UL &lt;&lt; SYSCFG_CFGR3_ADC2_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd15d1518e28254cea0e7520bde75cf0">12944</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP                SYSCFG_CFGR3_ADC2_DMA_RMP_Msk </span></div>
<div class="line"><a name="l12945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492c0abc99d02a80a3d85ce9b1657d6c">12945</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP_0              (0x1UL &lt;&lt; SYSCFG_CFGR3_ADC2_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012e31fbce7c0cd0fdf20c2cb47f1774">12946</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_ADC2_DMA_RMP_1              (0x2UL &lt;&lt; SYSCFG_CFGR3_ADC2_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_TRIGGER_RMP_Pos             (16U)                         </span></div>
<div class="line"><a name="l12948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b4e806f720ac41d6085e15665e33d2">12948</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_TRIGGER_RMP_Msk             (0x3UL &lt;&lt; SYSCFG_CFGR3_TRIGGER_RMP_Pos) </span></div>
<div class="line"><a name="l12949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0130fb8b32e78d9e6b601e99a82a2f1c">12949</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_TRIGGER_RMP                 SYSCFG_CFGR3_TRIGGER_RMP_Msk  </span></div>
<div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG3_RMP_Pos           (16U)                         </span></div>
<div class="line"><a name="l12951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf813e59fa7c9614372339341b3443e">12951</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG3_RMP_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR3_DAC1_TRG3_RMP_Pos) </span></div>
<div class="line"><a name="l12952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f437ecc66553337ed9ebdcdb76d1ad3">12952</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG3_RMP               SYSCFG_CFGR3_DAC1_TRG3_RMP_Msk </span></div>
<div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG5_RMP_Pos           (17U)                         </span></div>
<div class="line"><a name="l12954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f060b11fd5b5e41121e84aae57f6684">12954</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG5_RMP_Msk           (0x1UL &lt;&lt; SYSCFG_CFGR3_DAC1_TRG5_RMP_Pos) </span></div>
<div class="line"><a name="l12955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065f18cab16357266ceca2cdeb8e6f49">12955</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR3_DAC1_TRG5_RMP               SYSCFG_CFGR3_DAC1_TRG5_RMP_Msk </span></div>
<div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)                                         </span></div>
<div class="line"><a name="l12964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">12964</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div>
<div class="line"><a name="l12965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">12965</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)                                         </span></div>
<div class="line"><a name="l12967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">12967</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div>
<div class="line"><a name="l12968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">12968</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)                                         </span></div>
<div class="line"><a name="l12970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">12970</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                    </span></div>
<div class="line"><a name="l12971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">12971</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)                                         </span></div>
<div class="line"><a name="l12973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">12973</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div>
<div class="line"><a name="l12974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">12974</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)                                         </span></div>
<div class="line"><a name="l12976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">12976</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div>
<div class="line"><a name="l12977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">12977</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)                                         </span></div>
<div class="line"><a name="l12980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">12980</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a name="l12981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">12981</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a name="l12982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">12982</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a name="l12983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">12983</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)                                         </span></div>
<div class="line"><a name="l12986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">12986</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div>
<div class="line"><a name="l12987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">12987</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a name="l12989"></a><span class="lineno">12989</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)                                         </span></div>
<div class="line"><a name="l12990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">12990</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a name="l12991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">12991</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a name="l12992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">12992</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a name="l12993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">12993</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a name="l12995"></a><span class="lineno">12995</span>&#160;<span class="preprocessor">#define TIM_CR1_UIFREMAP_Pos      (11U)                                        </span></div>
<div class="line"><a name="l12996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09b833467a8a80aea28716d5807c5d7">12996</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UIFREMAP_Msk      (0x1UL &lt;&lt; TIM_CR1_UIFREMAP_Pos)               </span></div>
<div class="line"><a name="l12997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">12997</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         </span></div>
<div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)                                         </span></div>
<div class="line"><a name="l13001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">13001</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div>
<div class="line"><a name="l13002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">13002</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)                                         </span></div>
<div class="line"><a name="l13004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">13004</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div>
<div class="line"><a name="l13005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">13005</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)                                         </span></div>
<div class="line"><a name="l13007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">13007</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div>
<div class="line"><a name="l13008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">13008</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a name="l13010"></a><span class="lineno">13010</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)                                         </span></div>
<div class="line"><a name="l13011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">13011</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">13012</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a name="l13013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">13013</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">13014</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l13015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">13015</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l13017"></a><span class="lineno">13017</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)                                         </span></div>
<div class="line"><a name="l13018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">13018</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div>
<div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">13019</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)                                         </span></div>
<div class="line"><a name="l13021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">13021</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div>
<div class="line"><a name="l13022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">13022</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)                                         </span></div>
<div class="line"><a name="l13024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">13024</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div>
<div class="line"><a name="l13025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">13025</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)                                        </span></div>
<div class="line"><a name="l13027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">13027</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div>
<div class="line"><a name="l13028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">13028</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)                                        </span></div>
<div class="line"><a name="l13030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">13030</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div>
<div class="line"><a name="l13031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">13031</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)                                        </span></div>
<div class="line"><a name="l13033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">13033</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div>
<div class="line"><a name="l13034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">13034</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)                                        </span></div>
<div class="line"><a name="l13036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">13036</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div>
<div class="line"><a name="l13037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">13037</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)                                        </span></div>
<div class="line"><a name="l13039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">13039</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div>
<div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">13040</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS5_Pos          (16U)                                        </span></div>
<div class="line"><a name="l13043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3b0a193707e2d7ba1421a526a531e2">13043</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS5_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS5_Pos)                   </span></div>
<div class="line"><a name="l13044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618">13044</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             </span></div>
<div class="line"><a name="l13045"></a><span class="lineno">13045</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS6_Pos          (18U)                                        </span></div>
<div class="line"><a name="l13046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b38c4fd500502e9489ef59908d5633">13046</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS6_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS6_Pos)                   </span></div>
<div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934">13047</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             </span></div>
<div class="line"><a name="l13049"></a><span class="lineno">13049</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2_Pos          (20U)                                        </span></div>
<div class="line"><a name="l13050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f56183c230729b98063b3f3876bad47">13050</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2_Msk          (0xFUL &lt;&lt; TIM_CR2_MMS2_Pos)                   </span></div>
<div class="line"><a name="l13051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">13051</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             </span></div>
<div class="line"><a name="l13052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990">13052</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2_0            (0x1UL &lt;&lt; TIM_CR2_MMS2_Pos)                   </span></div>
<div class="line"><a name="l13053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5">13053</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2_1            (0x2UL &lt;&lt; TIM_CR2_MMS2_Pos)                   </span></div>
<div class="line"><a name="l13054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527">13054</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2_2            (0x4UL &lt;&lt; TIM_CR2_MMS2_Pos)                   </span></div>
<div class="line"><a name="l13055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">13055</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS2_3            (0x8UL &lt;&lt; TIM_CR2_MMS2_Pos)                   </span></div>
<div class="line"><a name="l13057"></a><span class="lineno">13057</span>&#160;<span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)                                         </span></div>
<div class="line"><a name="l13059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">13059</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x10007UL &lt;&lt; TIM_SMCR_SMS_Pos)               </span></div>
<div class="line"><a name="l13060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">13060</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a name="l13061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">13061</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0            (0x00000001U)                                </span></div>
<div class="line"><a name="l13062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">13062</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1            (0x00000002U)                                </span></div>
<div class="line"><a name="l13063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">13063</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2            (0x00000004U)                                </span></div>
<div class="line"><a name="l13064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29">13064</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_3            (0x00010000U)                                </span></div>
<div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)                                         </span></div>
<div class="line"><a name="l13067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105">13067</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1UL &lt;&lt; TIM_SMCR_OCCS_Pos)                  </span></div>
<div class="line"><a name="l13068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">13068</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div>
<div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)                                         </span></div>
<div class="line"><a name="l13071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">13071</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l13072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">13072</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a name="l13073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">13073</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0             (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l13074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">13074</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1             (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l13075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">13075</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2             (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l13077"></a><span class="lineno">13077</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)                                         </span></div>
<div class="line"><a name="l13078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">13078</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div>
<div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">13079</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)                                         </span></div>
<div class="line"><a name="l13082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">13082</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l13083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">13083</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a name="l13084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">13084</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l13085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">13085</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l13086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">13086</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">13087</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l13089"></a><span class="lineno">13089</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)                                        </span></div>
<div class="line"><a name="l13090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">13090</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a name="l13091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">13091</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a name="l13092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">13092</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a name="l13093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">13093</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)                                        </span></div>
<div class="line"><a name="l13096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">13096</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div>
<div class="line"><a name="l13097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">13097</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)                                        </span></div>
<div class="line"><a name="l13099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">13099</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div>
<div class="line"><a name="l13100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">13100</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)                                         </span></div>
<div class="line"><a name="l13104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">13104</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div>
<div class="line"><a name="l13105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">13105</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)                                         </span></div>
<div class="line"><a name="l13107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">13107</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div>
<div class="line"><a name="l13108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">13108</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)                                         </span></div>
<div class="line"><a name="l13110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">13110</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div>
<div class="line"><a name="l13111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">13111</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)                                         </span></div>
<div class="line"><a name="l13113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">13113</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div>
<div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">13114</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)                                         </span></div>
<div class="line"><a name="l13116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">13116</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div>
<div class="line"><a name="l13117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">13117</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)                                         </span></div>
<div class="line"><a name="l13119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">13119</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div>
<div class="line"><a name="l13120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">13120</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)                                         </span></div>
<div class="line"><a name="l13122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">13122</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div>
<div class="line"><a name="l13123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">13123</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)                                         </span></div>
<div class="line"><a name="l13125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">13125</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div>
<div class="line"><a name="l13126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">13126</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a name="l13127"></a><span class="lineno">13127</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)                                         </span></div>
<div class="line"><a name="l13128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">13128</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div>
<div class="line"><a name="l13129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">13129</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)                                         </span></div>
<div class="line"><a name="l13131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">13131</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div>
<div class="line"><a name="l13132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">13132</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)                                        </span></div>
<div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">13134</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div>
<div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">13135</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a name="l13136"></a><span class="lineno">13136</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)                                        </span></div>
<div class="line"><a name="l13137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">13137</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div>
<div class="line"><a name="l13138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">13138</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)                                        </span></div>
<div class="line"><a name="l13140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">13140</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div>
<div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">13141</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)                                        </span></div>
<div class="line"><a name="l13143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">13143</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div>
<div class="line"><a name="l13144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">13144</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)                                        </span></div>
<div class="line"><a name="l13146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">13146</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div>
<div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">13147</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;<span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)                                         </span></div>
<div class="line"><a name="l13151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">13151</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                     </span></div>
<div class="line"><a name="l13152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">13152</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)                                         </span></div>
<div class="line"><a name="l13154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">13154</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div>
<div class="line"><a name="l13155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">13155</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)                                         </span></div>
<div class="line"><a name="l13157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">13157</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div>
<div class="line"><a name="l13158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">13158</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)                                         </span></div>
<div class="line"><a name="l13160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">13160</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div>
<div class="line"><a name="l13161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">13161</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)                                         </span></div>
<div class="line"><a name="l13163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">13163</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div>
<div class="line"><a name="l13164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">13164</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)                                         </span></div>
<div class="line"><a name="l13166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">13166</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div>
<div class="line"><a name="l13167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">13167</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)                                         </span></div>
<div class="line"><a name="l13169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">13169</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                     </span></div>
<div class="line"><a name="l13170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">13170</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)                                         </span></div>
<div class="line"><a name="l13172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">13172</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                     </span></div>
<div class="line"><a name="l13173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">13173</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;<span class="preprocessor">#define TIM_SR_B2IF_Pos           (8U)                                         </span></div>
<div class="line"><a name="l13175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad64da46f96903b3c765a23c742523ceb">13175</a></span>&#160;<span class="preprocessor">#define TIM_SR_B2IF_Msk           (0x1UL &lt;&lt; TIM_SR_B2IF_Pos)                    </span></div>
<div class="line"><a name="l13176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">13176</a></span>&#160;<span class="preprocessor">#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              </span></div>
<div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)                                         </span></div>
<div class="line"><a name="l13178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">13178</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div>
<div class="line"><a name="l13179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">13179</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a name="l13180"></a><span class="lineno">13180</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)                                        </span></div>
<div class="line"><a name="l13181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">13181</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div>
<div class="line"><a name="l13182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">13182</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)                                        </span></div>
<div class="line"><a name="l13184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">13184</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div>
<div class="line"><a name="l13185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">13185</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)                                        </span></div>
<div class="line"><a name="l13187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">13187</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div>
<div class="line"><a name="l13188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">13188</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;<span class="preprocessor">#define TIM_SR_CC5IF_Pos          (16U)                                        </span></div>
<div class="line"><a name="l13190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65">13190</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC5IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC5IF_Pos)                   </span></div>
<div class="line"><a name="l13191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">13191</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             </span></div>
<div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;<span class="preprocessor">#define TIM_SR_CC6IF_Pos          (17U)                                        </span></div>
<div class="line"><a name="l13193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1">13193</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC6IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC6IF_Pos)                   </span></div>
<div class="line"><a name="l13194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">13194</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             </span></div>
<div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;<span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)                                         </span></div>
<div class="line"><a name="l13198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">13198</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                     </span></div>
<div class="line"><a name="l13199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">13199</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)                                         </span></div>
<div class="line"><a name="l13201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">13201</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div>
<div class="line"><a name="l13202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">13202</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)                                         </span></div>
<div class="line"><a name="l13204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">13204</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div>
<div class="line"><a name="l13205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">13205</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)                                         </span></div>
<div class="line"><a name="l13207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">13207</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div>
<div class="line"><a name="l13208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">13208</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)                                         </span></div>
<div class="line"><a name="l13210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">13210</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div>
<div class="line"><a name="l13211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">13211</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)                                         </span></div>
<div class="line"><a name="l13213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">13213</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div>
<div class="line"><a name="l13214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">13214</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)                                         </span></div>
<div class="line"><a name="l13216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">13216</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                     </span></div>
<div class="line"><a name="l13217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">13217</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)                                         </span></div>
<div class="line"><a name="l13219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">13219</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                     </span></div>
<div class="line"><a name="l13220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">13220</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;<span class="preprocessor">#define TIM_EGR_B2G_Pos           (8U)                                         </span></div>
<div class="line"><a name="l13222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3">13222</a></span>&#160;<span class="preprocessor">#define TIM_EGR_B2G_Msk           (0x1UL &lt;&lt; TIM_EGR_B2G_Pos)                    </span></div>
<div class="line"><a name="l13223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">13223</a></span>&#160;<span class="preprocessor">#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              </span></div>
<div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)                                         </span></div>
<div class="line"><a name="l13227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">13227</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a name="l13228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">13228</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a name="l13229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">13229</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a name="l13230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">13230</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)                                         </span></div>
<div class="line"><a name="l13233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">13233</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div>
<div class="line"><a name="l13234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">13234</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)                                         </span></div>
<div class="line"><a name="l13236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">13236</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div>
<div class="line"><a name="l13237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">13237</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)                                         </span></div>
<div class="line"><a name="l13240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">13240</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC1M_Pos)              </span></div>
<div class="line"><a name="l13241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">13241</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a name="l13242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">13242</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x00000010U)                                </span></div>
<div class="line"><a name="l13243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">13243</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x00000020U)                                </span></div>
<div class="line"><a name="l13244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">13244</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x00000040U)                                </span></div>
<div class="line"><a name="l13245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93">13245</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_3          (0x00010000U)                                </span></div>
<div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)                                         </span></div>
<div class="line"><a name="l13248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">13248</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div>
<div class="line"><a name="l13249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">13249</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)                                         </span></div>
<div class="line"><a name="l13252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">13252</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a name="l13253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">13253</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a name="l13254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">13254</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a name="l13255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">13255</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)                                        </span></div>
<div class="line"><a name="l13258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">13258</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div>
<div class="line"><a name="l13259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">13259</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)                                        </span></div>
<div class="line"><a name="l13261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">13261</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div>
<div class="line"><a name="l13262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">13262</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)                                        </span></div>
<div class="line"><a name="l13265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">13265</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC2M_Pos)              </span></div>
<div class="line"><a name="l13266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">13266</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">13267</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x00001000U)                                </span></div>
<div class="line"><a name="l13268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">13268</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x00002000U)                                </span></div>
<div class="line"><a name="l13269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">13269</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x00004000U)                                </span></div>
<div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afde805ac7d80768b0e8a94133cc108">13270</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_3          (0x01000000U)                                </span></div>
<div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)                                        </span></div>
<div class="line"><a name="l13273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">13273</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div>
<div class="line"><a name="l13274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">13274</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160; </div>
<div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         </span></div>
<div class="line"><a name="l13279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">13279</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a name="l13280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">13280</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">13281</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a name="l13282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">13282</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)                                         </span></div>
<div class="line"><a name="l13285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">13285</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l13286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">13286</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a name="l13287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">13287</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l13288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">13288</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l13289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">13289</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l13290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">13290</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        </span></div>
<div class="line"><a name="l13293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">13293</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a name="l13294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">13294</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a name="l13295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">13295</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a name="l13296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">13296</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)                                        </span></div>
<div class="line"><a name="l13299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">13299</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l13300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">13300</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a name="l13301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">13301</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l13302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">13302</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l13303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">13303</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l13304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">13304</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a name="l13307"></a><span class="lineno">13307</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)                                         </span></div>
<div class="line"><a name="l13308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">13308</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a name="l13309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">13309</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a name="l13310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">13310</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a name="l13311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">13311</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a name="l13313"></a><span class="lineno">13313</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)                                         </span></div>
<div class="line"><a name="l13314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">13314</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div>
<div class="line"><a name="l13315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">13315</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)                                         </span></div>
<div class="line"><a name="l13317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">13317</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div>
<div class="line"><a name="l13318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">13318</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)                                         </span></div>
<div class="line"><a name="l13321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">13321</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC3M_Pos)              </span></div>
<div class="line"><a name="l13322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">13322</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a name="l13323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">13323</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x00000010U)                                </span></div>
<div class="line"><a name="l13324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">13324</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x00000020U)                                </span></div>
<div class="line"><a name="l13325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">13325</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x00000040U)                                </span></div>
<div class="line"><a name="l13326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa715c5b88b33870f6f8763f6df5dab4e">13326</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_3          (0x00010000U)                                </span></div>
<div class="line"><a name="l13328"></a><span class="lineno">13328</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)                                         </span></div>
<div class="line"><a name="l13329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">13329</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div>
<div class="line"><a name="l13330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">13330</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a name="l13332"></a><span class="lineno">13332</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)                                         </span></div>
<div class="line"><a name="l13333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">13333</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a name="l13334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">13334</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a name="l13335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">13335</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a name="l13336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">13336</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a name="l13338"></a><span class="lineno">13338</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)                                        </span></div>
<div class="line"><a name="l13339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">13339</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div>
<div class="line"><a name="l13340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">13340</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)                                        </span></div>
<div class="line"><a name="l13342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">13342</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div>
<div class="line"><a name="l13343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">13343</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)                                        </span></div>
<div class="line"><a name="l13346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">13346</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC4M_Pos)              </span></div>
<div class="line"><a name="l13347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">13347</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">13348</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x00001000U)                                </span></div>
<div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">13349</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x00002000U)                                </span></div>
<div class="line"><a name="l13350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">13350</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x00004000U)                                </span></div>
<div class="line"><a name="l13351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00088921276b0185b802397e30e45f6">13351</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_3          (0x01000000U)                                </span></div>
<div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)                                        </span></div>
<div class="line"><a name="l13354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">13354</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div>
<div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">13355</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a name="l13357"></a><span class="lineno">13357</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160; </div>
<div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         </span></div>
<div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">13360</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">13361</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a name="l13362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">13362</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">13363</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)                                         </span></div>
<div class="line"><a name="l13366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">13366</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">13367</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a name="l13368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">13368</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l13369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">13369</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l13370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">13370</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">13371</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        </span></div>
<div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">13374</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a name="l13375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">13375</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a name="l13376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">13376</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">13377</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)                                        </span></div>
<div class="line"><a name="l13380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">13380</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">13381</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a name="l13382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">13382</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l13383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">13383</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">13384</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l13385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">13385</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l13387"></a><span class="lineno">13387</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a name="l13388"></a><span class="lineno">13388</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">13389</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div>
<div class="line"><a name="l13390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">13390</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a name="l13391"></a><span class="lineno">13391</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)                                         </span></div>
<div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">13392</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div>
<div class="line"><a name="l13393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">13393</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)                                         </span></div>
<div class="line"><a name="l13395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">13395</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div>
<div class="line"><a name="l13396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">13396</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a name="l13397"></a><span class="lineno">13397</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)                                         </span></div>
<div class="line"><a name="l13398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">13398</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div>
<div class="line"><a name="l13399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">13399</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a name="l13400"></a><span class="lineno">13400</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)                                         </span></div>
<div class="line"><a name="l13401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">13401</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div>
<div class="line"><a name="l13402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">13402</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)                                         </span></div>
<div class="line"><a name="l13404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">13404</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div>
<div class="line"><a name="l13405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">13405</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)                                         </span></div>
<div class="line"><a name="l13407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">13407</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div>
<div class="line"><a name="l13408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">13408</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a name="l13409"></a><span class="lineno">13409</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)                                         </span></div>
<div class="line"><a name="l13410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">13410</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div>
<div class="line"><a name="l13411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">13411</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a name="l13412"></a><span class="lineno">13412</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)                                         </span></div>
<div class="line"><a name="l13413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">13413</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div>
<div class="line"><a name="l13414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">13414</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a name="l13415"></a><span class="lineno">13415</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)                                         </span></div>
<div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">13416</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div>
<div class="line"><a name="l13417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">13417</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)                                        </span></div>
<div class="line"><a name="l13419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">13419</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div>
<div class="line"><a name="l13420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">13420</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)                                        </span></div>
<div class="line"><a name="l13422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">13422</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div>
<div class="line"><a name="l13423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">13423</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)                                        </span></div>
<div class="line"><a name="l13425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">13425</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div>
<div class="line"><a name="l13426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">13426</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a name="l13427"></a><span class="lineno">13427</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)                                        </span></div>
<div class="line"><a name="l13428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">13428</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div>
<div class="line"><a name="l13429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">13429</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)                                        </span></div>
<div class="line"><a name="l13431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">13431</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div>
<div class="line"><a name="l13432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">13432</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;<span class="preprocessor">#define TIM_CCER_CC5E_Pos         (16U)                                        </span></div>
<div class="line"><a name="l13434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e">13434</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC5E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5E_Pos)                  </span></div>
<div class="line"><a name="l13435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0">13435</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            </span></div>
<div class="line"><a name="l13436"></a><span class="lineno">13436</span>&#160;<span class="preprocessor">#define TIM_CCER_CC5P_Pos         (17U)                                        </span></div>
<div class="line"><a name="l13437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb78c4138706b523ac3a879782702c7">13437</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC5P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5P_Pos)                  </span></div>
<div class="line"><a name="l13438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">13438</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            </span></div>
<div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;<span class="preprocessor">#define TIM_CCER_CC6E_Pos         (20U)                                        </span></div>
<div class="line"><a name="l13440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef4ea79463170df9a037e2582631e03">13440</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC6E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6E_Pos)                  </span></div>
<div class="line"><a name="l13441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d">13441</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            </span></div>
<div class="line"><a name="l13442"></a><span class="lineno">13442</span>&#160;<span class="preprocessor">#define TIM_CCER_CC6P_Pos         (21U)                                        </span></div>
<div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ce2c07d9587bf60ca858a9d14b555c">13443</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC6P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6P_Pos)                  </span></div>
<div class="line"><a name="l13444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">13444</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            </span></div>
<div class="line"><a name="l13446"></a><span class="lineno">13446</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)                                         </span></div>
<div class="line"><a name="l13448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">13448</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)             </span></div>
<div class="line"><a name="l13449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">13449</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div>
<div class="line"><a name="l13450"></a><span class="lineno">13450</span>&#160;<span class="preprocessor">#define TIM_CNT_UIFCPY_Pos        (31U)                                        </span></div>
<div class="line"><a name="l13451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31400d488e545a45eba6e90e0958c069">13451</a></span>&#160;<span class="preprocessor">#define TIM_CNT_UIFCPY_Msk        (0x1UL &lt;&lt; TIM_CNT_UIFCPY_Pos)                 </span></div>
<div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">13452</a></span>&#160;<span class="preprocessor">#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           </span></div>
<div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)                                         </span></div>
<div class="line"><a name="l13456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">13456</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div>
<div class="line"><a name="l13457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">13457</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a name="l13459"></a><span class="lineno">13459</span>&#160;<span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a name="l13460"></a><span class="lineno">13460</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)                                         </span></div>
<div class="line"><a name="l13461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">13461</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)             </span></div>
<div class="line"><a name="l13462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">13462</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a name="l13464"></a><span class="lineno">13464</span>&#160;<span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a name="l13465"></a><span class="lineno">13465</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)                                         </span></div>
<div class="line"><a name="l13466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">13466</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFFFUL &lt;&lt; TIM_RCR_REP_Pos)                 </span></div>
<div class="line"><a name="l13467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">13467</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a name="l13470"></a><span class="lineno">13470</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">13471</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div>
<div class="line"><a name="l13472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">13472</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a name="l13474"></a><span class="lineno">13474</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">13476</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div>
<div class="line"><a name="l13477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">13477</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a name="l13479"></a><span class="lineno">13479</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">13481</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div>
<div class="line"><a name="l13482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">13482</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a name="l13484"></a><span class="lineno">13484</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">13486</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div>
<div class="line"><a name="l13487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">13487</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR5 register  *******************/</span></div>
<div class="line"><a name="l13490"></a><span class="lineno">13490</span>&#160;<span class="preprocessor">#define TIM_CCR5_CCR5_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a">13491</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR5_CCR5_Pos)           </span></div>
<div class="line"><a name="l13492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">13492</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            </span></div>
<div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C1_Pos        (29U)                                        </span></div>
<div class="line"><a name="l13494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7707fe708a5d704159008c77655f7b">13494</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C1_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C1_Pos)                 </span></div>
<div class="line"><a name="l13495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">13495</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           </span></div>
<div class="line"><a name="l13496"></a><span class="lineno">13496</span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C2_Pos        (30U)                                        </span></div>
<div class="line"><a name="l13497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98">13497</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C2_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C2_Pos)                 </span></div>
<div class="line"><a name="l13498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">13498</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           </span></div>
<div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C3_Pos        (31U)                                        </span></div>
<div class="line"><a name="l13500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea9e79e0528eefb3b45918774246531">13500</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C3_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C3_Pos)                 </span></div>
<div class="line"><a name="l13501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">13501</a></span>&#160;<span class="preprocessor">#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           </span></div>
<div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR6 register  *******************/</span></div>
<div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;<span class="preprocessor">#define TIM_CCR6_CCR6_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf3f84efc6a97c06036734752c90b890">13505</a></span>&#160;<span class="preprocessor">#define TIM_CCR6_CCR6_Msk         (0xFFFFUL &lt;&lt; TIM_CCR6_CCR6_Pos)               </span></div>
<div class="line"><a name="l13506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac811f82d51257abd39a3ade0b7e2d990">13506</a></span>&#160;<span class="preprocessor">#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            </span></div>
<div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;<span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)                                         </span></div>
<div class="line"><a name="l13510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">13510</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">13511</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a name="l13512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">13512</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">13513</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">13514</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">13515</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">13516</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">13517</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">13518</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">13519</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)                                         </span></div>
<div class="line"><a name="l13522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">13522</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a name="l13523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">13523</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a name="l13524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">13524</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a name="l13525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">13525</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)                                        </span></div>
<div class="line"><a name="l13528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">13528</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div>
<div class="line"><a name="l13529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">13529</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)                                        </span></div>
<div class="line"><a name="l13531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">13531</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div>
<div class="line"><a name="l13532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">13532</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)                                        </span></div>
<div class="line"><a name="l13534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">13534</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div>
<div class="line"><a name="l13535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">13535</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)                                        </span></div>
<div class="line"><a name="l13537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">13537</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div>
<div class="line"><a name="l13538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">13538</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a name="l13539"></a><span class="lineno">13539</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)                                        </span></div>
<div class="line"><a name="l13540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">13540</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div>
<div class="line"><a name="l13541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">13541</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)                                        </span></div>
<div class="line"><a name="l13543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">13543</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div>
<div class="line"><a name="l13544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">13544</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKF_Pos          (16U)                                        </span></div>
<div class="line"><a name="l13547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4">13547</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKF_Msk          (0xFUL &lt;&lt; TIM_BDTR_BKF_Pos)                   </span></div>
<div class="line"><a name="l13548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">13548</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             </span></div>
<div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2F_Pos         (20U)                                        </span></div>
<div class="line"><a name="l13550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5227d19ecfa2559de4271672ed8c3e75">13550</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2F_Msk         (0xFUL &lt;&lt; TIM_BDTR_BK2F_Pos)                  </span></div>
<div class="line"><a name="l13551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">13551</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            </span></div>
<div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2E_Pos         (24U)                                        </span></div>
<div class="line"><a name="l13554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910d00d0c755277ce1f85e74cdd2ef93">13554</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2E_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2E_Pos)                  </span></div>
<div class="line"><a name="l13555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">13555</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            </span></div>
<div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2P_Pos         (25U)                                        </span></div>
<div class="line"><a name="l13557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1760db2566652821d0c0853b898049">13557</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2P_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2P_Pos)                  </span></div>
<div class="line"><a name="l13558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">13558</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            </span></div>
<div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)                                         </span></div>
<div class="line"><a name="l13562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">13562</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l13563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">13563</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a name="l13564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">13564</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l13565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">13565</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l13566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">13566</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l13567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">13567</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l13568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">13568</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)                                         </span></div>
<div class="line"><a name="l13571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">13571</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l13572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">13572</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a name="l13573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">13573</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l13574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">13574</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l13575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">13575</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">13576</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l13577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">13577</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)                                         </span></div>
<div class="line"><a name="l13581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">13581</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div>
<div class="line"><a name="l13582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">13582</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a name="l13584"></a><span class="lineno">13584</span>&#160;<span class="comment">/*******************  Bit definition for TIM16_OR register  *********************/</span></div>
<div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP_Pos      (0U)                                         </span></div>
<div class="line"><a name="l13586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b6f2303c565eea3ad236b183b38da96">13586</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP_Msk      (0x3UL &lt;&lt; TIM16_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a name="l13587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2911a0460dae22a933e359e6863c491f">13587</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP          TIM16_OR_TI1_RMP_Msk                         </span></div>
<div class="line"><a name="l13588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d521da5893da29986d332ecb53c13b">13588</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP_0        (0x1UL &lt;&lt; TIM16_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a name="l13589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c247c99ce6b8fed75cd05de107a1c6">13589</a></span>&#160;<span class="preprocessor">#define TIM16_OR_TI1_RMP_1        (0x2UL &lt;&lt; TIM16_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a name="l13591"></a><span class="lineno">13591</span>&#160;<span class="comment">/*******************  Bit definition for TIM1_OR register  *********************/</span></div>
<div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_Pos      (0U)                                          </span></div>
<div class="line"><a name="l13593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180ee07b17ba799bdba500f0609be6f6">13593</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_Msk      (0xFUL &lt;&lt; TIM1_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a name="l13594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7ea976aff5c9e2dc8f38567142e03bd">13594</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP          TIM1_OR_ETR_RMP_Msk                           </span></div>
<div class="line"><a name="l13595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3c6c18ca7b9aba1725d5dd94c96b48">13595</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_0        (0x1UL &lt;&lt; TIM1_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62869f186d252393c3beb1a9d2170917">13596</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_1        (0x2UL &lt;&lt; TIM1_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a name="l13597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c55d9aeb043bd377667862d6092e3a">13597</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_2        (0x4UL &lt;&lt; TIM1_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a name="l13598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b33e4e4b4a8def03caa78a39e8ebbf">13598</a></span>&#160;<span class="preprocessor">#define TIM1_OR_ETR_RMP_3        (0x8UL &lt;&lt; TIM1_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR3 register  *******************/</span></div>
<div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5FE_Pos       (2U)                                         </span></div>
<div class="line"><a name="l13602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41440b5b66b657da3b56d964d5c98e6b">13602</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5FE_Pos)                </span></div>
<div class="line"><a name="l13603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a">13603</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          </span></div>
<div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5PE_Pos       (3U)                                         </span></div>
<div class="line"><a name="l13605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9d1be96a903e2317f0fc926e74f2e0">13605</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5PE_Pos)                </span></div>
<div class="line"><a name="l13606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666">13606</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          </span></div>
<div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M_Pos        (4U)                                         </span></div>
<div class="line"><a name="l13609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac">13609</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC5M_Pos)              </span></div>
<div class="line"><a name="l13610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148">13610</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           </span></div>
<div class="line"><a name="l13611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb">13611</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC5M_Pos)              </span></div>
<div class="line"><a name="l13612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba30d9baa5e308b080bc7c0bc20b388">13612</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC5M_Pos)              </span></div>
<div class="line"><a name="l13613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc049a5a0b8a82af4416e64229e5a478">13613</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC5M_Pos)              </span></div>
<div class="line"><a name="l13614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78cb1c998cc7cf37399aa471e338ab0">13614</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC5M_Pos)              </span></div>
<div class="line"><a name="l13616"></a><span class="lineno">13616</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5CE_Pos       (7U)                                         </span></div>
<div class="line"><a name="l13617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a806bf0c14b4a19f160feb99409e41a">13617</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5CE_Pos)                </span></div>
<div class="line"><a name="l13618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922">13618</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          </span></div>
<div class="line"><a name="l13620"></a><span class="lineno">13620</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6FE_Pos       (10U)                                        </span></div>
<div class="line"><a name="l13621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de">13621</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6FE_Pos)                </span></div>
<div class="line"><a name="l13622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8">13622</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          </span></div>
<div class="line"><a name="l13623"></a><span class="lineno">13623</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6PE_Pos       (11U)                                        </span></div>
<div class="line"><a name="l13624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1634df85bbd21e3be7b5d09164d961">13624</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6PE_Pos)                </span></div>
<div class="line"><a name="l13625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476">13625</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          </span></div>
<div class="line"><a name="l13627"></a><span class="lineno">13627</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M_Pos        (12U)                                        </span></div>
<div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf8ce57a967a976fa5a23029743d3cf">13628</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC6M_Pos)              </span></div>
<div class="line"><a name="l13629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb">13629</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           </span></div>
<div class="line"><a name="l13630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca">13630</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC6M_Pos)              </span></div>
<div class="line"><a name="l13631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918d4cefba958f09580585eb55e0c253">13631</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC6M_Pos)              </span></div>
<div class="line"><a name="l13632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7faa4f85b1118969ec7f596ed986cb56">13632</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC6M_Pos)              </span></div>
<div class="line"><a name="l13633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0202c101a1709dbf736a349995e7d1">13633</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC6M_Pos)              </span></div>
<div class="line"><a name="l13635"></a><span class="lineno">13635</span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6CE_Pos       (15U)                                        </span></div>
<div class="line"><a name="l13636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43e090b350a0cf1c09071d94970f5f9">13636</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6CE_Pos)                </span></div>
<div class="line"><a name="l13637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9">13637</a></span>&#160;<span class="preprocessor">#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          </span></div>
<div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l13640"></a><span class="lineno">13640</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l13641"></a><span class="lineno">13641</span>&#160;<span class="comment">/*                          Touch Sensing Controller (TSC)                    */</span></div>
<div class="line"><a name="l13642"></a><span class="lineno">13642</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l13643"></a><span class="lineno">13643</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;<span class="comment">/*******************  Bit definition for TSC_CR register  *********************/</span></div>
<div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;<span class="preprocessor">#define TSC_CR_TSCE_Pos          (0U)                                          </span></div>
<div class="line"><a name="l13646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48ebc5401dd0ab889aad87262c7368af">13646</a></span>&#160;<span class="preprocessor">#define TSC_CR_TSCE_Msk          (0x1UL &lt;&lt; TSC_CR_TSCE_Pos)                     </span></div>
<div class="line"><a name="l13647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a">13647</a></span>&#160;<span class="preprocessor">#define TSC_CR_TSCE              TSC_CR_TSCE_Msk                               </span></div>
<div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;<span class="preprocessor">#define TSC_CR_START_Pos         (1U)                                          </span></div>
<div class="line"><a name="l13649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6e0b8351215ade6a39b8c98df53d65">13649</a></span>&#160;<span class="preprocessor">#define TSC_CR_START_Msk         (0x1UL &lt;&lt; TSC_CR_START_Pos)                    </span></div>
<div class="line"><a name="l13650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d">13650</a></span>&#160;<span class="preprocessor">#define TSC_CR_START             TSC_CR_START_Msk                              </span></div>
<div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="preprocessor">#define TSC_CR_AM_Pos            (2U)                                          </span></div>
<div class="line"><a name="l13652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a599fd210bd35a872234ced0f59b3">13652</a></span>&#160;<span class="preprocessor">#define TSC_CR_AM_Msk            (0x1UL &lt;&lt; TSC_CR_AM_Pos)                       </span></div>
<div class="line"><a name="l13653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06">13653</a></span>&#160;<span class="preprocessor">#define TSC_CR_AM                TSC_CR_AM_Msk                                 </span></div>
<div class="line"><a name="l13654"></a><span class="lineno">13654</span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL_Pos       (3U)                                          </span></div>
<div class="line"><a name="l13655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7124e0a0d6e40193ee2700105cbf16e">13655</a></span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL_Msk       (0x1UL &lt;&lt; TSC_CR_SYNCPOL_Pos)                  </span></div>
<div class="line"><a name="l13656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad">13656</a></span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL           TSC_CR_SYNCPOL_Msk                            </span></div>
<div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">#define TSC_CR_IODEF_Pos         (4U)                                          </span></div>
<div class="line"><a name="l13658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4eb9a941c8bac7df95f1571a511b02d">13658</a></span>&#160;<span class="preprocessor">#define TSC_CR_IODEF_Msk         (0x1UL &lt;&lt; TSC_CR_IODEF_Pos)                    </span></div>
<div class="line"><a name="l13659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb">13659</a></span>&#160;<span class="preprocessor">#define TSC_CR_IODEF             TSC_CR_IODEF_Msk                              </span></div>
<div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">#define TSC_CR_MCV_Pos           (5U)                                          </span></div>
<div class="line"><a name="l13662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17037b85b2ee0c7216d128214aaaa927">13662</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_Msk           (0x7UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a name="l13663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0">13663</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV               TSC_CR_MCV_Msk                                </span></div>
<div class="line"><a name="l13664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5">13664</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_0             (0x1UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a name="l13665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548">13665</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_1             (0x2UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a name="l13666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49">13666</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_2             (0x4UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a name="l13668"></a><span class="lineno">13668</span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_Pos         (12U)                                         </span></div>
<div class="line"><a name="l13669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a">13669</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_Msk         (0x7UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a name="l13670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7">13670</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC             TSC_CR_PGPSC_Msk                              </span></div>
<div class="line"><a name="l13671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e">13671</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_0           (0x1UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a name="l13672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178">13672</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_1           (0x2UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a name="l13673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c">13673</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_2           (0x4UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a name="l13675"></a><span class="lineno">13675</span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC_Pos         (15U)                                         </span></div>
<div class="line"><a name="l13676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca">13676</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC_Msk         (0x1UL &lt;&lt; TSC_CR_SSPSC_Pos)                    </span></div>
<div class="line"><a name="l13677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca">13677</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC             TSC_CR_SSPSC_Msk                              </span></div>
<div class="line"><a name="l13678"></a><span class="lineno">13678</span>&#160;<span class="preprocessor">#define TSC_CR_SSE_Pos           (16U)                                         </span></div>
<div class="line"><a name="l13679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f37283d55c905486044b979105ae678">13679</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSE_Msk           (0x1UL &lt;&lt; TSC_CR_SSE_Pos)                      </span></div>
<div class="line"><a name="l13680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339">13680</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSE               TSC_CR_SSE_Msk                                </span></div>
<div class="line"><a name="l13682"></a><span class="lineno">13682</span>&#160;<span class="preprocessor">#define TSC_CR_SSD_Pos           (17U)                                         </span></div>
<div class="line"><a name="l13683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee">13683</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_Msk           (0x7FUL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4">13684</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD               TSC_CR_SSD_Msk                                </span></div>
<div class="line"><a name="l13685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10">13685</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_0             (0x01UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115">13686</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_1             (0x02UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990">13687</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_2             (0x04UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553">13688</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_3             (0x08UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad">13689</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_4             (0x10UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6">13690</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_5             (0x20UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f">13691</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_6             (0x40UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a name="l13693"></a><span class="lineno">13693</span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_Pos          (24U)                                         </span></div>
<div class="line"><a name="l13694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed93043587a900045f03dc7bdb9f100">13694</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_Msk          (0xFUL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a name="l13695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3">13695</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL              TSC_CR_CTPL_Msk                               </span></div>
<div class="line"><a name="l13696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665">13696</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_0            (0x1UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a name="l13697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361">13697</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_1            (0x2UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a name="l13698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">13698</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_2            (0x4UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a name="l13699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">13699</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_3            (0x8UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_Pos          (28U)                                         </span></div>
<div class="line"><a name="l13702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26ab445a22524376d13f0ad96d84d54">13702</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_Msk          (0xFUL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a name="l13703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234">13703</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH              TSC_CR_CTPH_Msk                               </span></div>
<div class="line"><a name="l13704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0">13704</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_0            (0x1UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a name="l13705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab">13705</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_1            (0x2UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a name="l13706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426">13706</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_2            (0x4UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a name="l13707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96">13707</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_3            (0x8UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IER register  ********************/</span></div>
<div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE_Pos        (0U)                                          </span></div>
<div class="line"><a name="l13711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7">13711</a></span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE_Msk        (0x1UL &lt;&lt; TSC_IER_EOAIE_Pos)                   </span></div>
<div class="line"><a name="l13712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98">13712</a></span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE            TSC_IER_EOAIE_Msk                             </span></div>
<div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE_Pos        (1U)                                          </span></div>
<div class="line"><a name="l13714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a346fba7028395529a2b6b401f3f3b">13714</a></span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE_Msk        (0x1UL &lt;&lt; TSC_IER_MCEIE_Pos)                   </span></div>
<div class="line"><a name="l13715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503">13715</a></span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE            TSC_IER_MCEIE_Msk                             </span></div>
<div class="line"><a name="l13717"></a><span class="lineno">13717</span>&#160;<span class="comment">/*******************  Bit definition for TSC_ICR register  ********************/</span></div>
<div class="line"><a name="l13718"></a><span class="lineno">13718</span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC_Pos        (0U)                                          </span></div>
<div class="line"><a name="l13719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a0614611c87dd6635cae48e2000acc">13719</a></span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC_Msk        (0x1UL &lt;&lt; TSC_ICR_EOAIC_Pos)                   </span></div>
<div class="line"><a name="l13720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb">13720</a></span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC            TSC_ICR_EOAIC_Msk                             </span></div>
<div class="line"><a name="l13721"></a><span class="lineno">13721</span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC_Pos        (1U)                                          </span></div>
<div class="line"><a name="l13722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeb228f0002927a29b0abb8a88569f01">13722</a></span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC_Msk        (0x1UL &lt;&lt; TSC_ICR_MCEIC_Pos)                   </span></div>
<div class="line"><a name="l13723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245">13723</a></span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC            TSC_ICR_MCEIC_Msk                             </span></div>
<div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="comment">/*******************  Bit definition for TSC_ISR register  ********************/</span></div>
<div class="line"><a name="l13726"></a><span class="lineno">13726</span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF_Pos         (0U)                                          </span></div>
<div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62167d0e5acdc7187f94ef017fbf984">13727</a></span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF_Msk         (0x1UL &lt;&lt; TSC_ISR_EOAF_Pos)                    </span></div>
<div class="line"><a name="l13728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94">13728</a></span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF             TSC_ISR_EOAF_Msk                              </span></div>
<div class="line"><a name="l13729"></a><span class="lineno">13729</span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF_Pos         (1U)                                          </span></div>
<div class="line"><a name="l13730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949e9e2ce80648d5c80ca97ff62f9f8a">13730</a></span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF_Msk         (0x1UL &lt;&lt; TSC_ISR_MCEF_Pos)                    </span></div>
<div class="line"><a name="l13731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f">13731</a></span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF             TSC_ISR_MCEF_Msk                              </span></div>
<div class="line"><a name="l13733"></a><span class="lineno">13733</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IOHCR register  ******************/</span></div>
<div class="line"><a name="l13734"></a><span class="lineno">13734</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1_Pos     (0U)                                          </span></div>
<div class="line"><a name="l13735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad914ae8c873cbd6c90a0f85badf108ea">13735</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO1_Pos)                </span></div>
<div class="line"><a name="l13736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8">13736</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1         TSC_IOHCR_G1_IO1_Msk                          </span></div>
<div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2_Pos     (1U)                                          </span></div>
<div class="line"><a name="l13738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962c5fc27318f21d7b4dba7b4797f204">13738</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO2_Pos)                </span></div>
<div class="line"><a name="l13739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da">13739</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2         TSC_IOHCR_G1_IO2_Msk                          </span></div>
<div class="line"><a name="l13740"></a><span class="lineno">13740</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3_Pos     (2U)                                          </span></div>
<div class="line"><a name="l13741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2">13741</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO3_Pos)                </span></div>
<div class="line"><a name="l13742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd">13742</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3         TSC_IOHCR_G1_IO3_Msk                          </span></div>
<div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4_Pos     (3U)                                          </span></div>
<div class="line"><a name="l13744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85db0d34a6e1784899b5f503fa447137">13744</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO4_Pos)                </span></div>
<div class="line"><a name="l13745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d">13745</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4         TSC_IOHCR_G1_IO4_Msk                          </span></div>
<div class="line"><a name="l13746"></a><span class="lineno">13746</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1_Pos     (4U)                                          </span></div>
<div class="line"><a name="l13747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0368c722120c5fe9bc867c44770dec4">13747</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO1_Pos)                </span></div>
<div class="line"><a name="l13748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56">13748</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1         TSC_IOHCR_G2_IO1_Msk                          </span></div>
<div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2_Pos     (5U)                                          </span></div>
<div class="line"><a name="l13750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c">13750</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO2_Pos)                </span></div>
<div class="line"><a name="l13751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511">13751</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2         TSC_IOHCR_G2_IO2_Msk                          </span></div>
<div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3_Pos     (6U)                                          </span></div>
<div class="line"><a name="l13753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa">13753</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO3_Pos)                </span></div>
<div class="line"><a name="l13754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a">13754</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3         TSC_IOHCR_G2_IO3_Msk                          </span></div>
<div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4_Pos     (7U)                                          </span></div>
<div class="line"><a name="l13756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa851496c60c087f91b6bad50d54ed10">13756</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO4_Pos)                </span></div>
<div class="line"><a name="l13757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf">13757</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4         TSC_IOHCR_G2_IO4_Msk                          </span></div>
<div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1_Pos     (8U)                                          </span></div>
<div class="line"><a name="l13759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31">13759</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO1_Pos)                </span></div>
<div class="line"><a name="l13760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75">13760</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1         TSC_IOHCR_G3_IO1_Msk                          </span></div>
<div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2_Pos     (9U)                                          </span></div>
<div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a2279022d718d948cadd9b3384cd27">13762</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO2_Pos)                </span></div>
<div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16">13763</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2         TSC_IOHCR_G3_IO2_Msk                          </span></div>
<div class="line"><a name="l13764"></a><span class="lineno">13764</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3_Pos     (10U)                                         </span></div>
<div class="line"><a name="l13765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd">13765</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO3_Pos)                </span></div>
<div class="line"><a name="l13766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302">13766</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3         TSC_IOHCR_G3_IO3_Msk                          </span></div>
<div class="line"><a name="l13767"></a><span class="lineno">13767</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4_Pos     (11U)                                         </span></div>
<div class="line"><a name="l13768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4">13768</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO4_Pos)                </span></div>
<div class="line"><a name="l13769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16">13769</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4         TSC_IOHCR_G3_IO4_Msk                          </span></div>
<div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1_Pos     (12U)                                         </span></div>
<div class="line"><a name="l13771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0e106831adfd4d26be14e2fcc27f16">13771</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO1_Pos)                </span></div>
<div class="line"><a name="l13772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f">13772</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1         TSC_IOHCR_G4_IO1_Msk                          </span></div>
<div class="line"><a name="l13773"></a><span class="lineno">13773</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2_Pos     (13U)                                         </span></div>
<div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ab26ba1317a9233421d5bbbc98c65f">13774</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO2_Pos)                </span></div>
<div class="line"><a name="l13775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72">13775</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2         TSC_IOHCR_G4_IO2_Msk                          </span></div>
<div class="line"><a name="l13776"></a><span class="lineno">13776</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3_Pos     (14U)                                         </span></div>
<div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d02a4a8239e984257fad85122f8861">13777</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO3_Pos)                </span></div>
<div class="line"><a name="l13778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33">13778</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3         TSC_IOHCR_G4_IO3_Msk                          </span></div>
<div class="line"><a name="l13779"></a><span class="lineno">13779</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4_Pos     (15U)                                         </span></div>
<div class="line"><a name="l13780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679df472f64e3b84144510c54a6c3488">13780</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO4_Pos)                </span></div>
<div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8">13781</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4         TSC_IOHCR_G4_IO4_Msk                          </span></div>
<div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1_Pos     (16U)                                         </span></div>
<div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85">13783</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO1_Pos)                </span></div>
<div class="line"><a name="l13784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2">13784</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1         TSC_IOHCR_G5_IO1_Msk                          </span></div>
<div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2_Pos     (17U)                                         </span></div>
<div class="line"><a name="l13786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0945252a4ad54fc2e45c265552f23b1">13786</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO2_Pos)                </span></div>
<div class="line"><a name="l13787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6">13787</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2         TSC_IOHCR_G5_IO2_Msk                          </span></div>
<div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3_Pos     (18U)                                         </span></div>
<div class="line"><a name="l13789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8584b8f434a451d286bfc57a580cfa">13789</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO3_Pos)                </span></div>
<div class="line"><a name="l13790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa">13790</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3         TSC_IOHCR_G5_IO3_Msk                          </span></div>
<div class="line"><a name="l13791"></a><span class="lineno">13791</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4_Pos     (19U)                                         </span></div>
<div class="line"><a name="l13792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2e5851c2873baacdbcc9465e1b143d">13792</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO4_Pos)                </span></div>
<div class="line"><a name="l13793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb">13793</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4         TSC_IOHCR_G5_IO4_Msk                          </span></div>
<div class="line"><a name="l13794"></a><span class="lineno">13794</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1_Pos     (20U)                                         </span></div>
<div class="line"><a name="l13795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892">13795</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO1_Pos)                </span></div>
<div class="line"><a name="l13796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f">13796</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1         TSC_IOHCR_G6_IO1_Msk                          </span></div>
<div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2_Pos     (21U)                                         </span></div>
<div class="line"><a name="l13798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae">13798</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO2_Pos)                </span></div>
<div class="line"><a name="l13799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9">13799</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2         TSC_IOHCR_G6_IO2_Msk                          </span></div>
<div class="line"><a name="l13800"></a><span class="lineno">13800</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3_Pos     (22U)                                         </span></div>
<div class="line"><a name="l13801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80b053bb58ca972fb4895848218a36a">13801</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO3_Pos)                </span></div>
<div class="line"><a name="l13802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24">13802</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3         TSC_IOHCR_G6_IO3_Msk                          </span></div>
<div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4_Pos     (23U)                                         </span></div>
<div class="line"><a name="l13804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae376d64e0cc9cde21f51f9364b1f558d">13804</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO4_Pos)                </span></div>
<div class="line"><a name="l13805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7">13805</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4         TSC_IOHCR_G6_IO4_Msk                          </span></div>
<div class="line"><a name="l13806"></a><span class="lineno">13806</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1_Pos     (24U)                                         </span></div>
<div class="line"><a name="l13807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fce707381e8493dabfd6ad661bb4e87">13807</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO1_Pos)                </span></div>
<div class="line"><a name="l13808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8">13808</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1         TSC_IOHCR_G7_IO1_Msk                          </span></div>
<div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2_Pos     (25U)                                         </span></div>
<div class="line"><a name="l13810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8">13810</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO2_Pos)                </span></div>
<div class="line"><a name="l13811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce">13811</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2         TSC_IOHCR_G7_IO2_Msk                          </span></div>
<div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3_Pos     (26U)                                         </span></div>
<div class="line"><a name="l13813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c">13813</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO3_Pos)                </span></div>
<div class="line"><a name="l13814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c">13814</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3         TSC_IOHCR_G7_IO3_Msk                          </span></div>
<div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4_Pos     (27U)                                         </span></div>
<div class="line"><a name="l13816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6470cae5e195d31f1519c59c8903df2c">13816</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO4_Pos)                </span></div>
<div class="line"><a name="l13817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395">13817</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4         TSC_IOHCR_G7_IO4_Msk                          </span></div>
<div class="line"><a name="l13818"></a><span class="lineno">13818</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1_Pos     (28U)                                         </span></div>
<div class="line"><a name="l13819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c0ab1f7e0f8078c6e7550d4e51892f8">13819</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO1_Pos)                </span></div>
<div class="line"><a name="l13820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068">13820</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1         TSC_IOHCR_G8_IO1_Msk                          </span></div>
<div class="line"><a name="l13821"></a><span class="lineno">13821</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2_Pos     (29U)                                         </span></div>
<div class="line"><a name="l13822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9da218e2e8f46e887e3894483df4626">13822</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO2_Pos)                </span></div>
<div class="line"><a name="l13823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646">13823</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2         TSC_IOHCR_G8_IO2_Msk                          </span></div>
<div class="line"><a name="l13824"></a><span class="lineno">13824</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3_Pos     (30U)                                         </span></div>
<div class="line"><a name="l13825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d0ae7ad8bd6fb3dfa10354fc2964c3">13825</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO3_Pos)                </span></div>
<div class="line"><a name="l13826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1">13826</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3         TSC_IOHCR_G8_IO3_Msk                          </span></div>
<div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4_Pos     (31U)                                         </span></div>
<div class="line"><a name="l13828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e81f525f7d6dbdb4ed7c5e1ca097a3">13828</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO4_Pos)                </span></div>
<div class="line"><a name="l13829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c">13829</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4         TSC_IOHCR_G8_IO4_Msk                          </span></div>
<div class="line"><a name="l13831"></a><span class="lineno">13831</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IOASCR register  *****************/</span></div>
<div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1_Pos    (0U)                                          </span></div>
<div class="line"><a name="l13833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa09269d702707c666f40524b19a623e">13833</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO1_Pos)               </span></div>
<div class="line"><a name="l13834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f">13834</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1        TSC_IOASCR_G1_IO1_Msk                         </span></div>
<div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2_Pos    (1U)                                          </span></div>
<div class="line"><a name="l13836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455">13836</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO2_Pos)               </span></div>
<div class="line"><a name="l13837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86">13837</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2        TSC_IOASCR_G1_IO2_Msk                         </span></div>
<div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3_Pos    (2U)                                          </span></div>
<div class="line"><a name="l13839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262b0da8982b3b6d7bf848435f7c664">13839</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO3_Pos)               </span></div>
<div class="line"><a name="l13840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed">13840</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3        TSC_IOASCR_G1_IO3_Msk                         </span></div>
<div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4_Pos    (3U)                                          </span></div>
<div class="line"><a name="l13842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbe0176b1fedd1f4011715241f5ace0">13842</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO4_Pos)               </span></div>
<div class="line"><a name="l13843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1">13843</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4        TSC_IOASCR_G1_IO4_Msk                         </span></div>
<div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1_Pos    (4U)                                          </span></div>
<div class="line"><a name="l13845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16591b29fba47053d84879f23cef06b">13845</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO1_Pos)               </span></div>
<div class="line"><a name="l13846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e">13846</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1        TSC_IOASCR_G2_IO1_Msk                         </span></div>
<div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2_Pos    (5U)                                          </span></div>
<div class="line"><a name="l13848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95cedbb5829e94fa393ce715100ed562">13848</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO2_Pos)               </span></div>
<div class="line"><a name="l13849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f">13849</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2        TSC_IOASCR_G2_IO2_Msk                         </span></div>
<div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3_Pos    (6U)                                          </span></div>
<div class="line"><a name="l13851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccee997f10fd98f9ce395c923fb7030">13851</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO3_Pos)               </span></div>
<div class="line"><a name="l13852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b">13852</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3        TSC_IOASCR_G2_IO3_Msk                         </span></div>
<div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4_Pos    (7U)                                          </span></div>
<div class="line"><a name="l13854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e64760d4ef874523278d5d4005c7769">13854</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO4_Pos)               </span></div>
<div class="line"><a name="l13855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56">13855</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4        TSC_IOASCR_G2_IO4_Msk                         </span></div>
<div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1_Pos    (8U)                                          </span></div>
<div class="line"><a name="l13857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f4ffe36024fbdf67d00cae9777047e">13857</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO1_Pos)               </span></div>
<div class="line"><a name="l13858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7">13858</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1        TSC_IOASCR_G3_IO1_Msk                         </span></div>
<div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2_Pos    (9U)                                          </span></div>
<div class="line"><a name="l13860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b6b678df5149bb89686879263e65db">13860</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO2_Pos)               </span></div>
<div class="line"><a name="l13861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a">13861</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2        TSC_IOASCR_G3_IO2_Msk                         </span></div>
<div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3_Pos    (10U)                                         </span></div>
<div class="line"><a name="l13863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2d8586f095e4cc5792b56045475311">13863</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO3_Pos)               </span></div>
<div class="line"><a name="l13864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1">13864</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3        TSC_IOASCR_G3_IO3_Msk                         </span></div>
<div class="line"><a name="l13865"></a><span class="lineno">13865</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4_Pos    (11U)                                         </span></div>
<div class="line"><a name="l13866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87ca7670a4709954c37a71b02b68975">13866</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO4_Pos)               </span></div>
<div class="line"><a name="l13867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc">13867</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4        TSC_IOASCR_G3_IO4_Msk                         </span></div>
<div class="line"><a name="l13868"></a><span class="lineno">13868</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1_Pos    (12U)                                         </span></div>
<div class="line"><a name="l13869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6">13869</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO1_Pos)               </span></div>
<div class="line"><a name="l13870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94">13870</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1        TSC_IOASCR_G4_IO1_Msk                         </span></div>
<div class="line"><a name="l13871"></a><span class="lineno">13871</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2_Pos    (13U)                                         </span></div>
<div class="line"><a name="l13872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0c507ef19330f9cf31b0a5025132d2">13872</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO2_Pos)               </span></div>
<div class="line"><a name="l13873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7">13873</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2        TSC_IOASCR_G4_IO2_Msk                         </span></div>
<div class="line"><a name="l13874"></a><span class="lineno">13874</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3_Pos    (14U)                                         </span></div>
<div class="line"><a name="l13875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e69bb653b51d1861578ba8c73a95b9">13875</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO3_Pos)               </span></div>
<div class="line"><a name="l13876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff">13876</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3        TSC_IOASCR_G4_IO3_Msk                         </span></div>
<div class="line"><a name="l13877"></a><span class="lineno">13877</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4_Pos    (15U)                                         </span></div>
<div class="line"><a name="l13878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c17e45ef43f63f08bcf41492c70210">13878</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO4_Pos)               </span></div>
<div class="line"><a name="l13879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf">13879</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4        TSC_IOASCR_G4_IO4_Msk                         </span></div>
<div class="line"><a name="l13880"></a><span class="lineno">13880</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1_Pos    (16U)                                         </span></div>
<div class="line"><a name="l13881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad34a714d41af8b7cdc4ec7d5773f246">13881</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO1_Pos)               </span></div>
<div class="line"><a name="l13882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b">13882</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1        TSC_IOASCR_G5_IO1_Msk                         </span></div>
<div class="line"><a name="l13883"></a><span class="lineno">13883</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2_Pos    (17U)                                         </span></div>
<div class="line"><a name="l13884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3762f9820146f0f36a8e513e33f7efd">13884</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO2_Pos)               </span></div>
<div class="line"><a name="l13885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b">13885</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2        TSC_IOASCR_G5_IO2_Msk                         </span></div>
<div class="line"><a name="l13886"></a><span class="lineno">13886</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3_Pos    (18U)                                         </span></div>
<div class="line"><a name="l13887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d35a0a520577e30094465abae4821fd">13887</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO3_Pos)               </span></div>
<div class="line"><a name="l13888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe">13888</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3        TSC_IOASCR_G5_IO3_Msk                         </span></div>
<div class="line"><a name="l13889"></a><span class="lineno">13889</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4_Pos    (19U)                                         </span></div>
<div class="line"><a name="l13890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b">13890</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO4_Pos)               </span></div>
<div class="line"><a name="l13891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb">13891</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4        TSC_IOASCR_G5_IO4_Msk                         </span></div>
<div class="line"><a name="l13892"></a><span class="lineno">13892</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1_Pos    (20U)                                         </span></div>
<div class="line"><a name="l13893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc">13893</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO1_Pos)               </span></div>
<div class="line"><a name="l13894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657">13894</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1        TSC_IOASCR_G6_IO1_Msk                         </span></div>
<div class="line"><a name="l13895"></a><span class="lineno">13895</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2_Pos    (21U)                                         </span></div>
<div class="line"><a name="l13896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b7565f413adf8873d3d1c6585c8e75">13896</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO2_Pos)               </span></div>
<div class="line"><a name="l13897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966">13897</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2        TSC_IOASCR_G6_IO2_Msk                         </span></div>
<div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3_Pos    (22U)                                         </span></div>
<div class="line"><a name="l13899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad396c410ad97506ad10e5758b0fd7211">13899</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO3_Pos)               </span></div>
<div class="line"><a name="l13900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb">13900</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3        TSC_IOASCR_G6_IO3_Msk                         </span></div>
<div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4_Pos    (23U)                                         </span></div>
<div class="line"><a name="l13902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67124969348e0d0f75f4c737cc7043e">13902</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO4_Pos)               </span></div>
<div class="line"><a name="l13903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c">13903</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4        TSC_IOASCR_G6_IO4_Msk                         </span></div>
<div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1_Pos    (24U)                                         </span></div>
<div class="line"><a name="l13905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139f7858e8d4530a951a83ea11ed0216">13905</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO1_Pos)               </span></div>
<div class="line"><a name="l13906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b">13906</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1        TSC_IOASCR_G7_IO1_Msk                         </span></div>
<div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2_Pos    (25U)                                         </span></div>
<div class="line"><a name="l13908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f1279e16bcf3017f87fed1cf121480">13908</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO2_Pos)               </span></div>
<div class="line"><a name="l13909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d">13909</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2        TSC_IOASCR_G7_IO2_Msk                         </span></div>
<div class="line"><a name="l13910"></a><span class="lineno">13910</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3_Pos    (26U)                                         </span></div>
<div class="line"><a name="l13911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b">13911</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO3_Pos)               </span></div>
<div class="line"><a name="l13912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e">13912</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3        TSC_IOASCR_G7_IO3_Msk                         </span></div>
<div class="line"><a name="l13913"></a><span class="lineno">13913</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4_Pos    (27U)                                         </span></div>
<div class="line"><a name="l13914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f57b238fbda53139212d5abf1021b1">13914</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO4_Pos)               </span></div>
<div class="line"><a name="l13915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e">13915</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4        TSC_IOASCR_G7_IO4_Msk                         </span></div>
<div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1_Pos    (28U)                                         </span></div>
<div class="line"><a name="l13917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga683c3aa8078685026f6e1ea60842056b">13917</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO1_Pos)               </span></div>
<div class="line"><a name="l13918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f">13918</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1        TSC_IOASCR_G8_IO1_Msk                         </span></div>
<div class="line"><a name="l13919"></a><span class="lineno">13919</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2_Pos    (29U)                                         </span></div>
<div class="line"><a name="l13920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aba7a06cc8e84782422517cf6224619">13920</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO2_Pos)               </span></div>
<div class="line"><a name="l13921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b">13921</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2        TSC_IOASCR_G8_IO2_Msk                         </span></div>
<div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3_Pos    (30U)                                         </span></div>
<div class="line"><a name="l13923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57559d29e05611e3bb967a2846efcf75">13923</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO3_Pos)               </span></div>
<div class="line"><a name="l13924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414">13924</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3        TSC_IOASCR_G8_IO3_Msk                         </span></div>
<div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4_Pos    (31U)                                         </span></div>
<div class="line"><a name="l13926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73fadd629ba04109a01bbc9f796cf02">13926</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO4_Pos)               </span></div>
<div class="line"><a name="l13927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298">13927</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4        TSC_IOASCR_G8_IO4_Msk                         </span></div>
<div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IOSCR register  ******************/</span></div>
<div class="line"><a name="l13930"></a><span class="lineno">13930</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1_Pos     (0U)                                          </span></div>
<div class="line"><a name="l13931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936">13931</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO1_Pos)                </span></div>
<div class="line"><a name="l13932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9">13932</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1         TSC_IOSCR_G1_IO1_Msk                          </span></div>
<div class="line"><a name="l13933"></a><span class="lineno">13933</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2_Pos     (1U)                                          </span></div>
<div class="line"><a name="l13934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a2f13637fb1b60c88339cff4b6846d">13934</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO2_Pos)                </span></div>
<div class="line"><a name="l13935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573">13935</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2         TSC_IOSCR_G1_IO2_Msk                          </span></div>
<div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3_Pos     (2U)                                          </span></div>
<div class="line"><a name="l13937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c13e0a928b3bfb225c632c83df17fa">13937</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO3_Pos)                </span></div>
<div class="line"><a name="l13938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75">13938</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3         TSC_IOSCR_G1_IO3_Msk                          </span></div>
<div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4_Pos     (3U)                                          </span></div>
<div class="line"><a name="l13940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8">13940</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO4_Pos)                </span></div>
<div class="line"><a name="l13941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e">13941</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4         TSC_IOSCR_G1_IO4_Msk                          </span></div>
<div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1_Pos     (4U)                                          </span></div>
<div class="line"><a name="l13943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cd2e2ec9e78afcccc386072f3c659a">13943</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO1_Pos)                </span></div>
<div class="line"><a name="l13944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82">13944</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1         TSC_IOSCR_G2_IO1_Msk                          </span></div>
<div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2_Pos     (5U)                                          </span></div>
<div class="line"><a name="l13946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04885cf284fad1f9af14eb4a49820b4">13946</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO2_Pos)                </span></div>
<div class="line"><a name="l13947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1">13947</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2         TSC_IOSCR_G2_IO2_Msk                          </span></div>
<div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3_Pos     (6U)                                          </span></div>
<div class="line"><a name="l13949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40f5012709a3535f8a581d1c8397554">13949</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO3_Pos)                </span></div>
<div class="line"><a name="l13950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85">13950</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3         TSC_IOSCR_G2_IO3_Msk                          </span></div>
<div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4_Pos     (7U)                                          </span></div>
<div class="line"><a name="l13952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7955bcf502358391fed1d90388e26b1">13952</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO4_Pos)                </span></div>
<div class="line"><a name="l13953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e">13953</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4         TSC_IOSCR_G2_IO4_Msk                          </span></div>
<div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1_Pos     (8U)                                          </span></div>
<div class="line"><a name="l13955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e31b548e3d044006179b16761e9292">13955</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO1_Pos)                </span></div>
<div class="line"><a name="l13956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4">13956</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1         TSC_IOSCR_G3_IO1_Msk                          </span></div>
<div class="line"><a name="l13957"></a><span class="lineno">13957</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2_Pos     (9U)                                          </span></div>
<div class="line"><a name="l13958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98e962b11b5b11e8bf38028a95af823">13958</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO2_Pos)                </span></div>
<div class="line"><a name="l13959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969">13959</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2         TSC_IOSCR_G3_IO2_Msk                          </span></div>
<div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3_Pos     (10U)                                         </span></div>
<div class="line"><a name="l13961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f29c92008db0f471237c00c1e2d2d85">13961</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO3_Pos)                </span></div>
<div class="line"><a name="l13962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8">13962</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3         TSC_IOSCR_G3_IO3_Msk                          </span></div>
<div class="line"><a name="l13963"></a><span class="lineno">13963</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4_Pos     (11U)                                         </span></div>
<div class="line"><a name="l13964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a444353be81a4b2b7510f44be736fca">13964</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO4_Pos)                </span></div>
<div class="line"><a name="l13965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8">13965</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4         TSC_IOSCR_G3_IO4_Msk                          </span></div>
<div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1_Pos     (12U)                                         </span></div>
<div class="line"><a name="l13967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1">13967</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO1_Pos)                </span></div>
<div class="line"><a name="l13968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e">13968</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1         TSC_IOSCR_G4_IO1_Msk                          </span></div>
<div class="line"><a name="l13969"></a><span class="lineno">13969</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2_Pos     (13U)                                         </span></div>
<div class="line"><a name="l13970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bb5c84572928683b1e3726645a47bf">13970</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO2_Pos)                </span></div>
<div class="line"><a name="l13971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f">13971</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2         TSC_IOSCR_G4_IO2_Msk                          </span></div>
<div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3_Pos     (14U)                                         </span></div>
<div class="line"><a name="l13973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52af0e483b4c0f16ebd978762f359c79">13973</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO3_Pos)                </span></div>
<div class="line"><a name="l13974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621">13974</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3         TSC_IOSCR_G4_IO3_Msk                          </span></div>
<div class="line"><a name="l13975"></a><span class="lineno">13975</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4_Pos     (15U)                                         </span></div>
<div class="line"><a name="l13976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada625217dddcaaa2cbbd23fb0be80a4d">13976</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO4_Pos)                </span></div>
<div class="line"><a name="l13977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd">13977</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4         TSC_IOSCR_G4_IO4_Msk                          </span></div>
<div class="line"><a name="l13978"></a><span class="lineno">13978</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1_Pos     (16U)                                         </span></div>
<div class="line"><a name="l13979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95d0f4b101b7bb7e70e48945833612">13979</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO1_Pos)                </span></div>
<div class="line"><a name="l13980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593">13980</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1         TSC_IOSCR_G5_IO1_Msk                          </span></div>
<div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2_Pos     (17U)                                         </span></div>
<div class="line"><a name="l13982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0878d85e59ea87465f5f7a565c33cb7">13982</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO2_Pos)                </span></div>
<div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f">13983</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2         TSC_IOSCR_G5_IO2_Msk                          </span></div>
<div class="line"><a name="l13984"></a><span class="lineno">13984</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3_Pos     (18U)                                         </span></div>
<div class="line"><a name="l13985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d58564c4873af55be6e9aaf7e94b93">13985</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO3_Pos)                </span></div>
<div class="line"><a name="l13986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f">13986</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3         TSC_IOSCR_G5_IO3_Msk                          </span></div>
<div class="line"><a name="l13987"></a><span class="lineno">13987</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4_Pos     (19U)                                         </span></div>
<div class="line"><a name="l13988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66167169ade2aecfa807d195f77004f">13988</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO4_Pos)                </span></div>
<div class="line"><a name="l13989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9">13989</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4         TSC_IOSCR_G5_IO4_Msk                          </span></div>
<div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1_Pos     (20U)                                         </span></div>
<div class="line"><a name="l13991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707ab1cd11f782bc4a90d09fc344c84">13991</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO1_Pos)                </span></div>
<div class="line"><a name="l13992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d">13992</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1         TSC_IOSCR_G6_IO1_Msk                          </span></div>
<div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2_Pos     (21U)                                         </span></div>
<div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10910084daf3742e31d946000a2e08f">13994</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO2_Pos)                </span></div>
<div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1">13995</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2         TSC_IOSCR_G6_IO2_Msk                          </span></div>
<div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3_Pos     (22U)                                         </span></div>
<div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c">13997</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO3_Pos)                </span></div>
<div class="line"><a name="l13998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022">13998</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3         TSC_IOSCR_G6_IO3_Msk                          </span></div>
<div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4_Pos     (23U)                                         </span></div>
<div class="line"><a name="l14000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b53ffcb149360f9af8e16fa1fd5284">14000</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO4_Pos)                </span></div>
<div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5">14001</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4         TSC_IOSCR_G6_IO4_Msk                          </span></div>
<div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1_Pos     (24U)                                         </span></div>
<div class="line"><a name="l14003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb749eb1546b62e01407c49b533caedd">14003</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO1_Pos)                </span></div>
<div class="line"><a name="l14004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52">14004</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1         TSC_IOSCR_G7_IO1_Msk                          </span></div>
<div class="line"><a name="l14005"></a><span class="lineno">14005</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2_Pos     (25U)                                         </span></div>
<div class="line"><a name="l14006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f0b7faf6608525baf7f8e823928704">14006</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO2_Pos)                </span></div>
<div class="line"><a name="l14007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b">14007</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2         TSC_IOSCR_G7_IO2_Msk                          </span></div>
<div class="line"><a name="l14008"></a><span class="lineno">14008</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3_Pos     (26U)                                         </span></div>
<div class="line"><a name="l14009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8327b6d4d3003b1df036a8b2d921c538">14009</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO3_Pos)                </span></div>
<div class="line"><a name="l14010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec">14010</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3         TSC_IOSCR_G7_IO3_Msk                          </span></div>
<div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4_Pos     (27U)                                         </span></div>
<div class="line"><a name="l14012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d08886637658b11527e3fc2d4a24aef">14012</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO4_Pos)                </span></div>
<div class="line"><a name="l14013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757">14013</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4         TSC_IOSCR_G7_IO4_Msk                          </span></div>
<div class="line"><a name="l14014"></a><span class="lineno">14014</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1_Pos     (28U)                                         </span></div>
<div class="line"><a name="l14015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1104c6bb629bbb3f8dfce46dc5e9b5">14015</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO1_Pos)                </span></div>
<div class="line"><a name="l14016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f">14016</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1         TSC_IOSCR_G8_IO1_Msk                          </span></div>
<div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2_Pos     (29U)                                         </span></div>
<div class="line"><a name="l14018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760772c6d1f913965ec00689e13e8de1">14018</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO2_Pos)                </span></div>
<div class="line"><a name="l14019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c">14019</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2         TSC_IOSCR_G8_IO2_Msk                          </span></div>
<div class="line"><a name="l14020"></a><span class="lineno">14020</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3_Pos     (30U)                                         </span></div>
<div class="line"><a name="l14021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5082ac40b6fa0567cdb35dfcec67fc7">14021</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO3_Pos)                </span></div>
<div class="line"><a name="l14022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76">14022</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3         TSC_IOSCR_G8_IO3_Msk                          </span></div>
<div class="line"><a name="l14023"></a><span class="lineno">14023</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4_Pos     (31U)                                         </span></div>
<div class="line"><a name="l14024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1328638fe293d6d0d5d4f578d847df0">14024</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO4_Pos)                </span></div>
<div class="line"><a name="l14025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff">14025</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4         TSC_IOSCR_G8_IO4_Msk                          </span></div>
<div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IOCCR register  ******************/</span></div>
<div class="line"><a name="l14028"></a><span class="lineno">14028</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1_Pos     (0U)                                          </span></div>
<div class="line"><a name="l14029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc766def6bc8b7f38e409fcdda26d3ac">14029</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO1_Pos)                </span></div>
<div class="line"><a name="l14030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db">14030</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1         TSC_IOCCR_G1_IO1_Msk                          </span></div>
<div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2_Pos     (1U)                                          </span></div>
<div class="line"><a name="l14032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a44c8c440d6c806bd80e8190621340c">14032</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO2_Pos)                </span></div>
<div class="line"><a name="l14033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3">14033</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2         TSC_IOCCR_G1_IO2_Msk                          </span></div>
<div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3_Pos     (2U)                                          </span></div>
<div class="line"><a name="l14035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33266be848627b8bd7e31919ef105af5">14035</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO3_Pos)                </span></div>
<div class="line"><a name="l14036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940">14036</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3         TSC_IOCCR_G1_IO3_Msk                          </span></div>
<div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4_Pos     (3U)                                          </span></div>
<div class="line"><a name="l14038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad676b978fd7f34ba827b8b0792c530a0">14038</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO4_Pos)                </span></div>
<div class="line"><a name="l14039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f">14039</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4         TSC_IOCCR_G1_IO4_Msk                          </span></div>
<div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1_Pos     (4U)                                          </span></div>
<div class="line"><a name="l14041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd">14041</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO1_Pos)                </span></div>
<div class="line"><a name="l14042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72">14042</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1         TSC_IOCCR_G2_IO1_Msk                          </span></div>
<div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2_Pos     (5U)                                          </span></div>
<div class="line"><a name="l14044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a2dcd8c6f546142aebf9a19c41da60">14044</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO2_Pos)                </span></div>
<div class="line"><a name="l14045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5">14045</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2         TSC_IOCCR_G2_IO2_Msk                          </span></div>
<div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3_Pos     (6U)                                          </span></div>
<div class="line"><a name="l14047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20f493734669ce077066c7bd56231a2">14047</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO3_Pos)                </span></div>
<div class="line"><a name="l14048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a">14048</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3         TSC_IOCCR_G2_IO3_Msk                          </span></div>
<div class="line"><a name="l14049"></a><span class="lineno">14049</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4_Pos     (7U)                                          </span></div>
<div class="line"><a name="l14050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57">14050</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO4_Pos)                </span></div>
<div class="line"><a name="l14051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4">14051</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4         TSC_IOCCR_G2_IO4_Msk                          </span></div>
<div class="line"><a name="l14052"></a><span class="lineno">14052</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1_Pos     (8U)                                          </span></div>
<div class="line"><a name="l14053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0d00466c6d53eefd70916d523c3a6c3">14053</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO1_Pos)                </span></div>
<div class="line"><a name="l14054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f">14054</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1         TSC_IOCCR_G3_IO1_Msk                          </span></div>
<div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2_Pos     (9U)                                          </span></div>
<div class="line"><a name="l14056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0a21d88b6caa0577a3518aa22fec80">14056</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO2_Pos)                </span></div>
<div class="line"><a name="l14057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d">14057</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2         TSC_IOCCR_G3_IO2_Msk                          </span></div>
<div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3_Pos     (10U)                                         </span></div>
<div class="line"><a name="l14059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab393cf3406cfc3defe5363c42da28bc2">14059</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO3_Pos)                </span></div>
<div class="line"><a name="l14060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c">14060</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3         TSC_IOCCR_G3_IO3_Msk                          </span></div>
<div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4_Pos     (11U)                                         </span></div>
<div class="line"><a name="l14062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64616fba6e56d37976d801e100cd484e">14062</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO4_Pos)                </span></div>
<div class="line"><a name="l14063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29">14063</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4         TSC_IOCCR_G3_IO4_Msk                          </span></div>
<div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1_Pos     (12U)                                         </span></div>
<div class="line"><a name="l14065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c">14065</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO1_Pos)                </span></div>
<div class="line"><a name="l14066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d">14066</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1         TSC_IOCCR_G4_IO1_Msk                          </span></div>
<div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2_Pos     (13U)                                         </span></div>
<div class="line"><a name="l14068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a6cfa5ac41df0bdff1781687702f6d">14068</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO2_Pos)                </span></div>
<div class="line"><a name="l14069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39">14069</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2         TSC_IOCCR_G4_IO2_Msk                          </span></div>
<div class="line"><a name="l14070"></a><span class="lineno">14070</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3_Pos     (14U)                                         </span></div>
<div class="line"><a name="l14071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73353b8af78f6ceb6e5f319adb810d97">14071</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO3_Pos)                </span></div>
<div class="line"><a name="l14072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b">14072</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3         TSC_IOCCR_G4_IO3_Msk                          </span></div>
<div class="line"><a name="l14073"></a><span class="lineno">14073</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4_Pos     (15U)                                         </span></div>
<div class="line"><a name="l14074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393761f1b497329a4dc3be452dc95489">14074</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO4_Pos)                </span></div>
<div class="line"><a name="l14075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b">14075</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4         TSC_IOCCR_G4_IO4_Msk                          </span></div>
<div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1_Pos     (16U)                                         </span></div>
<div class="line"><a name="l14077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d976f21fdc89965a46d2e117d1240">14077</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO1_Pos)                </span></div>
<div class="line"><a name="l14078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e">14078</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1         TSC_IOCCR_G5_IO1_Msk                          </span></div>
<div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2_Pos     (17U)                                         </span></div>
<div class="line"><a name="l14080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220db925a6a897ed29f7693e16c00382">14080</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO2_Pos)                </span></div>
<div class="line"><a name="l14081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7">14081</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2         TSC_IOCCR_G5_IO2_Msk                          </span></div>
<div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3_Pos     (18U)                                         </span></div>
<div class="line"><a name="l14083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221">14083</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO3_Pos)                </span></div>
<div class="line"><a name="l14084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e">14084</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3         TSC_IOCCR_G5_IO3_Msk                          </span></div>
<div class="line"><a name="l14085"></a><span class="lineno">14085</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4_Pos     (19U)                                         </span></div>
<div class="line"><a name="l14086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499b4fb92bc126b6933648955241c304">14086</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO4_Pos)                </span></div>
<div class="line"><a name="l14087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582">14087</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4         TSC_IOCCR_G5_IO4_Msk                          </span></div>
<div class="line"><a name="l14088"></a><span class="lineno">14088</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1_Pos     (20U)                                         </span></div>
<div class="line"><a name="l14089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe81857d2e901e0974eaa49de013dbf7">14089</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO1_Pos)                </span></div>
<div class="line"><a name="l14090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12">14090</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1         TSC_IOCCR_G6_IO1_Msk                          </span></div>
<div class="line"><a name="l14091"></a><span class="lineno">14091</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2_Pos     (21U)                                         </span></div>
<div class="line"><a name="l14092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcc75c66b5287af8534c37434fcbb68">14092</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO2_Pos)                </span></div>
<div class="line"><a name="l14093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0">14093</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2         TSC_IOCCR_G6_IO2_Msk                          </span></div>
<div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3_Pos     (22U)                                         </span></div>
<div class="line"><a name="l14095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886a2c8170bee68546a617cf525b928b">14095</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO3_Pos)                </span></div>
<div class="line"><a name="l14096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3">14096</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3         TSC_IOCCR_G6_IO3_Msk                          </span></div>
<div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4_Pos     (23U)                                         </span></div>
<div class="line"><a name="l14098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc869043f6068e14c3a6bd3998b0ca34">14098</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO4_Pos)                </span></div>
<div class="line"><a name="l14099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c">14099</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4         TSC_IOCCR_G6_IO4_Msk                          </span></div>
<div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1_Pos     (24U)                                         </span></div>
<div class="line"><a name="l14101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3f751970b553e2d0ce3061e185093b">14101</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO1_Pos)                </span></div>
<div class="line"><a name="l14102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6">14102</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1         TSC_IOCCR_G7_IO1_Msk                          </span></div>
<div class="line"><a name="l14103"></a><span class="lineno">14103</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2_Pos     (25U)                                         </span></div>
<div class="line"><a name="l14104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89740a411ce7de48719a9538113d85e">14104</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO2_Pos)                </span></div>
<div class="line"><a name="l14105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8">14105</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2         TSC_IOCCR_G7_IO2_Msk                          </span></div>
<div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3_Pos     (26U)                                         </span></div>
<div class="line"><a name="l14107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e367b7fed70b4861269a875024aa978">14107</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO3_Pos)                </span></div>
<div class="line"><a name="l14108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7">14108</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3         TSC_IOCCR_G7_IO3_Msk                          </span></div>
<div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4_Pos     (27U)                                         </span></div>
<div class="line"><a name="l14110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea698982cfe54dd98f9fb1a9910ac53c">14110</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO4_Pos)                </span></div>
<div class="line"><a name="l14111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4">14111</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4         TSC_IOCCR_G7_IO4_Msk                          </span></div>
<div class="line"><a name="l14112"></a><span class="lineno">14112</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1_Pos     (28U)                                         </span></div>
<div class="line"><a name="l14113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99285fcff4714b49b2154531c4573d5d">14113</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO1_Pos)                </span></div>
<div class="line"><a name="l14114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344">14114</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1         TSC_IOCCR_G8_IO1_Msk                          </span></div>
<div class="line"><a name="l14115"></a><span class="lineno">14115</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2_Pos     (29U)                                         </span></div>
<div class="line"><a name="l14116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea719cdd5a40b4bcaccbb2823d23c6e1">14116</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO2_Pos)                </span></div>
<div class="line"><a name="l14117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911">14117</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2         TSC_IOCCR_G8_IO2_Msk                          </span></div>
<div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3_Pos     (30U)                                         </span></div>
<div class="line"><a name="l14119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31663888ed7a52678cdf5a70b540a2d8">14119</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO3_Pos)                </span></div>
<div class="line"><a name="l14120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152">14120</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3         TSC_IOCCR_G8_IO3_Msk                          </span></div>
<div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4_Pos     (31U)                                         </span></div>
<div class="line"><a name="l14122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf4c0c84830281f611eeabe9a3345800">14122</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO4_Pos)                </span></div>
<div class="line"><a name="l14123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac">14123</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4         TSC_IOCCR_G8_IO4_Msk                          </span></div>
<div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IOGCSR register  *****************/</span></div>
<div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E_Pos       (0U)                                          </span></div>
<div class="line"><a name="l14127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f21087070fcd6dada1007960035bd33">14127</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G1E_Pos)                  </span></div>
<div class="line"><a name="l14128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491">14128</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E           TSC_IOGCSR_G1E_Msk                            </span></div>
<div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E_Pos       (1U)                                          </span></div>
<div class="line"><a name="l14130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f">14130</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G2E_Pos)                  </span></div>
<div class="line"><a name="l14131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10">14131</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E           TSC_IOGCSR_G2E_Msk                            </span></div>
<div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E_Pos       (2U)                                          </span></div>
<div class="line"><a name="l14133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71ce1fb59a0f35865122534d4b260fa">14133</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G3E_Pos)                  </span></div>
<div class="line"><a name="l14134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f">14134</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E           TSC_IOGCSR_G3E_Msk                            </span></div>
<div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E_Pos       (3U)                                          </span></div>
<div class="line"><a name="l14136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae">14136</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G4E_Pos)                  </span></div>
<div class="line"><a name="l14137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157">14137</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E           TSC_IOGCSR_G4E_Msk                            </span></div>
<div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E_Pos       (4U)                                          </span></div>
<div class="line"><a name="l14139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8658c22b99568a8ec9f3b7cae1202d62">14139</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G5E_Pos)                  </span></div>
<div class="line"><a name="l14140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b">14140</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E           TSC_IOGCSR_G5E_Msk                            </span></div>
<div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E_Pos       (5U)                                          </span></div>
<div class="line"><a name="l14142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75285f522404179e701e62721ea23a13">14142</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G6E_Pos)                  </span></div>
<div class="line"><a name="l14143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff">14143</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E           TSC_IOGCSR_G6E_Msk                            </span></div>
<div class="line"><a name="l14144"></a><span class="lineno">14144</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E_Pos       (6U)                                          </span></div>
<div class="line"><a name="l14145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2cdb078ee27ab4337fc41628a70cd9">14145</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G7E_Pos)                  </span></div>
<div class="line"><a name="l14146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402">14146</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E           TSC_IOGCSR_G7E_Msk                            </span></div>
<div class="line"><a name="l14147"></a><span class="lineno">14147</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E_Pos       (7U)                                          </span></div>
<div class="line"><a name="l14148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943c9ca7a6bf2cdc3346e3749c27a95f">14148</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G8E_Pos)                  </span></div>
<div class="line"><a name="l14149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431">14149</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E           TSC_IOGCSR_G8E_Msk                            </span></div>
<div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S_Pos       (16U)                                         </span></div>
<div class="line"><a name="l14151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf57b3cef584f063a8eac29331102412">14151</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G1S_Pos)                  </span></div>
<div class="line"><a name="l14152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459">14152</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S           TSC_IOGCSR_G1S_Msk                            </span></div>
<div class="line"><a name="l14153"></a><span class="lineno">14153</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S_Pos       (17U)                                         </span></div>
<div class="line"><a name="l14154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb8e3daceffa8a453f8fef78b4eff74">14154</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G2S_Pos)                  </span></div>
<div class="line"><a name="l14155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd">14155</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S           TSC_IOGCSR_G2S_Msk                            </span></div>
<div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S_Pos       (18U)                                         </span></div>
<div class="line"><a name="l14157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga188040db0594a1afdb879605c0db4df7">14157</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G3S_Pos)                  </span></div>
<div class="line"><a name="l14158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93">14158</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S           TSC_IOGCSR_G3S_Msk                            </span></div>
<div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S_Pos       (19U)                                         </span></div>
<div class="line"><a name="l14160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15112e6e2ba56ad049927272187e5e88">14160</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G4S_Pos)                  </span></div>
<div class="line"><a name="l14161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a">14161</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S           TSC_IOGCSR_G4S_Msk                            </span></div>
<div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S_Pos       (20U)                                         </span></div>
<div class="line"><a name="l14163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599e152092c66662d0525bcc5cc8f635">14163</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G5S_Pos)                  </span></div>
<div class="line"><a name="l14164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed">14164</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S           TSC_IOGCSR_G5S_Msk                            </span></div>
<div class="line"><a name="l14165"></a><span class="lineno">14165</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S_Pos       (21U)                                         </span></div>
<div class="line"><a name="l14166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21020c4a6977314ffbeeaf2b05134170">14166</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G6S_Pos)                  </span></div>
<div class="line"><a name="l14167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519">14167</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S           TSC_IOGCSR_G6S_Msk                            </span></div>
<div class="line"><a name="l14168"></a><span class="lineno">14168</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S_Pos       (22U)                                         </span></div>
<div class="line"><a name="l14169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c">14169</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G7S_Pos)                  </span></div>
<div class="line"><a name="l14170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2">14170</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S           TSC_IOGCSR_G7S_Msk                            </span></div>
<div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S_Pos       (23U)                                         </span></div>
<div class="line"><a name="l14172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1449bd63454fcce6742b285748ca3caf">14172</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G8S_Pos)                  </span></div>
<div class="line"><a name="l14173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159">14173</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S           TSC_IOGCSR_G8S_Msk                            </span></div>
<div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;<span class="comment">/*******************  Bit definition for TSC_IOGXCR register  *****************/</span></div>
<div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT_Pos       (0U)                                          </span></div>
<div class="line"><a name="l14177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645148609fb21a6bac2b5f3279c907eb">14177</a></span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT_Msk       (0x3FFFUL &lt;&lt; TSC_IOGXCR_CNT_Pos)               </span></div>
<div class="line"><a name="l14178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d">14178</a></span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT           TSC_IOGXCR_CNT_Msk                            </span></div>
<div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l14182"></a><span class="lineno">14182</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160; </div>
<div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;<span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)</span></div>
<div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160; </div>
<div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;<span class="comment">/* Support of 7 bits data length feature */</span></div>
<div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="preprocessor">#define USART_7BITS_SUPPORT</span></div>
<div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160; </div>
<div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos              (0U)                                     </span></div>
<div class="line"><a name="l14195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">14195</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk              (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a name="l14196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">14196</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div>
<div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;<span class="preprocessor">#define USART_CR1_UESM_Pos            (1U)                                     </span></div>
<div class="line"><a name="l14198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">14198</a></span>&#160;<span class="preprocessor">#define USART_CR1_UESM_Msk            (0x1UL &lt;&lt; USART_CR1_UESM_Pos)             </span></div>
<div class="line"><a name="l14199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">14199</a></span>&#160;<span class="preprocessor">#define USART_CR1_UESM                USART_CR1_UESM_Msk                       </span></div>
<div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos              (2U)                                     </span></div>
<div class="line"><a name="l14201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">14201</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk              (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a name="l14202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">14202</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div>
<div class="line"><a name="l14203"></a><span class="lineno">14203</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos              (3U)                                     </span></div>
<div class="line"><a name="l14204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">14204</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk              (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a name="l14205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">14205</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div>
<div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)                                     </span></div>
<div class="line"><a name="l14207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">14207</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a name="l14208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">14208</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div>
<div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)                                     </span></div>
<div class="line"><a name="l14210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">14210</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div>
<div class="line"><a name="l14211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">14211</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div>
<div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)                                     </span></div>
<div class="line"><a name="l14213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">14213</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a name="l14214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">14214</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div>
<div class="line"><a name="l14215"></a><span class="lineno">14215</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)                                     </span></div>
<div class="line"><a name="l14216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">14216</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div>
<div class="line"><a name="l14217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">14217</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div>
<div class="line"><a name="l14218"></a><span class="lineno">14218</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)                                     </span></div>
<div class="line"><a name="l14219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">14219</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a name="l14220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">14220</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div>
<div class="line"><a name="l14221"></a><span class="lineno">14221</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos              (9U)                                     </span></div>
<div class="line"><a name="l14222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">14222</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk              (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a name="l14223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">14223</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div>
<div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)                                    </span></div>
<div class="line"><a name="l14225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">14225</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a name="l14226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">14226</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div>
<div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)                                    </span></div>
<div class="line"><a name="l14228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">14228</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a name="l14229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">14229</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div>
<div class="line"><a name="l14230"></a><span class="lineno">14230</span>&#160;<span class="preprocessor">#define USART_CR1_M0_Pos              (12U)                                    </span></div>
<div class="line"><a name="l14231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">14231</a></span>&#160;<span class="preprocessor">#define USART_CR1_M0_Msk              (0x1UL &lt;&lt; USART_CR1_M0_Pos)               </span></div>
<div class="line"><a name="l14232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">14232</a></span>&#160;<span class="preprocessor">#define USART_CR1_M0                  USART_CR1_M0_Msk                         </span></div>
<div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor">#define USART_CR1_MME_Pos             (13U)                                    </span></div>
<div class="line"><a name="l14234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">14234</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Msk             (0x1UL &lt;&lt; USART_CR1_MME_Pos)              </span></div>
<div class="line"><a name="l14235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">14235</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME                 USART_CR1_MME_Msk                        </span></div>
<div class="line"><a name="l14236"></a><span class="lineno">14236</span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Pos            (14U)                                    </span></div>
<div class="line"><a name="l14237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">14237</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Msk            (0x1UL &lt;&lt; USART_CR1_CMIE_Pos)             </span></div>
<div class="line"><a name="l14238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">14238</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       </span></div>
<div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)                                    </span></div>
<div class="line"><a name="l14240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">14240</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a name="l14241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">14241</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div>
<div class="line"><a name="l14242"></a><span class="lineno">14242</span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Pos            (16U)                                    </span></div>
<div class="line"><a name="l14243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">14243</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Msk            (0x1FUL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a name="l14244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">14244</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       </span></div>
<div class="line"><a name="l14245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">14245</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_0              (0x01UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a name="l14246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">14246</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_1              (0x02UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a name="l14247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">14247</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_2              (0x04UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a name="l14248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">14248</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_3              (0x08UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a name="l14249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">14249</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_4              (0x10UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Pos            (21U)                                    </span></div>
<div class="line"><a name="l14251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">14251</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Msk            (0x1FUL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a name="l14252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">14252</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       </span></div>
<div class="line"><a name="l14253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">14253</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_0              (0x01UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a name="l14254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">14254</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_1              (0x02UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a name="l14255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">14255</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_2              (0x04UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a name="l14256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">14256</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_3              (0x08UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a name="l14257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">14257</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_4              (0x10UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Pos           (26U)                                    </span></div>
<div class="line"><a name="l14259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">14259</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Msk           (0x1UL &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div>
<div class="line"><a name="l14260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">14260</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      </span></div>
<div class="line"><a name="l14261"></a><span class="lineno">14261</span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Pos           (27U)                                    </span></div>
<div class="line"><a name="l14262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">14262</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Msk           (0x1UL &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div>
<div class="line"><a name="l14263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">14263</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      </span></div>
<div class="line"><a name="l14264"></a><span class="lineno">14264</span>&#160;<span class="preprocessor">#define USART_CR1_M1_Pos              (28U)                                    </span></div>
<div class="line"><a name="l14265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">14265</a></span>&#160;<span class="preprocessor">#define USART_CR1_M1_Msk              (0x1UL &lt;&lt; USART_CR1_M1_Pos)               </span></div>
<div class="line"><a name="l14266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">14266</a></span>&#160;<span class="preprocessor">#define USART_CR1_M1                  USART_CR1_M1_Msk                         </span></div>
<div class="line"><a name="l14267"></a><span class="lineno">14267</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos               (12U)                                    </span></div>
<div class="line"><a name="l14268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">14268</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk               (0x10001UL &lt;&lt; USART_CR1_M_Pos)            </span></div>
<div class="line"><a name="l14269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">14269</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div>
<div class="line"><a name="l14271"></a><span class="lineno">14271</span>&#160;<span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a name="l14272"></a><span class="lineno">14272</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Pos           (4U)                                     </span></div>
<div class="line"><a name="l14273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">14273</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Msk           (0x1UL &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div>
<div class="line"><a name="l14274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">14274</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      </span></div>
<div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)                                     </span></div>
<div class="line"><a name="l14276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">14276</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a name="l14277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">14277</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div>
<div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)                                     </span></div>
<div class="line"><a name="l14279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">14279</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a name="l14280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">14280</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div>
<div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)                                     </span></div>
<div class="line"><a name="l14282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">14282</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a name="l14283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">14283</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div>
<div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)                                     </span></div>
<div class="line"><a name="l14285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">14285</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a name="l14286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">14286</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div>
<div class="line"><a name="l14287"></a><span class="lineno">14287</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)                                    </span></div>
<div class="line"><a name="l14288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">14288</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a name="l14289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">14289</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div>
<div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)                                    </span></div>
<div class="line"><a name="l14291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">14291</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a name="l14292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">14292</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div>
<div class="line"><a name="l14293"></a><span class="lineno">14293</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)                                    </span></div>
<div class="line"><a name="l14294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">14294</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a name="l14295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">14295</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div>
<div class="line"><a name="l14296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">14296</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0              (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a name="l14297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">14297</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1              (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a name="l14298"></a><span class="lineno">14298</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)                                    </span></div>
<div class="line"><a name="l14299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">14299</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a name="l14300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">14300</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div>
<div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Pos            (15U)                                    </span></div>
<div class="line"><a name="l14302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">14302</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Msk            (0x1UL &lt;&lt; USART_CR2_SWAP_Pos)             </span></div>
<div class="line"><a name="l14303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">14303</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       </span></div>
<div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Pos           (16U)                                    </span></div>
<div class="line"><a name="l14305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">14305</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Msk           (0x1UL &lt;&lt; USART_CR2_RXINV_Pos)            </span></div>
<div class="line"><a name="l14306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">14306</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      </span></div>
<div class="line"><a name="l14307"></a><span class="lineno">14307</span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Pos           (17U)                                    </span></div>
<div class="line"><a name="l14308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">14308</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Msk           (0x1UL &lt;&lt; USART_CR2_TXINV_Pos)            </span></div>
<div class="line"><a name="l14309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">14309</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      </span></div>
<div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Pos         (18U)                                    </span></div>
<div class="line"><a name="l14311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">14311</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Msk         (0x1UL &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div>
<div class="line"><a name="l14312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">14312</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    </span></div>
<div class="line"><a name="l14313"></a><span class="lineno">14313</span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Pos        (19U)                                    </span></div>
<div class="line"><a name="l14314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">14314</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Msk        (0x1UL &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div>
<div class="line"><a name="l14315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">14315</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   </span></div>
<div class="line"><a name="l14316"></a><span class="lineno">14316</span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Pos           (20U)                                    </span></div>
<div class="line"><a name="l14317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">14317</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Msk           (0x1UL &lt;&lt; USART_CR2_ABREN_Pos)            </span></div>
<div class="line"><a name="l14318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">14318</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      </span></div>
<div class="line"><a name="l14319"></a><span class="lineno">14319</span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Pos         (21U)                                    </span></div>
<div class="line"><a name="l14320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">14320</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Msk         (0x3UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a name="l14321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">14321</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    </span></div>
<div class="line"><a name="l14322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">14322</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_0           (0x1UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a name="l14323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">14323</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_1           (0x2UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Pos           (23U)                                    </span></div>
<div class="line"><a name="l14325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">14325</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Msk           (0x1UL &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div>
<div class="line"><a name="l14326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">14326</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      </span></div>
<div class="line"><a name="l14327"></a><span class="lineno">14327</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos             (24U)                                    </span></div>
<div class="line"><a name="l14328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">14328</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFFUL &lt;&lt; USART_CR2_ADD_Pos)             </span></div>
<div class="line"><a name="l14329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">14329</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div>
<div class="line"><a name="l14331"></a><span class="lineno">14331</span>&#160;<span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)                                     </span></div>
<div class="line"><a name="l14333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">14333</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a name="l14334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">14334</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div>
<div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)                                     </span></div>
<div class="line"><a name="l14336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">14336</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a name="l14337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">14337</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div>
<div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)                                     </span></div>
<div class="line"><a name="l14339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">14339</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a name="l14340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">14340</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div>
<div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)                                     </span></div>
<div class="line"><a name="l14342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">14342</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a name="l14343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">14343</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div>
<div class="line"><a name="l14344"></a><span class="lineno">14344</span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)                                     </span></div>
<div class="line"><a name="l14345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">14345</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a name="l14346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">14346</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div>
<div class="line"><a name="l14347"></a><span class="lineno">14347</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)                                     </span></div>
<div class="line"><a name="l14348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">14348</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a name="l14349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">14349</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div>
<div class="line"><a name="l14350"></a><span class="lineno">14350</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)                                     </span></div>
<div class="line"><a name="l14351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">14351</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a name="l14352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">14352</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div>
<div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)                                     </span></div>
<div class="line"><a name="l14354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">14354</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a name="l14355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">14355</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div>
<div class="line"><a name="l14356"></a><span class="lineno">14356</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)                                     </span></div>
<div class="line"><a name="l14357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">14357</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a name="l14358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">14358</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div>
<div class="line"><a name="l14359"></a><span class="lineno">14359</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)                                     </span></div>
<div class="line"><a name="l14360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">14360</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a name="l14361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">14361</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div>
<div class="line"><a name="l14362"></a><span class="lineno">14362</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)                                    </span></div>
<div class="line"><a name="l14363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">14363</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a name="l14364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">14364</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div>
<div class="line"><a name="l14365"></a><span class="lineno">14365</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)                                    </span></div>
<div class="line"><a name="l14366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">14366</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a name="l14367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">14367</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div>
<div class="line"><a name="l14368"></a><span class="lineno">14368</span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Pos          (12U)                                    </span></div>
<div class="line"><a name="l14369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">14369</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Msk          (0x1UL &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div>
<div class="line"><a name="l14370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">14370</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     </span></div>
<div class="line"><a name="l14371"></a><span class="lineno">14371</span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Pos            (13U)                                    </span></div>
<div class="line"><a name="l14372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">14372</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Msk            (0x1UL &lt;&lt; USART_CR3_DDRE_Pos)             </span></div>
<div class="line"><a name="l14373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">14373</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       </span></div>
<div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Pos             (14U)                                    </span></div>
<div class="line"><a name="l14375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">14375</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Msk             (0x1UL &lt;&lt; USART_CR3_DEM_Pos)              </span></div>
<div class="line"><a name="l14376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">14376</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        </span></div>
<div class="line"><a name="l14377"></a><span class="lineno">14377</span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Pos             (15U)                                    </span></div>
<div class="line"><a name="l14378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">14378</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Msk             (0x1UL &lt;&lt; USART_CR3_DEP_Pos)              </span></div>
<div class="line"><a name="l14379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">14379</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        </span></div>
<div class="line"><a name="l14380"></a><span class="lineno">14380</span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_Pos         (17U)                                    </span></div>
<div class="line"><a name="l14381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">14381</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_Msk         (0x7UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a name="l14382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">14382</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    </span></div>
<div class="line"><a name="l14383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">14383</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_0           (0x1UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a name="l14384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">14384</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_1           (0x2UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a name="l14385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">14385</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_2           (0x4UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a name="l14386"></a><span class="lineno">14386</span>&#160;<span class="preprocessor">#define USART_CR3_WUS_Pos             (20U)                                    </span></div>
<div class="line"><a name="l14387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">14387</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_Msk             (0x3UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a name="l14388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">14388</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS                 USART_CR3_WUS_Msk                        </span></div>
<div class="line"><a name="l14389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">14389</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_0               (0x1UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a name="l14390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">14390</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_1               (0x2UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE_Pos           (22U)                                    </span></div>
<div class="line"><a name="l14392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">14392</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE_Msk           (0x1UL &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div>
<div class="line"><a name="l14393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">14393</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE               USART_CR3_WUFIE_Msk                      </span></div>
<div class="line"><a name="l14395"></a><span class="lineno">14395</span>&#160;<span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a name="l14396"></a><span class="lineno">14396</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos    (0U)                                     </span></div>
<div class="line"><a name="l14397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">14397</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk    (0xFUL &lt;&lt; USART_BRR_DIV_FRACTION_Pos)     </span></div>
<div class="line"><a name="l14398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">14398</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               </span></div>
<div class="line"><a name="l14399"></a><span class="lineno">14399</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos    (4U)                                     </span></div>
<div class="line"><a name="l14400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">14400</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFUL &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)   </span></div>
<div class="line"><a name="l14401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">14401</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               </span></div>
<div class="line"><a name="l14403"></a><span class="lineno">14403</span>&#160;<span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a name="l14404"></a><span class="lineno">14404</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)                                     </span></div>
<div class="line"><a name="l14405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">14405</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l14406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">14406</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div>
<div class="line"><a name="l14407"></a><span class="lineno">14407</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)                                     </span></div>
<div class="line"><a name="l14408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">14408</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a name="l14409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">14409</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div>
<div class="line"><a name="l14412"></a><span class="lineno">14412</span>&#160;<span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span></div>
<div class="line"><a name="l14413"></a><span class="lineno">14413</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Pos            (0U)                                     </span></div>
<div class="line"><a name="l14414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">14414</a></span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Msk            (0xFFFFFFUL &lt;&lt; USART_RTOR_RTO_Pos)        </span></div>
<div class="line"><a name="l14415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">14415</a></span>&#160;<span class="preprocessor">#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       </span></div>
<div class="line"><a name="l14416"></a><span class="lineno">14416</span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Pos           (24U)                                    </span></div>
<div class="line"><a name="l14417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">14417</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Msk           (0xFFUL &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div>
<div class="line"><a name="l14418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">14418</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      </span></div>
<div class="line"><a name="l14420"></a><span class="lineno">14420</span>&#160;<span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span></div>
<div class="line"><a name="l14421"></a><span class="lineno">14421</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Pos           (0U)                                     </span></div>
<div class="line"><a name="l14422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">14422</a></span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Msk           (0x1UL &lt;&lt; USART_RQR_ABRRQ_Pos)            </span></div>
<div class="line"><a name="l14423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">14423</a></span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      </span></div>
<div class="line"><a name="l14424"></a><span class="lineno">14424</span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Pos           (1U)                                     </span></div>
<div class="line"><a name="l14425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">14425</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Msk           (0x1UL &lt;&lt; USART_RQR_SBKRQ_Pos)            </span></div>
<div class="line"><a name="l14426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">14426</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      </span></div>
<div class="line"><a name="l14427"></a><span class="lineno">14427</span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Pos            (2U)                                     </span></div>
<div class="line"><a name="l14428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">14428</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Msk            (0x1UL &lt;&lt; USART_RQR_MMRQ_Pos)             </span></div>
<div class="line"><a name="l14429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">14429</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       </span></div>
<div class="line"><a name="l14430"></a><span class="lineno">14430</span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Pos           (3U)                                     </span></div>
<div class="line"><a name="l14431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">14431</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Msk           (0x1UL &lt;&lt; USART_RQR_RXFRQ_Pos)            </span></div>
<div class="line"><a name="l14432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">14432</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      </span></div>
<div class="line"><a name="l14433"></a><span class="lineno">14433</span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ_Pos           (4U)                                     </span></div>
<div class="line"><a name="l14434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83">14434</a></span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ_Msk           (0x1UL &lt;&lt; USART_RQR_TXFRQ_Pos)            </span></div>
<div class="line"><a name="l14435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">14435</a></span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      </span></div>
<div class="line"><a name="l14437"></a><span class="lineno">14437</span>&#160;<span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span></div>
<div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Pos              (0U)                                     </span></div>
<div class="line"><a name="l14439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">14439</a></span>&#160;<span class="preprocessor">#define USART_ISR_PE_Msk              (0x1UL &lt;&lt; USART_ISR_PE_Pos)               </span></div>
<div class="line"><a name="l14440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">14440</a></span>&#160;<span class="preprocessor">#define USART_ISR_PE                  USART_ISR_PE_Msk                         </span></div>
<div class="line"><a name="l14441"></a><span class="lineno">14441</span>&#160;<span class="preprocessor">#define USART_ISR_FE_Pos              (1U)                                     </span></div>
<div class="line"><a name="l14442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">14442</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Msk              (0x1UL &lt;&lt; USART_ISR_FE_Pos)               </span></div>
<div class="line"><a name="l14443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">14443</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE                  USART_ISR_FE_Msk                         </span></div>
<div class="line"><a name="l14444"></a><span class="lineno">14444</span>&#160;<span class="preprocessor">#define USART_ISR_NE_Pos              (2U)                                     </span></div>
<div class="line"><a name="l14445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">14445</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Msk              (0x1UL &lt;&lt; USART_ISR_NE_Pos)               </span></div>
<div class="line"><a name="l14446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">14446</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE                  USART_ISR_NE_Msk                         </span></div>
<div class="line"><a name="l14447"></a><span class="lineno">14447</span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Pos             (3U)                                     </span></div>
<div class="line"><a name="l14448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">14448</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Msk             (0x1UL &lt;&lt; USART_ISR_ORE_Pos)              </span></div>
<div class="line"><a name="l14449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">14449</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        </span></div>
<div class="line"><a name="l14450"></a><span class="lineno">14450</span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Pos            (4U)                                     </span></div>
<div class="line"><a name="l14451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">14451</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Msk            (0x1UL &lt;&lt; USART_ISR_IDLE_Pos)             </span></div>
<div class="line"><a name="l14452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">14452</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       </span></div>
<div class="line"><a name="l14453"></a><span class="lineno">14453</span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Pos            (5U)                                     </span></div>
<div class="line"><a name="l14454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">14454</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Msk            (0x1UL &lt;&lt; USART_ISR_RXNE_Pos)             </span></div>
<div class="line"><a name="l14455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">14455</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       </span></div>
<div class="line"><a name="l14456"></a><span class="lineno">14456</span>&#160;<span class="preprocessor">#define USART_ISR_TC_Pos              (6U)                                     </span></div>
<div class="line"><a name="l14457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">14457</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Msk              (0x1UL &lt;&lt; USART_ISR_TC_Pos)               </span></div>
<div class="line"><a name="l14458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">14458</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC                  USART_ISR_TC_Msk                         </span></div>
<div class="line"><a name="l14459"></a><span class="lineno">14459</span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Pos             (7U)                                     </span></div>
<div class="line"><a name="l14460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">14460</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Msk             (0x1UL &lt;&lt; USART_ISR_TXE_Pos)              </span></div>
<div class="line"><a name="l14461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">14461</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        </span></div>
<div class="line"><a name="l14462"></a><span class="lineno">14462</span>&#160;<span class="preprocessor">#define USART_ISR_LBDF_Pos            (8U)                                     </span></div>
<div class="line"><a name="l14463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">14463</a></span>&#160;<span class="preprocessor">#define USART_ISR_LBDF_Msk            (0x1UL &lt;&lt; USART_ISR_LBDF_Pos)             </span></div>
<div class="line"><a name="l14464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">14464</a></span>&#160;<span class="preprocessor">#define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       </span></div>
<div class="line"><a name="l14465"></a><span class="lineno">14465</span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Pos           (9U)                                     </span></div>
<div class="line"><a name="l14466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">14466</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Msk           (0x1UL &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div>
<div class="line"><a name="l14467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">14467</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      </span></div>
<div class="line"><a name="l14468"></a><span class="lineno">14468</span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Pos             (10U)                                    </span></div>
<div class="line"><a name="l14469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">14469</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Msk             (0x1UL &lt;&lt; USART_ISR_CTS_Pos)              </span></div>
<div class="line"><a name="l14470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">14470</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        </span></div>
<div class="line"><a name="l14471"></a><span class="lineno">14471</span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Pos            (11U)                                    </span></div>
<div class="line"><a name="l14472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">14472</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Msk            (0x1UL &lt;&lt; USART_ISR_RTOF_Pos)             </span></div>
<div class="line"><a name="l14473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">14473</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       </span></div>
<div class="line"><a name="l14474"></a><span class="lineno">14474</span>&#160;<span class="preprocessor">#define USART_ISR_EOBF_Pos            (12U)                                    </span></div>
<div class="line"><a name="l14475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">14475</a></span>&#160;<span class="preprocessor">#define USART_ISR_EOBF_Msk            (0x1UL &lt;&lt; USART_ISR_EOBF_Pos)             </span></div>
<div class="line"><a name="l14476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">14476</a></span>&#160;<span class="preprocessor">#define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       </span></div>
<div class="line"><a name="l14477"></a><span class="lineno">14477</span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Pos            (14U)                                    </span></div>
<div class="line"><a name="l14478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">14478</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Msk            (0x1UL &lt;&lt; USART_ISR_ABRE_Pos)             </span></div>
<div class="line"><a name="l14479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">14479</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       </span></div>
<div class="line"><a name="l14480"></a><span class="lineno">14480</span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Pos            (15U)                                    </span></div>
<div class="line"><a name="l14481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">14481</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Msk            (0x1UL &lt;&lt; USART_ISR_ABRF_Pos)             </span></div>
<div class="line"><a name="l14482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">14482</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       </span></div>
<div class="line"><a name="l14483"></a><span class="lineno">14483</span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Pos            (16U)                                    </span></div>
<div class="line"><a name="l14484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">14484</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Msk            (0x1UL &lt;&lt; USART_ISR_BUSY_Pos)             </span></div>
<div class="line"><a name="l14485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">14485</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       </span></div>
<div class="line"><a name="l14486"></a><span class="lineno">14486</span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Pos             (17U)                                    </span></div>
<div class="line"><a name="l14487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">14487</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Msk             (0x1UL &lt;&lt; USART_ISR_CMF_Pos)              </span></div>
<div class="line"><a name="l14488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">14488</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        </span></div>
<div class="line"><a name="l14489"></a><span class="lineno">14489</span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Pos            (18U)                                    </span></div>
<div class="line"><a name="l14490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">14490</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Msk            (0x1UL &lt;&lt; USART_ISR_SBKF_Pos)             </span></div>
<div class="line"><a name="l14491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">14491</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       </span></div>
<div class="line"><a name="l14492"></a><span class="lineno">14492</span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Pos             (19U)                                    </span></div>
<div class="line"><a name="l14493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">14493</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Msk             (0x1UL &lt;&lt; USART_ISR_RWU_Pos)              </span></div>
<div class="line"><a name="l14494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">14494</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        </span></div>
<div class="line"><a name="l14495"></a><span class="lineno">14495</span>&#160;<span class="preprocessor">#define USART_ISR_WUF_Pos             (20U)                                    </span></div>
<div class="line"><a name="l14496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">14496</a></span>&#160;<span class="preprocessor">#define USART_ISR_WUF_Msk             (0x1UL &lt;&lt; USART_ISR_WUF_Pos)              </span></div>
<div class="line"><a name="l14497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">14497</a></span>&#160;<span class="preprocessor">#define USART_ISR_WUF                 USART_ISR_WUF_Msk                        </span></div>
<div class="line"><a name="l14498"></a><span class="lineno">14498</span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Pos           (21U)                                    </span></div>
<div class="line"><a name="l14499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">14499</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Msk           (0x1UL &lt;&lt; USART_ISR_TEACK_Pos)            </span></div>
<div class="line"><a name="l14500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">14500</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      </span></div>
<div class="line"><a name="l14501"></a><span class="lineno">14501</span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Pos           (22U)                                    </span></div>
<div class="line"><a name="l14502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">14502</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Msk           (0x1UL &lt;&lt; USART_ISR_REACK_Pos)            </span></div>
<div class="line"><a name="l14503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">14503</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK               USART_ISR_REACK_Msk                      </span></div>
<div class="line"><a name="l14505"></a><span class="lineno">14505</span>&#160;<span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span></div>
<div class="line"><a name="l14506"></a><span class="lineno">14506</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Pos            (0U)                                     </span></div>
<div class="line"><a name="l14507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">14507</a></span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Msk            (0x1UL &lt;&lt; USART_ICR_PECF_Pos)             </span></div>
<div class="line"><a name="l14508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">14508</a></span>&#160;<span class="preprocessor">#define USART_ICR_PECF                USART_ICR_PECF_Msk                       </span></div>
<div class="line"><a name="l14509"></a><span class="lineno">14509</span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Pos            (1U)                                     </span></div>
<div class="line"><a name="l14510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">14510</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Msk            (0x1UL &lt;&lt; USART_ICR_FECF_Pos)             </span></div>
<div class="line"><a name="l14511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">14511</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF                USART_ICR_FECF_Msk                       </span></div>
<div class="line"><a name="l14512"></a><span class="lineno">14512</span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Pos             (2U)                                     </span></div>
<div class="line"><a name="l14513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">14513</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Msk             (0x1UL &lt;&lt; USART_ICR_NCF_Pos)              </span></div>
<div class="line"><a name="l14514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">14514</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF                 USART_ICR_NCF_Msk                        </span></div>
<div class="line"><a name="l14515"></a><span class="lineno">14515</span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Pos           (3U)                                     </span></div>
<div class="line"><a name="l14516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">14516</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Msk           (0x1UL &lt;&lt; USART_ICR_ORECF_Pos)            </span></div>
<div class="line"><a name="l14517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">14517</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      </span></div>
<div class="line"><a name="l14518"></a><span class="lineno">14518</span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Pos          (4U)                                     </span></div>
<div class="line"><a name="l14519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">14519</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Msk          (0x1UL &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div>
<div class="line"><a name="l14520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">14520</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     </span></div>
<div class="line"><a name="l14521"></a><span class="lineno">14521</span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Pos            (6U)                                     </span></div>
<div class="line"><a name="l14522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">14522</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Msk            (0x1UL &lt;&lt; USART_ICR_TCCF_Pos)             </span></div>
<div class="line"><a name="l14523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">14523</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       </span></div>
<div class="line"><a name="l14524"></a><span class="lineno">14524</span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF_Pos           (8U)                                     </span></div>
<div class="line"><a name="l14525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">14525</a></span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF_Msk           (0x1UL &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div>
<div class="line"><a name="l14526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">14526</a></span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      </span></div>
<div class="line"><a name="l14527"></a><span class="lineno">14527</span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Pos           (9U)                                     </span></div>
<div class="line"><a name="l14528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">14528</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Msk           (0x1UL &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div>
<div class="line"><a name="l14529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">14529</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      </span></div>
<div class="line"><a name="l14530"></a><span class="lineno">14530</span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Pos           (11U)                                    </span></div>
<div class="line"><a name="l14531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">14531</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Msk           (0x1UL &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div>
<div class="line"><a name="l14532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">14532</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      </span></div>
<div class="line"><a name="l14533"></a><span class="lineno">14533</span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF_Pos           (12U)                                    </span></div>
<div class="line"><a name="l14534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">14534</a></span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF_Msk           (0x1UL &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div>
<div class="line"><a name="l14535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">14535</a></span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      </span></div>
<div class="line"><a name="l14536"></a><span class="lineno">14536</span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Pos            (17U)                                    </span></div>
<div class="line"><a name="l14537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">14537</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Msk            (0x1UL &lt;&lt; USART_ICR_CMCF_Pos)             </span></div>
<div class="line"><a name="l14538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">14538</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       </span></div>
<div class="line"><a name="l14539"></a><span class="lineno">14539</span>&#160;<span class="preprocessor">#define USART_ICR_WUCF_Pos            (20U)                                    </span></div>
<div class="line"><a name="l14540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">14540</a></span>&#160;<span class="preprocessor">#define USART_ICR_WUCF_Msk            (0x1UL &lt;&lt; USART_ICR_WUCF_Pos)             </span></div>
<div class="line"><a name="l14541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">14541</a></span>&#160;<span class="preprocessor">#define USART_ICR_WUCF                USART_ICR_WUCF_Msk                       </span></div>
<div class="line"><a name="l14543"></a><span class="lineno">14543</span>&#160;<span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span></div>
<div class="line"><a name="l14544"></a><span class="lineno">14544</span>&#160;<span class="preprocessor">#define USART_RDR_RDR_Pos             (0U)                                     </span></div>
<div class="line"><a name="l14545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">14545</a></span>&#160;<span class="preprocessor">#define USART_RDR_RDR_Msk             (0x1FFUL &lt;&lt; USART_RDR_RDR_Pos)            </span></div>
<div class="line"><a name="l14546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">14546</a></span>&#160;<span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div>
<div class="line"><a name="l14548"></a><span class="lineno">14548</span>&#160;<span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span></div>
<div class="line"><a name="l14549"></a><span class="lineno">14549</span>&#160;<span class="preprocessor">#define USART_TDR_TDR_Pos             (0U)                                     </span></div>
<div class="line"><a name="l14550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">14550</a></span>&#160;<span class="preprocessor">#define USART_TDR_TDR_Msk             (0x1FFUL &lt;&lt; USART_TDR_TDR_Pos)            </span></div>
<div class="line"><a name="l14551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">14551</a></span>&#160;<span class="preprocessor">#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        </span></div>
<div class="line"><a name="l14553"></a><span class="lineno">14553</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l14554"></a><span class="lineno">14554</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l14555"></a><span class="lineno">14555</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a name="l14556"></a><span class="lineno">14556</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l14557"></a><span class="lineno">14557</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l14558"></a><span class="lineno">14558</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l14559"></a><span class="lineno">14559</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos           (0U)                                           </span></div>
<div class="line"><a name="l14560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">14560</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">14561</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a name="l14562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">14562</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">14563</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">14564</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">14565</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">14566</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">14567</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">14568</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l14570"></a><span class="lineno">14570</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l14571"></a><span class="lineno">14571</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div>
<div class="line"><a name="l14572"></a><span class="lineno">14572</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div>
<div class="line"><a name="l14573"></a><span class="lineno">14573</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div>
<div class="line"><a name="l14574"></a><span class="lineno">14574</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div>
<div class="line"><a name="l14575"></a><span class="lineno">14575</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div>
<div class="line"><a name="l14576"></a><span class="lineno">14576</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div>
<div class="line"><a name="l14577"></a><span class="lineno">14577</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div>
<div class="line"><a name="l14578"></a><span class="lineno">14578</span>&#160; </div>
<div class="line"><a name="l14579"></a><span class="lineno">14579</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)                                           </span></div>
<div class="line"><a name="l14580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">14580</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div>
<div class="line"><a name="l14581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">14581</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a name="l14583"></a><span class="lineno">14583</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a name="l14584"></a><span class="lineno">14584</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)                                           </span></div>
<div class="line"><a name="l14585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">14585</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">14586</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a name="l14587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">14587</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">14588</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">14589</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">14590</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">14591</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">14592</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">14593</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l14595"></a><span class="lineno">14595</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l14596"></a><span class="lineno">14596</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div>
<div class="line"><a name="l14597"></a><span class="lineno">14597</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div>
<div class="line"><a name="l14598"></a><span class="lineno">14598</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div>
<div class="line"><a name="l14599"></a><span class="lineno">14599</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div>
<div class="line"><a name="l14600"></a><span class="lineno">14600</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div>
<div class="line"><a name="l14601"></a><span class="lineno">14601</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div>
<div class="line"><a name="l14602"></a><span class="lineno">14602</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div>
<div class="line"><a name="l14603"></a><span class="lineno">14603</span>&#160; </div>
<div class="line"><a name="l14604"></a><span class="lineno">14604</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)                                           </span></div>
<div class="line"><a name="l14605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">14605</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a name="l14606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">14606</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a name="l14607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">14607</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a name="l14608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">14608</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a name="l14610"></a><span class="lineno">14610</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l14611"></a><span class="lineno">14611</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a name="l14612"></a><span class="lineno">14612</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a name="l14613"></a><span class="lineno">14613</span>&#160; </div>
<div class="line"><a name="l14614"></a><span class="lineno">14614</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)                                           </span></div>
<div class="line"><a name="l14615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">14615</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div>
<div class="line"><a name="l14616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">14616</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a name="l14618"></a><span class="lineno">14618</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a name="l14619"></a><span class="lineno">14619</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)                                           </span></div>
<div class="line"><a name="l14620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">14620</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div>
<div class="line"><a name="l14621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">14621</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a name="l14635"></a><span class="lineno">14635</span>&#160;<span class="comment">/****************************** ADC Instances *********************************/</span></div>
<div class="line"><a name="l14636"></a><span class="lineno">14636</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div>
<div class="line"><a name="l14637"></a><span class="lineno">14637</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC2))</span></div>
<div class="line"><a name="l14638"></a><span class="lineno">14638</span>&#160;                                       </div>
<div class="line"><a name="l14639"></a><span class="lineno">14639</span>&#160;<span class="preprocessor">#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == ADC1))</span></div>
<div class="line"><a name="l14640"></a><span class="lineno">14640</span>&#160; </div>
<div class="line"><a name="l14641"></a><span class="lineno">14641</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)</span></div>
<div class="line"><a name="l14642"></a><span class="lineno">14642</span>&#160;<span class="comment">/****************************** CAN Instances *********************************/</span></div>
<div class="line"><a name="l14643"></a><span class="lineno">14643</span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN)</span></div>
<div class="line"><a name="l14644"></a><span class="lineno">14644</span>&#160; </div>
<div class="line"><a name="l14645"></a><span class="lineno">14645</span>&#160;<span class="comment">/****************************** COMP Instances ********************************/</span></div>
<div class="line"><a name="l14646"></a><span class="lineno">14646</span>&#160;<span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP2) || \</span></div>
<div class="line"><a name="l14647"></a><span class="lineno">14647</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == COMP4) || \</span></div>
<div class="line"><a name="l14648"></a><span class="lineno">14648</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == COMP6))</span></div>
<div class="line"><a name="l14649"></a><span class="lineno">14649</span>&#160; </div>
<div class="line"><a name="l14650"></a><span class="lineno">14650</span>&#160;<span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) (0U)</span></div>
<div class="line"><a name="l14651"></a><span class="lineno">14651</span>&#160; </div>
<div class="line"><a name="l14652"></a><span class="lineno">14652</span>&#160;<span class="comment">/******************** COMP Instances with switch on DAC1 Channel1 output ******/</span></div>
<div class="line"><a name="l14653"></a><span class="lineno">14653</span>&#160;<span class="preprocessor">#define IS_COMP_DAC1SWITCH_INSTANCE(INSTANCE) (0U)</span></div>
<div class="line"><a name="l14654"></a><span class="lineno">14654</span>&#160; </div>
<div class="line"><a name="l14655"></a><span class="lineno">14655</span>&#160;<span class="comment">/******************** COMP Instances with window mode capability **************/</span></div>
<div class="line"><a name="l14656"></a><span class="lineno">14656</span>&#160;<span class="preprocessor">#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (0U)</span></div>
<div class="line"><a name="l14657"></a><span class="lineno">14657</span>&#160; </div>
<div class="line"><a name="l14658"></a><span class="lineno">14658</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div>
<div class="line"><a name="l14659"></a><span class="lineno">14659</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a name="l14660"></a><span class="lineno">14660</span>&#160; </div>
<div class="line"><a name="l14661"></a><span class="lineno">14661</span>&#160;<span class="comment">/****************************** DAC Instances *********************************/</span></div>
<div class="line"><a name="l14662"></a><span class="lineno">14662</span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \</span></div>
<div class="line"><a name="l14663"></a><span class="lineno">14663</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DAC2))</span></div>
<div class="line"><a name="l14664"></a><span class="lineno">14664</span>&#160; </div>
<div class="line"><a name="l14665"></a><span class="lineno">14665</span>&#160;<span class="preprocessor">#define IS_DAC_CHANNEL_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l14666"></a><span class="lineno">14666</span>&#160;<span class="preprocessor">    ((((INSTANCE) == DAC1) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14667"></a><span class="lineno">14667</span>&#160;<span class="preprocessor">     (((CHANNEL) == DAC_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l14668"></a><span class="lineno">14668</span>&#160;<span class="preprocessor">      ((CHANNEL) == DAC_CHANNEL_2)))           \</span></div>
<div class="line"><a name="l14669"></a><span class="lineno">14669</span>&#160;<span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a name="l14670"></a><span class="lineno">14670</span>&#160;<span class="preprocessor">    (((INSTANCE) == DAC2) &amp;&amp;                    \</span></div>
<div class="line"><a name="l14671"></a><span class="lineno">14671</span>&#160;<span class="preprocessor">     (((CHANNEL) == DAC_CHANNEL_1))))</span></div>
<div class="line"><a name="l14672"></a><span class="lineno">14672</span>&#160; </div>
<div class="line"><a name="l14673"></a><span class="lineno">14673</span>&#160;<span class="comment">/****************************** DMA Instances *********************************/</span></div>
<div class="line"><a name="l14674"></a><span class="lineno">14674</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a name="l14675"></a><span class="lineno">14675</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a name="l14676"></a><span class="lineno">14676</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a name="l14677"></a><span class="lineno">14677</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a name="l14678"></a><span class="lineno">14678</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a name="l14679"></a><span class="lineno">14679</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a name="l14680"></a><span class="lineno">14680</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7))</span></div>
<div class="line"><a name="l14681"></a><span class="lineno">14681</span>&#160; </div>
<div class="line"><a name="l14682"></a><span class="lineno">14682</span>&#160;<span class="comment">/****************************** GPIO Instances ********************************/</span></div>
<div class="line"><a name="l14683"></a><span class="lineno">14683</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a name="l14684"></a><span class="lineno">14684</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a name="l14685"></a><span class="lineno">14685</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a name="l14686"></a><span class="lineno">14686</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a name="l14687"></a><span class="lineno">14687</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOF))</span></div>
<div class="line"><a name="l14688"></a><span class="lineno">14688</span>&#160; </div>
<div class="line"><a name="l14689"></a><span class="lineno">14689</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a name="l14690"></a><span class="lineno">14690</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a name="l14691"></a><span class="lineno">14691</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a name="l14692"></a><span class="lineno">14692</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a name="l14693"></a><span class="lineno">14693</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOF))</span></div>
<div class="line"><a name="l14694"></a><span class="lineno">14694</span>&#160; </div>
<div class="line"><a name="l14695"></a><span class="lineno">14695</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a name="l14696"></a><span class="lineno">14696</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a name="l14697"></a><span class="lineno">14697</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a name="l14698"></a><span class="lineno">14698</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a name="l14699"></a><span class="lineno">14699</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOF))</span></div>
<div class="line"><a name="l14700"></a><span class="lineno">14700</span>&#160; </div>
<div class="line"><a name="l14701"></a><span class="lineno">14701</span>&#160;<span class="comment">/****************************** HRTIM Instances *********************************/</span></div>
<div class="line"><a name="l14702"></a><span class="lineno">14702</span>&#160;<span class="preprocessor">#define IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1))</span></div>
<div class="line"><a name="l14703"></a><span class="lineno">14703</span>&#160; </div>
<div class="line"><a name="l14704"></a><span class="lineno">14704</span>&#160;<span class="comment">/****************************** I2C Instances *********************************/</span></div>
<div class="line"><a name="l14705"></a><span class="lineno">14705</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div>
<div class="line"><a name="l14706"></a><span class="lineno">14706</span>&#160; </div>
<div class="line"><a name="l14707"></a><span class="lineno">14707</span>&#160;<span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div>
<div class="line"><a name="l14708"></a><span class="lineno">14708</span>&#160;<span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a name="l14709"></a><span class="lineno">14709</span>&#160; </div>
<div class="line"><a name="l14710"></a><span class="lineno">14710</span>&#160; </div>
<div class="line"><a name="l14711"></a><span class="lineno">14711</span>&#160;<span class="comment">/****************************** OPAMP Instances *******************************/</span></div>
<div class="line"><a name="l14712"></a><span class="lineno">14712</span>&#160;<span class="preprocessor">#define IS_OPAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == OPAMP2)</span></div>
<div class="line"><a name="l14713"></a><span class="lineno">14713</span>&#160; </div>
<div class="line"><a name="l14714"></a><span class="lineno">14714</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a name="l14715"></a><span class="lineno">14715</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a name="l14716"></a><span class="lineno">14716</span>&#160; </div>
<div class="line"><a name="l14717"></a><span class="lineno">14717</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a name="l14718"></a><span class="lineno">14718</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a name="l14719"></a><span class="lineno">14719</span>&#160; </div>
<div class="line"><a name="l14720"></a><span class="lineno">14720</span>&#160;<span class="comment">/****************************** SMBUS Instances *******************************/</span></div>
<div class="line"><a name="l14721"></a><span class="lineno">14721</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div>
<div class="line"><a name="l14722"></a><span class="lineno">14722</span>&#160; </div>
<div class="line"><a name="l14723"></a><span class="lineno">14723</span>&#160;<span class="comment">/****************************** SPI Instances *********************************/</span></div>
<div class="line"><a name="l14724"></a><span class="lineno">14724</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI1)</span></div>
<div class="line"><a name="l14725"></a><span class="lineno">14725</span>&#160; </div>
<div class="line"><a name="l14726"></a><span class="lineno">14726</span>&#160;<span class="comment">/******************* TIM Instances : All supported instances ******************/</span></div>
<div class="line"><a name="l14727"></a><span class="lineno">14727</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14728"></a><span class="lineno">14728</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14729"></a><span class="lineno">14729</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14730"></a><span class="lineno">14730</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14731"></a><span class="lineno">14731</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l14732"></a><span class="lineno">14732</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div>
<div class="line"><a name="l14733"></a><span class="lineno">14733</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14734"></a><span class="lineno">14734</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14735"></a><span class="lineno">14735</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14736"></a><span class="lineno">14736</span>&#160;   </div>
<div class="line"><a name="l14737"></a><span class="lineno">14737</span>&#160;<span class="comment">/******************* TIM Instances : at least 1 capture/compare channel *******/</span></div>
<div class="line"><a name="l14738"></a><span class="lineno">14738</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14739"></a><span class="lineno">14739</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14740"></a><span class="lineno">14740</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14741"></a><span class="lineno">14741</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14742"></a><span class="lineno">14742</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14743"></a><span class="lineno">14743</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14744"></a><span class="lineno">14744</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14745"></a><span class="lineno">14745</span>&#160; </div>
<div class="line"><a name="l14746"></a><span class="lineno">14746</span>&#160;<span class="comment">/****************** TIM Instances : at least 2 capture/compare channels *******/</span></div>
<div class="line"><a name="l14747"></a><span class="lineno">14747</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14748"></a><span class="lineno">14748</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14749"></a><span class="lineno">14749</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14750"></a><span class="lineno">14750</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14751"></a><span class="lineno">14751</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14752"></a><span class="lineno">14752</span>&#160; </div>
<div class="line"><a name="l14753"></a><span class="lineno">14753</span>&#160;<span class="comment">/****************** TIM Instances : at least 3 capture/compare channels *******/</span></div>
<div class="line"><a name="l14754"></a><span class="lineno">14754</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14755"></a><span class="lineno">14755</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14756"></a><span class="lineno">14756</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14757"></a><span class="lineno">14757</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14758"></a><span class="lineno">14758</span>&#160; </div>
<div class="line"><a name="l14759"></a><span class="lineno">14759</span>&#160;<span class="comment">/****************** TIM Instances : at least 4 capture/compare channels *******/</span></div>
<div class="line"><a name="l14760"></a><span class="lineno">14760</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14761"></a><span class="lineno">14761</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14762"></a><span class="lineno">14762</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14763"></a><span class="lineno">14763</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14764"></a><span class="lineno">14764</span>&#160; </div>
<div class="line"><a name="l14765"></a><span class="lineno">14765</span>&#160;<span class="comment">/****************** TIM Instances : at least 5 capture/compare channels *******/</span></div>
<div class="line"><a name="l14766"></a><span class="lineno">14766</span>&#160;<span class="preprocessor">#define IS_TIM_CC5_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14767"></a><span class="lineno">14767</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l14768"></a><span class="lineno">14768</span>&#160; </div>
<div class="line"><a name="l14769"></a><span class="lineno">14769</span>&#160;<span class="comment">/****************** TIM Instances : at least 6 capture/compare channels *******/</span></div>
<div class="line"><a name="l14770"></a><span class="lineno">14770</span>&#160;<span class="preprocessor">#define IS_TIM_CC6_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14771"></a><span class="lineno">14771</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l14772"></a><span class="lineno">14772</span>&#160;    </div>
<div class="line"><a name="l14773"></a><span class="lineno">14773</span>&#160;<span class="comment">/************************** TIM Instances : Advanced-control timers ***********/</span></div>
<div class="line"><a name="l14774"></a><span class="lineno">14774</span>&#160; </div>
<div class="line"><a name="l14775"></a><span class="lineno">14775</span>&#160;<span class="comment">/****************** TIM Instances : Advanced timer instances *******************/</span></div>
<div class="line"><a name="l14776"></a><span class="lineno">14776</span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14777"></a><span class="lineno">14777</span>&#160;<span class="preprocessor">  ((INSTANCE) == TIM1)</span></div>
<div class="line"><a name="l14778"></a><span class="lineno">14778</span>&#160;  </div>
<div class="line"><a name="l14779"></a><span class="lineno">14779</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock selection ****************/</span></div>
<div class="line"><a name="l14780"></a><span class="lineno">14780</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_SELECT_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14781"></a><span class="lineno">14781</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14782"></a><span class="lineno">14782</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14783"></a><span class="lineno">14783</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14784"></a><span class="lineno">14784</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14785"></a><span class="lineno">14785</span>&#160; </div>
<div class="line"><a name="l14786"></a><span class="lineno">14786</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 1 for ETRF input */</span></div>
<div class="line"><a name="l14787"></a><span class="lineno">14787</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14788"></a><span class="lineno">14788</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14789"></a><span class="lineno">14789</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14790"></a><span class="lineno">14790</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14791"></a><span class="lineno">14791</span>&#160; </div>
<div class="line"><a name="l14792"></a><span class="lineno">14792</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 2 **********/</span></div>
<div class="line"><a name="l14793"></a><span class="lineno">14793</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14794"></a><span class="lineno">14794</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14795"></a><span class="lineno">14795</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14796"></a><span class="lineno">14796</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14797"></a><span class="lineno">14797</span>&#160; </div>
<div class="line"><a name="l14798"></a><span class="lineno">14798</span>&#160;<span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div>
<div class="line"><a name="l14799"></a><span class="lineno">14799</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14800"></a><span class="lineno">14800</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14801"></a><span class="lineno">14801</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14802"></a><span class="lineno">14802</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14803"></a><span class="lineno">14803</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14804"></a><span class="lineno">14804</span>&#160; </div>
<div class="line"><a name="l14805"></a><span class="lineno">14805</span>&#160;<span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div>
<div class="line"><a name="l14806"></a><span class="lineno">14806</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14807"></a><span class="lineno">14807</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14808"></a><span class="lineno">14808</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14809"></a><span class="lineno">14809</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14810"></a><span class="lineno">14810</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14811"></a><span class="lineno">14811</span>&#160; </div>
<div class="line"><a name="l14812"></a><span class="lineno">14812</span>&#160;<span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="line"><a name="l14813"></a><span class="lineno">14813</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14814"></a><span class="lineno">14814</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14815"></a><span class="lineno">14815</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14816"></a><span class="lineno">14816</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14817"></a><span class="lineno">14817</span>&#160; </div>
<div class="line"><a name="l14818"></a><span class="lineno">14818</span>&#160;<span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a name="l14819"></a><span class="lineno">14819</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14820"></a><span class="lineno">14820</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14821"></a><span class="lineno">14821</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14822"></a><span class="lineno">14822</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14823"></a><span class="lineno">14823</span>&#160; </div>
<div class="line"><a name="l14824"></a><span class="lineno">14824</span>&#160;<span class="comment">/****************** TIM Instances : supporting Hall interface *****************/</span></div>
<div class="line"><a name="l14825"></a><span class="lineno">14825</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14826"></a><span class="lineno">14826</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))     </span></div>
<div class="line"><a name="l14827"></a><span class="lineno">14827</span>&#160;  </div>
<div class="line"><a name="l14828"></a><span class="lineno">14828</span>&#160;<span class="comment">/**************** TIM Instances : external trigger input available ************/</span></div>
<div class="line"><a name="l14829"></a><span class="lineno">14829</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a name="l14830"></a><span class="lineno">14830</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a name="l14831"></a><span class="lineno">14831</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14832"></a><span class="lineno">14832</span>&#160; </div>
<div class="line"><a name="l14833"></a><span class="lineno">14833</span>&#160;<span class="comment">/****************** TIM Instances : supporting input XOR function *************/</span></div>
<div class="line"><a name="l14834"></a><span class="lineno">14834</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14835"></a><span class="lineno">14835</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14836"></a><span class="lineno">14836</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14837"></a><span class="lineno">14837</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14838"></a><span class="lineno">14838</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14839"></a><span class="lineno">14839</span>&#160; </div>
<div class="line"><a name="l14840"></a><span class="lineno">14840</span>&#160;<span class="comment">/****************** TIM Instances : supporting master mode ********************/</span></div>
<div class="line"><a name="l14841"></a><span class="lineno">14841</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14842"></a><span class="lineno">14842</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14843"></a><span class="lineno">14843</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14844"></a><span class="lineno">14844</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14845"></a><span class="lineno">14845</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l14846"></a><span class="lineno">14846</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div>
<div class="line"><a name="l14847"></a><span class="lineno">14847</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14848"></a><span class="lineno">14848</span>&#160; </div>
<div class="line"><a name="l14849"></a><span class="lineno">14849</span>&#160;<span class="comment">/****************** TIM Instances : supporting slave mode *********************/</span></div>
<div class="line"><a name="l14850"></a><span class="lineno">14850</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14851"></a><span class="lineno">14851</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14852"></a><span class="lineno">14852</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14853"></a><span class="lineno">14853</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14854"></a><span class="lineno">14854</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div>
<div class="line"><a name="l14855"></a><span class="lineno">14855</span>&#160; </div>
<div class="line"><a name="l14856"></a><span class="lineno">14856</span>&#160;<span class="comment">/****************** TIM Instances : supporting 32 bits counter ****************/</span></div>
<div class="line"><a name="l14857"></a><span class="lineno">14857</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14858"></a><span class="lineno">14858</span>&#160;<span class="preprocessor">    ((INSTANCE) == TIM2)</span></div>
<div class="line"><a name="l14859"></a><span class="lineno">14859</span>&#160; </div>
<div class="line"><a name="l14860"></a><span class="lineno">14860</span>&#160;<span class="comment">/****************** TIM Instances : supporting DMA burst **********************/</span></div>
<div class="line"><a name="l14861"></a><span class="lineno">14861</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14862"></a><span class="lineno">14862</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14863"></a><span class="lineno">14863</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14864"></a><span class="lineno">14864</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14865"></a><span class="lineno">14865</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14866"></a><span class="lineno">14866</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14867"></a><span class="lineno">14867</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14868"></a><span class="lineno">14868</span>&#160; </div>
<div class="line"><a name="l14869"></a><span class="lineno">14869</span>&#160;<span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="line"><a name="l14870"></a><span class="lineno">14870</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14871"></a><span class="lineno">14871</span>&#160;<span class="preprocessor">      (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14872"></a><span class="lineno">14872</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14873"></a><span class="lineno">14873</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14874"></a><span class="lineno">14874</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14875"></a><span class="lineno">14875</span>&#160; </div>
<div class="line"><a name="l14876"></a><span class="lineno">14876</span>&#160;<span class="comment">/****************** TIM Instances : supporting input/output channel(s) ********/</span></div>
<div class="line"><a name="l14877"></a><span class="lineno">14877</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l14878"></a><span class="lineno">14878</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14879"></a><span class="lineno">14879</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l14880"></a><span class="lineno">14880</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l14881"></a><span class="lineno">14881</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l14882"></a><span class="lineno">14882</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div>
<div class="line"><a name="l14883"></a><span class="lineno">14883</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div>
<div class="line"><a name="l14884"></a><span class="lineno">14884</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div>
<div class="line"><a name="l14885"></a><span class="lineno">14885</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l14886"></a><span class="lineno">14886</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14887"></a><span class="lineno">14887</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l14888"></a><span class="lineno">14888</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l14889"></a><span class="lineno">14889</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l14890"></a><span class="lineno">14890</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l14891"></a><span class="lineno">14891</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l14892"></a><span class="lineno">14892</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14893"></a><span class="lineno">14893</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l14894"></a><span class="lineno">14894</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l14895"></a><span class="lineno">14895</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l14896"></a><span class="lineno">14896</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l14897"></a><span class="lineno">14897</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l14898"></a><span class="lineno">14898</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                  \</span></div>
<div class="line"><a name="l14899"></a><span class="lineno">14899</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l14900"></a><span class="lineno">14900</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a name="l14901"></a><span class="lineno">14901</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l14902"></a><span class="lineno">14902</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                  \</span></div>
<div class="line"><a name="l14903"></a><span class="lineno">14903</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a name="l14904"></a><span class="lineno">14904</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l14905"></a><span class="lineno">14905</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                  \</span></div>
<div class="line"><a name="l14906"></a><span class="lineno">14906</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a name="l14907"></a><span class="lineno">14907</span>&#160; </div>
<div class="line"><a name="l14908"></a><span class="lineno">14908</span>&#160;<span class="comment">/****************** TIM Instances : supporting complementary output(s) ********/</span></div>
<div class="line"><a name="l14909"></a><span class="lineno">14909</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l14910"></a><span class="lineno">14910</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a name="l14911"></a><span class="lineno">14911</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a name="l14912"></a><span class="lineno">14912</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a name="l14913"></a><span class="lineno">14913</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div>
<div class="line"><a name="l14914"></a><span class="lineno">14914</span>&#160;<span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a name="l14915"></a><span class="lineno">14915</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14916"></a><span class="lineno">14916</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_1))             \</span></div>
<div class="line"><a name="l14917"></a><span class="lineno">14917</span>&#160;<span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a name="l14918"></a><span class="lineno">14918</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14919"></a><span class="lineno">14919</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div>
<div class="line"><a name="l14920"></a><span class="lineno">14920</span>&#160;<span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a name="l14921"></a><span class="lineno">14921</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div>
<div class="line"><a name="l14922"></a><span class="lineno">14922</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div>
<div class="line"><a name="l14923"></a><span class="lineno">14923</span>&#160; </div>
<div class="line"><a name="l14924"></a><span class="lineno">14924</span>&#160;<span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="line"><a name="l14925"></a><span class="lineno">14925</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14926"></a><span class="lineno">14926</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14927"></a><span class="lineno">14927</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14928"></a><span class="lineno">14928</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l14929"></a><span class="lineno">14929</span>&#160; </div>
<div class="line"><a name="l14930"></a><span class="lineno">14930</span>&#160;<span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="line"><a name="l14931"></a><span class="lineno">14931</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14932"></a><span class="lineno">14932</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14933"></a><span class="lineno">14933</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14934"></a><span class="lineno">14934</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14935"></a><span class="lineno">14935</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14936"></a><span class="lineno">14936</span>&#160; </div>
<div class="line"><a name="l14937"></a><span class="lineno">14937</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a name="l14938"></a><span class="lineno">14938</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14939"></a><span class="lineno">14939</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14940"></a><span class="lineno">14940</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14941"></a><span class="lineno">14941</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14942"></a><span class="lineno">14942</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14943"></a><span class="lineno">14943</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14944"></a><span class="lineno">14944</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14945"></a><span class="lineno">14945</span>&#160; </div>
<div class="line"><a name="l14946"></a><span class="lineno">14946</span>&#160;<span class="comment">/****************** TIM Instances : supporting 2 break inputs *****************/</span></div>
<div class="line"><a name="l14947"></a><span class="lineno">14947</span>&#160;<span class="preprocessor">#define IS_TIM_BKIN2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14948"></a><span class="lineno">14948</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l14949"></a><span class="lineno">14949</span>&#160; </div>
<div class="line"><a name="l14950"></a><span class="lineno">14950</span>&#160;<span class="comment">/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/</span></div>
<div class="line"><a name="l14951"></a><span class="lineno">14951</span>&#160;<span class="preprocessor">#define IS_TIM_TRGO2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14952"></a><span class="lineno">14952</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l14953"></a><span class="lineno">14953</span>&#160; </div>
<div class="line"><a name="l14954"></a><span class="lineno">14954</span>&#160;<span class="comment">/****************** TIM Instances : supporting DMA generation on Update events*/</span></div>
<div class="line"><a name="l14955"></a><span class="lineno">14955</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14956"></a><span class="lineno">14956</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14957"></a><span class="lineno">14957</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14958"></a><span class="lineno">14958</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14959"></a><span class="lineno">14959</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l14960"></a><span class="lineno">14960</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div>
<div class="line"><a name="l14961"></a><span class="lineno">14961</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14962"></a><span class="lineno">14962</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14963"></a><span class="lineno">14963</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14964"></a><span class="lineno">14964</span>&#160; </div>
<div class="line"><a name="l14965"></a><span class="lineno">14965</span>&#160;<span class="comment">/****************** TIM Instances : supporting DMA generation on Capture/Compare events */</span></div>
<div class="line"><a name="l14966"></a><span class="lineno">14966</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14967"></a><span class="lineno">14967</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14968"></a><span class="lineno">14968</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l14969"></a><span class="lineno">14969</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l14970"></a><span class="lineno">14970</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14971"></a><span class="lineno">14971</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14972"></a><span class="lineno">14972</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14973"></a><span class="lineno">14973</span>&#160; </div>
<div class="line"><a name="l14974"></a><span class="lineno">14974</span>&#160;<span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="line"><a name="l14975"></a><span class="lineno">14975</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14976"></a><span class="lineno">14976</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14977"></a><span class="lineno">14977</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div>
<div class="line"><a name="l14978"></a><span class="lineno">14978</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a name="l14979"></a><span class="lineno">14979</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l14980"></a><span class="lineno">14980</span>&#160; </div>
<div class="line"><a name="l14981"></a><span class="lineno">14981</span>&#160;<span class="comment">/****************** TIM Instances : supporting remapping capability ***********/</span></div>
<div class="line"><a name="l14982"></a><span class="lineno">14982</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l14983"></a><span class="lineno">14983</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a name="l14984"></a><span class="lineno">14984</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16))</span></div>
<div class="line"><a name="l14985"></a><span class="lineno">14985</span>&#160; </div>
<div class="line"><a name="l14986"></a><span class="lineno">14986</span>&#160;<span class="comment">/****************** TIM Instances : supporting combined 3-phase PWM mode ******/</span></div>
<div class="line"><a name="l14987"></a><span class="lineno">14987</span>&#160;<span class="preprocessor">#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l14988"></a><span class="lineno">14988</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l14989"></a><span class="lineno">14989</span>&#160; </div>
<div class="line"><a name="l14990"></a><span class="lineno">14990</span>&#160;<span class="comment">/****************************** TSC Instances *********************************/</span></div>
<div class="line"><a name="l14991"></a><span class="lineno">14991</span>&#160;<span class="preprocessor">#define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)</span></div>
<div class="line"><a name="l14992"></a><span class="lineno">14992</span>&#160; </div>
<div class="line"><a name="l14993"></a><span class="lineno">14993</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a name="l14994"></a><span class="lineno">14994</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l14995"></a><span class="lineno">14995</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l14996"></a><span class="lineno">14996</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l14997"></a><span class="lineno">14997</span>&#160; </div>
<div class="line"><a name="l14998"></a><span class="lineno">14998</span>&#160;<span class="comment">/****************** USART Instances : Auto Baud Rate detection ****************/</span></div>
<div class="line"><a name="l14999"></a><span class="lineno">14999</span>&#160;<span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l15000"></a><span class="lineno">15000</span>&#160; </div>
<div class="line"><a name="l15001"></a><span class="lineno">15001</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a name="l15002"></a><span class="lineno">15002</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l15003"></a><span class="lineno">15003</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l15004"></a><span class="lineno">15004</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l15005"></a><span class="lineno">15005</span>&#160;                                      </div>
<div class="line"><a name="l15006"></a><span class="lineno">15006</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a name="l15007"></a><span class="lineno">15007</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l15008"></a><span class="lineno">15008</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l15009"></a><span class="lineno">15009</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l15010"></a><span class="lineno">15010</span>&#160;                                      </div>
<div class="line"><a name="l15011"></a><span class="lineno">15011</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a name="l15012"></a><span class="lineno">15012</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l15013"></a><span class="lineno">15013</span>&#160;                                          </div>
<div class="line"><a name="l15014"></a><span class="lineno">15014</span>&#160;<span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div>
<div class="line"><a name="l15015"></a><span class="lineno">15015</span>&#160;<span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l15016"></a><span class="lineno">15016</span>&#160; </div>
<div class="line"><a name="l15017"></a><span class="lineno">15017</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a name="l15018"></a><span class="lineno">15018</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l15019"></a><span class="lineno">15019</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l15020"></a><span class="lineno">15020</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l15021"></a><span class="lineno">15021</span>&#160; </div>
<div class="line"><a name="l15022"></a><span class="lineno">15022</span>&#160;<span class="comment">/****************** UART Instances : Auto Baud Rate detection *****************/</span></div>
<div class="line"><a name="l15023"></a><span class="lineno">15023</span>&#160;<span class="preprocessor">#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l15024"></a><span class="lineno">15024</span>&#160; </div>
<div class="line"><a name="l15025"></a><span class="lineno">15025</span>&#160;<span class="comment">/****************** UART Instances : Driver Enable ****************************/</span></div>
<div class="line"><a name="l15026"></a><span class="lineno">15026</span>&#160;<span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l15027"></a><span class="lineno">15027</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l15028"></a><span class="lineno">15028</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l15029"></a><span class="lineno">15029</span>&#160; </div>
<div class="line"><a name="l15030"></a><span class="lineno">15030</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a name="l15031"></a><span class="lineno">15031</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l15032"></a><span class="lineno">15032</span>&#160; </div>
<div class="line"><a name="l15033"></a><span class="lineno">15033</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a name="l15034"></a><span class="lineno">15034</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l15035"></a><span class="lineno">15035</span>&#160; </div>
<div class="line"><a name="l15036"></a><span class="lineno">15036</span>&#160;<span class="comment">/******************** UART Instances : Support of continuous communication using DMA ****/</span></div>
<div class="line"><a name="l15037"></a><span class="lineno">15037</span>&#160;<span class="preprocessor">#define IS_UART_DMA_INSTANCE(INSTANCE) (1)</span></div>
<div class="line"><a name="l15038"></a><span class="lineno">15038</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a name="l15039"></a><span class="lineno">15039</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a name="l15040"></a><span class="lineno">15040</span>&#160; </div>
<div class="line"><a name="l15046"></a><span class="lineno">15046</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l15047"></a><span class="lineno">15047</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F3xx device product       */</span></div>
<div class="line"><a name="l15048"></a><span class="lineno">15048</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a name="l15049"></a><span class="lineno">15049</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a name="l15050"></a><span class="lineno">15050</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span> </div>
<div class="line"><a name="l15051"></a><span class="lineno">15051</span>&#160;<span class="comment">/*  product lines within the same STM32F3 Family                              */</span></div>
<div class="line"><a name="l15052"></a><span class="lineno">15052</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l15053"></a><span class="lineno">15053</span>&#160; </div>
<div class="line"><a name="l15054"></a><span class="lineno">15054</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a name="l15055"></a><span class="lineno">15055</span>&#160;<span class="preprocessor">#define ADC1_IRQn           ADC1_2_IRQn</span></div>
<div class="line"><a name="l15056"></a><span class="lineno">15056</span>&#160;<span class="preprocessor">#define USB_LP_CAN_RX0_IRQn CAN_RX0_IRQn</span></div>
<div class="line"><a name="l15057"></a><span class="lineno">15057</span>&#160;<span class="preprocessor">#define USB_HP_CAN_TX_IRQn  CAN_TX_IRQn</span></div>
<div class="line"><a name="l15058"></a><span class="lineno">15058</span>&#160;<span class="preprocessor">#define COMP_IRQn           COMP2_IRQn</span></div>
<div class="line"><a name="l15059"></a><span class="lineno">15059</span>&#160;<span class="preprocessor">#define COMP1_2_IRQn        COMP2_IRQn</span></div>
<div class="line"><a name="l15060"></a><span class="lineno">15060</span>&#160;<span class="preprocessor">#define COMP1_2_3_IRQn      COMP2_IRQn</span></div>
<div class="line"><a name="l15061"></a><span class="lineno">15061</span>&#160;<span class="preprocessor">#define COMP4_5_6_IRQn      COMP4_6_IRQn</span></div>
<div class="line"><a name="l15062"></a><span class="lineno">15062</span>&#160;<span class="preprocessor">#define I2C3_ER_IRQn        HRTIM1_FLT_IRQn</span></div>
<div class="line"><a name="l15063"></a><span class="lineno">15063</span>&#160;<span class="preprocessor">#define I2C3_EV_IRQn        HRTIM1_TIME_IRQn</span></div>
<div class="line"><a name="l15064"></a><span class="lineno">15064</span>&#160;<span class="preprocessor">#define TIM15_IRQn          TIM1_BRK_TIM15_IRQn</span></div>
<div class="line"><a name="l15065"></a><span class="lineno">15065</span>&#160;<span class="preprocessor">#define TIM18_DAC2_IRQn     TIM1_CC_IRQn</span></div>
<div class="line"><a name="l15066"></a><span class="lineno">15066</span>&#160;<span class="preprocessor">#define TIM17_IRQn          TIM1_TRG_COM_TIM17_IRQn</span></div>
<div class="line"><a name="l15067"></a><span class="lineno">15067</span>&#160;<span class="preprocessor">#define TIM16_IRQn          TIM1_UP_TIM16_IRQn</span></div>
<div class="line"><a name="l15068"></a><span class="lineno">15068</span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQn       TIM6_DAC1_IRQn</span></div>
<div class="line"><a name="l15069"></a><span class="lineno">15069</span>&#160;<span class="preprocessor">#define TIM7_IRQn           TIM7_DAC2_IRQn</span></div>
<div class="line"><a name="l15070"></a><span class="lineno">15070</span>&#160; </div>
<div class="line"><a name="l15071"></a><span class="lineno">15071</span>&#160; </div>
<div class="line"><a name="l15072"></a><span class="lineno">15072</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a name="l15073"></a><span class="lineno">15073</span>&#160;<span class="preprocessor">#define ADC1_IRQHandler           ADC1_2_IRQHandler</span></div>
<div class="line"><a name="l15074"></a><span class="lineno">15074</span>&#160;<span class="preprocessor">#define USB_LP_CAN_RX0_IRQHandler CAN_RX0_IRQHandler</span></div>
<div class="line"><a name="l15075"></a><span class="lineno">15075</span>&#160;<span class="preprocessor">#define USB_HP_CAN_TX_IRQHandler  CAN_TX_IRQHandler</span></div>
<div class="line"><a name="l15076"></a><span class="lineno">15076</span>&#160;<span class="preprocessor">#define COMP_IRQHandler           COMP2_IRQHandler</span></div>
<div class="line"><a name="l15077"></a><span class="lineno">15077</span>&#160;<span class="preprocessor">#define COMP1_2_IRQHandler        COMP2_IRQHandler</span></div>
<div class="line"><a name="l15078"></a><span class="lineno">15078</span>&#160;<span class="preprocessor">#define COMP1_2_3_IRQHandler      COMP2_IRQHandler</span></div>
<div class="line"><a name="l15079"></a><span class="lineno">15079</span>&#160;<span class="preprocessor">#define COMP4_5_6_IRQHandler      COMP4_6_IRQHandler</span></div>
<div class="line"><a name="l15080"></a><span class="lineno">15080</span>&#160;<span class="preprocessor">#define I2C3_ER_IRQHandler        HRTIM1_FLT_IRQHandler</span></div>
<div class="line"><a name="l15081"></a><span class="lineno">15081</span>&#160;<span class="preprocessor">#define I2C3_EV_IRQHandler        HRTIM1_TIME_IRQHandler</span></div>
<div class="line"><a name="l15082"></a><span class="lineno">15082</span>&#160;<span class="preprocessor">#define TIM15_IRQHandler          TIM1_BRK_TIM15_IRQHandler</span></div>
<div class="line"><a name="l15083"></a><span class="lineno">15083</span>&#160;<span class="preprocessor">#define TIM18_DAC2_IRQHandler     TIM1_CC_IRQHandler</span></div>
<div class="line"><a name="l15084"></a><span class="lineno">15084</span>&#160;<span class="preprocessor">#define TIM17_IRQHandler          TIM1_TRG_COM_TIM17_IRQHandler</span></div>
<div class="line"><a name="l15085"></a><span class="lineno">15085</span>&#160;<span class="preprocessor">#define TIM16_IRQHandler          TIM1_UP_TIM16_IRQHandler</span></div>
<div class="line"><a name="l15086"></a><span class="lineno">15086</span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQHandler       TIM6_DAC1_IRQHandler</span></div>
<div class="line"><a name="l15087"></a><span class="lineno">15087</span>&#160;<span class="preprocessor">#define TIM7_IRQHandler           TIM7_DAC2_IRQHandler</span></div>
<div class="line"><a name="l15088"></a><span class="lineno">15088</span>&#160; </div>
<div class="line"><a name="l15089"></a><span class="lineno">15089</span>&#160; </div>
<div class="line"><a name="l15090"></a><span class="lineno">15090</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l15091"></a><span class="lineno">15091</span>&#160;}</div>
<div class="line"><a name="l15092"></a><span class="lineno">15092</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l15093"></a><span class="lineno">15093</span>&#160; </div>
<div class="line"><a name="l15094"></a><span class="lineno">15094</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F334x8_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l15095"></a><span class="lineno">15095</span>&#160; </div>
<div class="line"><a name="l15104"></a><span class="lineno">15104</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="acore__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga010c9ef83a8236947a3bfaab1ed29df4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga010c9ef83a8236947a3bfaab1ed29df4">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint16_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:721</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:318</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0185aa54962ba987f192154fb7a2d673"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:161</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga022f7a6ab98b1cf66443e0af882122ef"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga022f7a6ab98b1cf66443e0af882122ef">EXTI_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:351</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga02a34c693903ef6ac7326ed02582fdcf"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga02a34c693903ef6ac7326ed02582fdcf">ADC_TypeDef::AWD2CR</a></div><div class="ttdeci">__IO uint32_t AWD2CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:180</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:646</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga034504d43f7b16b320745a25b3a8f12d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga034504d43f7b16b320745a25b3a8f12d">CAN_FIFOMailBox_TypeDef::RIR</a></div><div class="ttdeci">__IO uint32_t RIR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:214</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga03f8d95bbf0ce3a53cb79506d5bf995a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:303</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:662</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga052b985734ae89cc566b5eebcbccb790"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga052b985734ae89cc566b5eebcbccb790">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:157</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga05be375db50e8c9dd24fb3bcf42d7cf1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:596</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0721b1b729c313211126709559fad371"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:589</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga09936292ef8d82974b55a03a1080534e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga09936292ef8d82974b55a03a1080534e">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:628</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga09db4799beea24a29003049cd0c37c0f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga09db4799beea24a29003049cd0c37c0f">ADC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:167</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0a6a8675609cee77ff162e575cfc74e8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0a6a8675609cee77ff162e575cfc74e8">CRC_TypeDef::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:284</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0b5a7f6383eb478bbcc22a36c5e95ae6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:649</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0ba5631f55ff82a9a375d4b0e6b63467"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0ba5631f55ff82a9a375d4b0e6b63467">ADC_TypeDef::RESERVED8</a></div><div class="ttdeci">uint32_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:182</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:315</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0cca425b1c6a0c892cdf8759d43861b0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0cca425b1c6a0c892cdf8759d43861b0">HRTIM_Timerx_TypeDef::CMP2xR</a></div><div class="ttdeci">__IO uint32_t CMP2xR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:452</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:400</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0d47873260f8f0c16b8ec77e1edc8789"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0d47873260f8f0c16b8ec77e1edc8789">TSC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:697</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0d6bf1df9ad8ca71ac21d19a1a9c9375"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0d6bf1df9ad8ca71ac21d19a1a9c9375">EXTI_TypeDef::IMR2</a></div><div class="ttdeci">__IO uint32_t IMR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:353</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:670</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:663</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0f73f2b049d95841c54313f0cc949afe"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:553</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0fcd52ab6fff5b2e6843ad029509913a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0fcd52ab6fff5b2e6843ad029509913a">FLASH_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:373</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1112a23e85aca1a05904f35a21ad3d12"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1112a23e85aca1a05904f35a21ad3d12">HRTIM_Common_TypeDef::BDTEUPR</a></div><div class="ttdeci">__IO uint32_t BDTEUPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:503</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1282eee79a22003257a7a5daa7f4a35f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1282eee79a22003257a7a5daa7f4a35f">CAN_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:234</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:350</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga13639f272f5093e184d726ed5a8945a3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga13639f272f5093e184d726ed5a8945a3">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:283</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:674</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga150d3ec74c7a8884d87bc15b9e878055"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga150d3ec74c7a8884d87bc15b9e878055">RTC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:615</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:732</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:316</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga165de25f7a95301f28092b8caa9a8375"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga165de25f7a95301f28092b8caa9a8375">HRTIM_Common_TypeDef::DLLCR</a></div><div class="ttdeci">__IO uint32_t DLLCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:495</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:345</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1a6a0f78ca703a63bb0a6b6f231f612f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">CAN_TypeDef::FMR</a></div><div class="ttdeci">__IO uint32_t FMR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:246</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1b25444a1ddbe13adec6b33e9309dbe3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1b25444a1ddbe13adec6b33e9309dbe3">SYSCFG_TypeDef::RESERVED4</a></div><div class="ttdeci">__IO uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:528</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1bde8391647d6422b39ab5ba4f13848b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1bde8391647d6422b39ab5ba4f13848b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:305</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1d3fd83d6ed8b2d90b471db4509b0e70"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:306</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:621</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:623</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga20ecd04c6a42bac56f0dbd5640e6aaf0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga20ecd04c6a42bac56f0dbd5640e6aaf0">SYSCFG_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:526</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga21f5ec80fdc4b1e67fccfdb18be44962"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga21f5ec80fdc4b1e67fccfdb18be44962">HRTIM_Timerx_TypeDef::EEFxR1</a></div><div class="ttdeci">__IO uint32_t EEFxR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:462</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:660</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga22f525c909de2dcec1d4093fe1d562b8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga22f525c909de2dcec1d4093fe1d562b8">CAN_TxMailBox_TypeDef::TIR</a></div><div class="ttdeci">__IO uint32_t TIR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:203</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga23083f97baee16e0002366547c8cb5ea"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga23083f97baee16e0002366547c8cb5ea">ADC_TypeDef::OFR3</a></div><div class="ttdeci">__IO uint32_t OFR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:172</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga232fcdf46374a9c267c2a6533a777fac"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga232fcdf46374a9c267c2a6533a777fac">ADC_TypeDef::OFR4</a></div><div class="ttdeci">__IO uint32_t OFR4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:173</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2351cb865d064cf75f61642aaa887f76"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2351cb865d064cf75f61642aaa887f76">CAN_TxMailBox_TypeDef::TDTR</a></div><div class="ttdeci">__IO uint32_t TDTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga239081534d01e2a85a7eea45274fcd25"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga239081534d01e2a85a7eea45274fcd25">HRTIM_Common_TypeDef::ADC4R</a></div><div class="ttdeci">__IO uint32_t ADC4R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:494</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga249009cd672e7bcd52df1a41de4619e1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:627</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga24dece1e3b3185456afe34c3dc6add2e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga24dece1e3b3185456afe34c3dc6add2e">FLASH_TypeDef::OBR</a></div><div class="ttdeci">__IO uint32_t OBR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:374</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga27f20ff0eccdc070477448b973ca8df7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga27f20ff0eccdc070477448b973ca8df7">TSC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:693</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga28e35cbbb5a692c210ac2463c018e4a7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga28e35cbbb5a692c210ac2463c018e4a7">HRTIM_Timerx_TypeDef::CHPxR</a></div><div class="ttdeci">__IO uint32_t CHPxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:465</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:548</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2a32d4e45ee9819ed5f2be2050c28b03"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2a32d4e45ee9819ed5f2be2050c28b03">HRTIM_Timerx_TypeDef::RSTx2R</a></div><div class="ttdeci">__IO uint32_t RSTx2R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:461</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2c6b54d79983f6826c486d803108b3ec"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2c6b54d79983f6826c486d803108b3ec">HRTIM_Common_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:477</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2e67d5f26fd40feba7cb0b45b7dc2016"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2e67d5f26fd40feba7cb0b45b7dc2016">SYSCFG_TypeDef::RESERVED7</a></div><div class="ttdeci">__IO uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:531</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:609</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2f0ce2c57c227823c9878fbf43cf8c8f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2f0ce2c57c227823c9878fbf43cf8c8f">HRTIM_Common_TypeDef::BDMADR</a></div><div class="ttdeci">__IO uint32_t BDMADR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:504</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga2fa9028b493d2d6dcc89bfbb8b5ee966"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga2fa9028b493d2d6dcc89bfbb8b5ee966">HRTIM_Timerx_TypeDef::TIMxISR</a></div><div class="ttdeci">__IO uint32_t TIMxISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:444</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:336</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga30aca300e6a05f1afa16406770c0dd52"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga30aca300e6a05f1afa16406770c0dd52">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:160</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:645</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3487083f99a3af25430c110f4366ec80"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3487083f99a3af25430c110f4366ec80">HRTIM_Timerx_TypeDef::CMP1CxR</a></div><div class="ttdeci">__IO uint32_t CMP1CxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:451</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3535a7da497279a07685a59c8efc9169"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3535a7da497279a07685a59c8efc9169">HRTIM_Common_TypeDef::FLTINR2</a></div><div class="ttdeci">__IO uint32_t FLTINR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:497</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga35454801a099515a661b1fee41e4736b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga35454801a099515a661b1fee41e4736b">ADC_TypeDef::RESERVED9</a></div><div class="ttdeci">uint32_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:183</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga36eec4d67b3fb7a34fe555be763e2347"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga36eec4d67b3fb7a34fe555be763e2347">EXTI_TypeDef::EMR2</a></div><div class="ttdeci">__IO uint32_t EMR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:354</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:680</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:644</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga394324f0b573837ca15a87127b2a37ea"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:293</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3a382d341fb608a04390bacb8c00b0f0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:297</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3b096b71656f8fb32cd18b4c8b1d2334"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3b096b71656f8fb32cd18b4c8b1d2334">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:300</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3be9b42a9cf52d1b6776c2cfa439592f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3be9b42a9cf52d1b6776c2cfa439592f">ADC_TypeDef::AWD3CR</a></div><div class="ttdeci">__IO uint32_t AWD3CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:181</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3c9bfd9548d77716a2f5258b9aa1b3f9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3c9bfd9548d77716a2f5258b9aa1b3f9">HRTIM_Timerx_TypeDef::SETx2R</a></div><div class="ttdeci">__IO uint32_t SETx2R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:460</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3fadb54ea7fd466c3e19c7478dca8da8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3fadb54ea7fd466c3e19c7478dca8da8">SYSCFG_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:527</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3fba4a76e2736a86f44e1f7588cc3e31"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3fba4a76e2736a86f44e1f7588cc3e31">HRTIM_Timerx_TypeDef::CMP4xR</a></div><div class="ttdeci">__IO uint32_t CMP4xR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:454</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4046d6d0379d1b629665b866d0442ecd"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4046d6d0379d1b629665b866d0442ecd">SYSCFG_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:525</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga408c96501b1cc8bd527432736d132a39"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga408c96501b1cc8bd527432736d132a39">CAN_TxMailBox_TypeDef::TDLR</a></div><div class="ttdeci">__IO uint32_t TDLR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:205</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga40999cd0a255ef62b2340e2726695063"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:177</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga40a83116e2176d7197fc4b7d0eb08609"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga40a83116e2176d7197fc4b7d0eb08609">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:152</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga41ac0b59a9585af116bbae29dcf76c78"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga41ac0b59a9585af116bbae29dcf76c78">HRTIM_Timerx_TypeDef::CPT2xR</a></div><div class="ttdeci">__IO uint32_t CPT2xR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:456</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga41f36bdf56cf52b63b06cc8ddd54f235"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga41f36bdf56cf52b63b06cc8ddd54f235">HRTIM_Common_TypeDef::EECR3</a></div><div class="ttdeci">__IO uint32_t EECR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:490</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga43d30d8efd8e4606663c7cb8d2565e12"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:556</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga447b91de2a50d7ebde5716a8e7eda3ee"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga447b91de2a50d7ebde5716a8e7eda3ee">TSC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:690</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:591</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:401</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga46a098b026c5e85770e7a7f05a35d49c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga46a098b026c5e85770e7a7f05a35d49c">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:598</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga47efe68443b75c5539907d539ca9c668"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga47efe68443b75c5539907d539ca9c668">HRTIM_Timerx_TypeDef::RSTx1R</a></div><div class="ttdeci">__IO uint32_t RSTx1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:459</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga498ecce9715c916dd09134fddd0072c0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:625</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga49d74ca8b402c2b9596bfcbe4cd051a9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">CAN_FIFOMailBox_TypeDef::RDTR</a></div><div class="ttdeci">__IO uint32_t RDTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:215</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4b47f7b4dcace4e42968ea4197082f22"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4b47f7b4dcace4e42968ea4197082f22">HRTIM_Timerx_TypeDef::EEFxR2</a></div><div class="ttdeci">__IO uint32_t EEFxR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:463</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:730</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4ccb66068a1ebee1179574dda20206b6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:294</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:671</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4dd260a7d589d62975619a42f9a6abe4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4dd260a7d589d62975619a42f9a6abe4">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:282</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4e0e4a89db7004fb08a8a19129e9970e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4e0e4a89db7004fb08a8a19129e9970e">OB_TypeDef::Data1</a></div><div class="ttdeci">__IO uint16_t Data1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:387</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga50b4f0b0d2a376f729c8d7acf47864c3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:304</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:277</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga518a0f964908240ac335bf137c2097f3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga518a0f964908240ac335bf137c2097f3">EXTI_TypeDef::FTSR2</a></div><div class="ttdeci">__IO uint32_t FTSR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:356</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga51c408c7c352b8080f0c6d42bf811d43"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga51c408c7c352b8080f0c6d42bf811d43">CAN_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:252</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga51dbdba74c4d3559157392109af68fc6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:163</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5206a0915a426980291c55c79db38890"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5206a0915a426980291c55c79db38890">ADC_Common_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:192</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5242c0f547b4c65ad619dae5cf670b17"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5242c0f547b4c65ad619dae5cf670b17">TSC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:688</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:370</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga530babbc4b9584c93a1bf87d6ce8b8dc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">CAN_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:239</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5438a76a93ac1bd2526e92ef298dc193"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:168</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5439bfca3708c6b8be6a74626f06111f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:630</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga54d49ecc780f3fd305613ecf4f817f80"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga54d49ecc780f3fd305613ecf4f817f80">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:156</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5732c379e1ce532552e80392db4eabf8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:715</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:612</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:673</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5bf6d41770fd8dc6473d962b8770a00f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5bf6d41770fd8dc6473d962b8770a00f">SYSCFG_TypeDef::RESERVED10</a></div><div class="ttdeci">__IO uint32_t RESERVED10</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:349</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5d91e254b579bd9e28e5a92b3039b067"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5d91e254b579bd9e28e5a92b3039b067">HRTIM_Timerx_TypeDef::CPT2xCR</a></div><div class="ttdeci">__IO uint32_t CPT2xCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:467</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5e0e229c223361eee4278d585787ace1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5e0e229c223361eee4278d585787ace1">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:521</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5eb63912e39085e3e13d64bdb0cf38bd"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:296</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:567</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:613</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:592</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga606bf1818b1a46dcf9b1c5b6332c10f2"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga606bf1818b1a46dcf9b1c5b6332c10f2">HRTIM_Timerx_TypeDef::DTxR</a></div><div class="ttdeci">__IO uint32_t DTxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:457</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:620</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:647</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga60f1f0e77c52e89cfd738999bee5c9d0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:648</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6100cd9090828bfdbedb8d274b63983e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6100cd9090828bfdbedb8d274b63983e">HRTIM_Common_TypeDef::FLTINR1</a></div><div class="ttdeci">__IO uint32_t FLTINR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:496</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga611b251f8aae29cb2a83a985596bb26e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga611b251f8aae29cb2a83a985596bb26e">SYSCFG_TypeDef::RESERVED11</a></div><div class="ttdeci">__IO uint32_t RESERVED11</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:535</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6126350919b341bfb13c0b24b30dc22a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:151</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6131b2f2896c122cf223206e4cfd2bd0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:633</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:594</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:566</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga64c9036c1b58778cda97efa2e8a4be97"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga64c9036c1b58778cda97efa2e8a4be97">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:555</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga65176a38f64ac9fc452595623c3fdfdf"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga65176a38f64ac9fc452595623c3fdfdf">HRTIM_Common_TypeDef::EECR1</a></div><div class="ttdeci">__IO uint32_t EECR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:488</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga665ab7f6359138e3ed90c2fef2c8d770"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga665ab7f6359138e3ed90c2fef2c8d770">HRTIM_Master_TypeDef::MCMP1R</a></div><div class="ttdeci">__IO uint32_t MCMP1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:432</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:659</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga685111833b5ed05fa8199fcac1f404b6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga685111833b5ed05fa8199fcac1f404b6">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:185</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga69a528d1288c1de666df68655af1d20e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga69a528d1288c1de666df68655af1d20e">CAN_TypeDef::RF1R</a></div><div class="ttdeci">__IO uint32_t RF1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:238</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:668</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6af5256abc4772559db27a907d19fb54"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6af5256abc4772559db27a907d19fb54">HRTIM_Common_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:478</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6b19ffd6acd9c6a5103b93dd64281f63"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6b19ffd6acd9c6a5103b93dd64281f63">SYSCFG_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:522</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:658</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6b6e55e6c667042e5a46a76518b73d5a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:162</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6c97f0e1681230af109fddac27de9271"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6c97f0e1681230af109fddac27de9271">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:184</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6d78680272a465db0ee43eba4e9c54f3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6d78680272a465db0ee43eba4e9c54f3">USART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:720</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:710</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6d83a90d85e3b545cf29e98eac11765e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6d83a90d85e3b545cf29e98eac11765e">TSC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:689</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6ec37e45045f932ac961e6a1d7f164a9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6ec37e45045f932ac961e6a1d7f164a9">HRTIM_Master_TypeDef::MCMP3R</a></div><div class="ttdeci">__IO uint32_t MCMP3R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:435</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:643</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:713</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6f7399bf70f677ef5de46a3038f414e1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:194</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:403</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:666</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga70a17eae2ce7f3305d983fe6048cbc8a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga70a17eae2ce7f3305d983fe6048cbc8a">HRTIM_Common_TypeDef::BDMUPR</a></div><div class="ttdeci">__IO uint32_t BDMUPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:498</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga70a4f12449826cb6aeceed7ee6253752"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga70a4f12449826cb6aeceed7ee6253752">EXTI_TypeDef::PR2</a></div><div class="ttdeci">__IO uint32_t PR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:358</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:279</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga715fd9205b604d1dda5046a31996296a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga715fd9205b604d1dda5046a31996296a">TSC_TypeDef::IOHCR</a></div><div class="ttdeci">__IO uint32_t IOHCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:692</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga73009a8122fcc628f467a4e997109347"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:154</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:611</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:550</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7570c0ba4b4d31c6061d595279e6b36e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7570c0ba4b4d31c6061d595279e6b36e">OB_TypeDef::Data0</a></div><div class="ttdeci">__IO uint16_t Data0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:386</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga75a37e293ded1627c94cf521df950e31"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga75a37e293ded1627c94cf521df950e31">TSC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:699</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga77959e28a302b05829f6a1463be7f800"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga77959e28a302b05829f6a1463be7f800">CAN_FilterRegister_TypeDef::FR2</a></div><div class="ttdeci">__IO uint32_t FR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:226</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga77e884b308a1a4585d824e0d5409e134"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga77e884b308a1a4585d824e0d5409e134">HRTIM_Timerx_TypeDef::CNTxR</a></div><div class="ttdeci">__IO uint32_t CNTxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:447</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7825b4fb16ed6c26323f3d8e5ecd5e6b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7825b4fb16ed6c26323f3d8e5ecd5e6b">HRTIM_Common_TypeDef::BDTAUPR</a></div><div class="ttdeci">__IO uint32_t BDTAUPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:499</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga78d24b9deed83e90a2ff96c95ba94934"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga78d24b9deed83e90a2ff96c95ba94934">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:150</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga790a1957ec69244915a9637f7d925cf7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga790a1957ec69244915a9637f7d925cf7">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:554</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7919306d0e032a855200420a57f884d7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:371</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:369</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:717</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga79e2704f413deec31900cdbf751b689e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga79e2704f413deec31900cdbf751b689e">HRTIM_Timerx_TypeDef::CPT1xR</a></div><div class="ttdeci">__IO uint32_t CPT1xR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:455</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:330</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7d65e605788d739a9b23a9b4a45fd10b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7d65e605788d739a9b23a9b4a45fd10b">TSC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:691</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7e407e96a4e0d2577d2ee1f6165965cb"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7e407e96a4e0d2577d2ee1f6165965cb">SYSCFG_TypeDef::RESERVED6</a></div><div class="ttdeci">__IO uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:530</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:597</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:675</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7ff59eaa0f8c9e69e6736dddc514a037"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7ff59eaa0f8c9e69e6736dddc514a037">TSC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:695</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga802e9a26a89b44decd2d32d97f729dd3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:368</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga82126cf73ed90dfec65c8dbf7e00f876"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga82126cf73ed90dfec65c8dbf7e00f876">HRTIM_Master_TypeDef::MPER</a></div><div class="ttdeci">__IO uint32_t MPER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:430</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga832e17c5a214273063420caa7c02caaa"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga832e17c5a214273063420caa7c02caaa">HRTIM_Common_TypeDef::BDTCUPR</a></div><div class="ttdeci">__IO uint32_t BDTCUPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:501</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:165</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga84636e1b7e1f1968569803c24fb7db98"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga84636e1b7e1f1968569803c24fb7db98">HRTIM_Common_TypeDef::EECR2</a></div><div class="ttdeci">__IO uint32_t EECR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:489</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga84677e09b97c210707927b4ee3d32942"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga84677e09b97c210707927b4ee3d32942">HRTIM_Common_TypeDef::BMCR</a></div><div class="ttdeci">__IO uint32_t BMCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:484</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga86b9bede392fee8a53b449494d0856ec"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga86b9bede392fee8a53b449494d0856ec">SYSCFG_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:538</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:610</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga8757d4382d0b1e41fb980b96507f59b0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga8757d4382d0b1e41fb980b96507f59b0">HRTIM_Master_TypeDef::MCNTR</a></div><div class="ttdeci">__IO uint32_t MCNTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:429</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga88aff7f1de0043ecf1667bd40b8c99d1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga88aff7f1de0043ecf1667bd40b8c99d1">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:570</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga898b87cab4f099bcca981cc4c9318b51"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:176</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga89e0a9b959869be96bfef32c278c869a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga89e0a9b959869be96bfef32c278c869a">SYSCFG_TypeDef::RESERVED12</a></div><div class="ttdeci">__IO uint32_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:536</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga89f4359b1525d1f2feefdf8a3ce35d04"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga89f4359b1525d1f2feefdf8a3ce35d04">HRTIM_Common_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:476</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga8ac91eb77423dc5391d030c5be66fc5a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga8ac91eb77423dc5391d030c5be66fc5a">HRTIM_Timerx_TypeDef::RSTxR</a></div><div class="ttdeci">__IO uint32_t RSTxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:464</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:280</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:329</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:399</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9173d3ec7c92223cf50a56603c81badf"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9173d3ec7c92223cf50a56603c81badf">HRTIM_Timerx_TypeDef::TIMxCR</a></div><div class="ttdeci">__IO uint32_t TIMxCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:443</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:547</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga92514ade6721d7c8e35d95c5b5810852"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:551</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga947b3938ff1174c1268db938e19eac6c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga947b3938ff1174c1268db938e19eac6c">SYSCFG_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint32_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:532</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga948696e86ea3388cb8cd94cb924e6adb"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga948696e86ea3388cb8cd94cb924e6adb">HRTIM_Common_TypeDef::OENR</a></div><div class="ttdeci">__IO uint32_t OENR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:481</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga94b0b54e3f736f3f945430499aaa8ef3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga94b0b54e3f736f3f945430499aaa8ef3">HRTIM_Common_TypeDef::BMPER</a></div><div class="ttdeci">__IO uint32_t BMPER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:487</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga95191a7f002c8738f835ffbb356e28c6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga95191a7f002c8738f835ffbb356e28c6">TSC_TypeDef::IOSCR</a></div><div class="ttdeci">__IO uint32_t IOSCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:696</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga95890984bd67845015d40e82fb091c93"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga95890984bd67845015d40e82fb091c93">CAN_FIFOMailBox_TypeDef::RDHR</a></div><div class="ttdeci">__IO uint32_t RDHR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:217</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:405</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga95f1607b6254092066a3b6e35146e28a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga95f1607b6254092066a3b6e35146e28a">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:552</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9670b69baeb2f676b54403a6fd7482dc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9670b69baeb2f676b54403a6fd7482dc">EXTI_TypeDef::RTSR2</a></div><div class="ttdeci">__IO uint32_t RTSR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:355</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga97988c41c381690e8a38fec8d2d24ca5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga97988c41c381690e8a38fec8d2d24ca5">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:170</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9816616e1f00955c8982469d0dd9c953"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:617</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga98c6bcd7c9bae378ebf83fd9f5b59020"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">CAN_TxMailBox_TypeDef::TDHR</a></div><div class="ttdeci">__IO uint32_t TDHR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:206</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9998b0987b32d9a4357c908b844b5499"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9998b0987b32d9a4357c908b844b5499">HRTIM_Master_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:425</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga99afb27e2918e21b7e3b21e2f67669de"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga99afb27e2918e21b7e3b21e2f67669de">HRTIM_Timerx_TypeDef::CMP1xR</a></div><div class="ttdeci">__IO uint32_t CMP1xR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:450</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:569</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:346</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9cd77bc29038841798b4b63c5cecdb9d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9cd77bc29038841798b4b63c5cecdb9d">FLASH_TypeDef::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:372</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:657</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9e68fe36c4c8fbbac294b5496ccf7130"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:155</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9f3842853c6157e11aface4a32f35a92"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9f3842853c6157e11aface4a32f35a92">HRTIM_Timerx_TypeDef::OUTxR</a></div><div class="ttdeci">__IO uint32_t OUTxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:468</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9f612b6b3e065e810e5a2fb254d6a40b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9f612b6b3e065e810e5a2fb254d6a40b">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:299</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa166b00195900a37903238cc8d50ba36"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa166b00195900a37903238cc8d50ba36">TSC_TypeDef::IOGCSR</a></div><div class="ttdeci">__IO uint32_t IOGCSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:700</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa3123f8a6ca8605b6687b9ee3f11e8ef"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa3123f8a6ca8605b6687b9ee3f11e8ef">OPAMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:416</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:335</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:568</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:622</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:327</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa643f1162e93489204200a465e11fd86"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa643f1162e93489204200a465e11fd86">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:524</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:711</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:664</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa845c401b24d2ef1049f489f26d35626"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:631</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaaa46777127ca968055809f6939369b07"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaaa46777127ca968055809f6939369b07">HRTIM_Common_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:480</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaab918bfbfae459789db1fd0b220c7f21"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaab918bfbfae459789db1fd0b220c7f21">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:407</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:317</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaae8c3abfca538d1846ee561af9ef9f22"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaae8c3abfca538d1846ee561af9ef9f22">ADC_TypeDef::TR3</a></div><div class="ttdeci">__IO uint32_t TR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:159</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:367</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab0292062a80446c97dac24604bd8ed8e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab0292062a80446c97dac24604bd8ed8e">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint16_t USER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:385</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab1a1b6a7c587443a03d654d3b9a94423"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab1a1b6a7c587443a03d654d3b9a94423">CAN_TypeDef::ESR</a></div><div class="ttdeci">__IO uint32_t ESR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:240</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab1f777540c487c26bf27e6fa37a644cc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab1f777540c487c26bf27e6fa37a644cc">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:298</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab29069c9fd10eeec47414abd8d06822f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab29069c9fd10eeec47414abd8d06822f">CAN_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:248</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab32c76ca1f3bd0f0f46d42c2dfa74524"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:629</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab369f305ef755734780685591352b6d5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab369f305ef755734780685591352b6d5">HRTIM_Common_TypeDef::ADC3R</a></div><div class="ttdeci">__IO uint32_t ADC3R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:493</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab38dd649c7ec25ed70fe49791d45668d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab38dd649c7ec25ed70fe49791d45668d">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint16_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:719</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:175</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab57a3a6c337a8c6c7cb39d0cefc2459a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">CAN_TypeDef::FA1R</a></div><div class="ttdeci">__IO uint32_t FA1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:253</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab5d98b35671e3c035bdf64e8b4a0528c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab5d98b35671e3c035bdf64e8b4a0528c">COMP_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:268</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab66c9816c1ca151a6ec728ec55655264"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab66c9816c1ca151a6ec728ec55655264">ADC_TypeDef::SQR4</a></div><div class="ttdeci">__IO uint32_t SQR4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:164</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab6d6dd2af5463e9e3df458557e09f6cf"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab6d6dd2af5463e9e3df458557e09f6cf">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:718</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab6f74134bdf610c6d36be93f0ce8929d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab6f74134bdf610c6d36be93f0ce8929d">HRTIM_Master_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:426</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab894a4f70da24aa3c39b2c9a3790cbf8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab894a4f70da24aa3c39b2c9a3790cbf8">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:263</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaba50b97de51e4600d06fe3e9360f5325"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaba50b97de51e4600d06fe3e9360f5325">HRTIM_Master_TypeDef::MCMP4R</a></div><div class="ttdeci">__IO uint32_t MCMP4R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:436</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gabae6e9d688b16ef350878998f5e21c0b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gabae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:178</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gabaebc9204bbc1708356435a5a01e70eb"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gabaebc9204bbc1708356435a5a01e70eb">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:593</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gabc14aed1de9b5f0e8c82b37e1d757dce"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gabc14aed1de9b5f0e8c82b37e1d757dce">HRTIM_Common_TypeDef::BDTBUPR</a></div><div class="ttdeci">__IO uint32_t BDTBUPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:500</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gabcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gabcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:588</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gabf167844da1fea363b0e0cfb2995b1f1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gabf167844da1fea363b0e0cfb2995b1f1">HRTIM_Common_TypeDef::ODSR</a></div><div class="ttdeci">__IO uint32_t ODSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:483</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:347</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac0dcd8f9118b07b16cd79d03cb1a0904"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac0dcd8f9118b07b16cd79d03cb1a0904">TIM_TypeDef::CCMR3</a></div><div class="ttdeci">__IO uint32_t CCMR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:678</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac1889c0e17d868ab991f267ceb9dbb4b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac1889c0e17d868ab991f267ceb9dbb4b">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:375</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:398</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac3802c3b17482a0667fb34ddd1863434"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:632</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac38e24f600f9e134a54a0c43b976a4f4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:191</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac4df3ee9d5dd2f809b6def3fa76cdc33"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac4df3ee9d5dd2f809b6def3fa76cdc33">HRTIM_Timerx_TypeDef::REPxR</a></div><div class="ttdeci">__IO uint32_t REPxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:449</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac537696dafad0997c5ebc4f4d21abd16"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac537696dafad0997c5ebc4f4d21abd16">EXTI_TypeDef::SWIER2</a></div><div class="ttdeci">__IO uint32_t SWIER2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:357</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:626</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac6296402924b37966c67ccf14a381976"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac6296402924b37966c67ccf14a381976">CAN_TypeDef::FS1R</a></div><div class="ttdeci">__IO uint32_t FS1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:249</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac7d62861de29d0b4fcf11fabbdbd76e7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac7d62861de29d0b4fcf11fabbdbd76e7">CAN_FIFOMailBox_TypeDef::RDLR</a></div><div class="ttdeci">__IO uint32_t RDLR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:216</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac8164842c14abe920e74cdb3d5118f7d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac8164842c14abe920e74cdb3d5118f7d">HRTIM_Master_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:433</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:672</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac8372aa15145dc78715585799d0d0e13"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac8372aa15145dc78715585799d0d0e13">HRTIM_Master_TypeDef::MCMP2R</a></div><div class="ttdeci">__IO uint32_t MCMP2R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:434</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac9bc1e42212239d6830582bf0c696fc5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac9bc1e42212239d6830582bf0c696fc5">CAN_FilterRegister_TypeDef::FR1</a></div><div class="ttdeci">__IO uint32_t FR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:225</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaca2a9247ff62e95c5ef837885aedcfa0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaca2a9247ff62e95c5ef837885aedcfa0">HRTIM_Common_TypeDef::ADC2R</a></div><div class="ttdeci">__IO uint32_t ADC2R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:492</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:677</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacb6d61abc4707e582365d274774a13c0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacb6d61abc4707e582365d274774a13c0">SYSCFG_TypeDef::RESERVED9</a></div><div class="ttdeci">__IO uint32_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:533</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacbc82ac4e87e75350fc586be5e56d95b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacbc82ac4e87e75350fc586be5e56d95b">CAN_TypeDef::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:236</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaccad1e4155459a13369f5ad0e7c6da29"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaccad1e4155459a13369f5ad0e7c6da29">CAN_TypeDef::BTR</a></div><div class="ttdeci">__IO uint32_t BTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:241</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:404</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:661</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacee93898f092604a871e52d64560e7a9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacee93898f092604a871e52d64560e7a9">OB_TypeDef::WRP0</a></div><div class="ttdeci">__IO uint16_t WRP0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:388</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:402</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:667</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad110cb18195f415e8575c76d9795d66b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad110cb18195f415e8575c76d9795d66b">HRTIM_Common_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:479</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad17150de9b4e785a92682bf66d8c788a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad17150de9b4e785a92682bf66d8c788a">HRTIM_Timerx_TypeDef::CPT1xCR</a></div><div class="ttdeci">__IO uint32_t CPT1xCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:466</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad243ba45c86b31cb271ccfc09c920628"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:557</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad397993d8c149a64e3f2a8bc7ecdf1c5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad397993d8c149a64e3f2a8bc7ecdf1c5">OB_TypeDef::WRP1</a></div><div class="ttdeci">__IO uint16_t WRP1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:389</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:669</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad468fece7d1f454e0f8967edc9068c73"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad468fece7d1f454e0f8967edc9068c73">TSC_TypeDef::IOCCR</a></div><div class="ttdeci">__IO uint32_t IOCCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:698</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad4ffd02fea1594fdd917132e217e466a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad4ffd02fea1594fdd917132e217e466a">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:166</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad5297297806a11928502dcb425980155"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad5297297806a11928502dcb425980155">HRTIM_Timerx_TypeDef::TIMxICR</a></div><div class="ttdeci">__IO uint32_t TIMxICR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:445</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:618</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:665</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:616</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:278</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad8e858479e26ab075ee2ddb630e8769d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad8e858479e26ab075ee2ddb630e8769d">CAN_TypeDef::RF0R</a></div><div class="ttdeci">__IO uint32_t RF0R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:237</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad93017bb0a778a2aad9cd71211fc770a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:614</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad98d31011d5949f78bd7ed04eef4daf3"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad98d31011d5949f78bd7ed04eef4daf3">HRTIM_Master_TypeDef::MICR</a></div><div class="ttdeci">__IO uint32_t MICR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:427</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad9f9ae594003c39cc27f147e29a130bb"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad9f9ae594003c39cc27f147e29a130bb">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint16_t RDP</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:384</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadb180fbfd563ae250f243b4c212b78e2"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadb180fbfd563ae250f243b4c212b78e2">HRTIM_Master_TypeDef::MDIER</a></div><div class="ttdeci">__IO uint32_t MDIER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:428</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:731</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadd06351bbb4cf771125247d62b145d75"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadd06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:149</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadd7a9e13a3281f6bea133b3693ce68f8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadd7a9e13a3281f6bea133b3693ce68f8">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:716</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadf6e95bab456e42a39305cdd89c2d2d6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadf6e95bab456e42a39305cdd89c2d2d6">HRTIM_Common_TypeDef::BDTDUPR</a></div><div class="ttdeci">__IO uint32_t BDTDUPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:502</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae037e71a3c59a05d0f81128820b9d9a7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae037e71a3c59a05d0f81128820b9d9a7">SYSCFG_TypeDef::RESERVED13</a></div><div class="ttdeci">__IO uint32_t RESERVED13</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:537</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:580</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae23acff49b4ff96fd29093e80fc7d72e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:714</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae2c73075443374fe48c5907ae64bda3d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae2c73075443374fe48c5907ae64bda3d">HRTIM_Common_TypeDef::BMTRGR</a></div><div class="ttdeci">__IO uint32_t BMTRGR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:485</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae2decd14b26f851e00a31b42d15293ce"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae2decd14b26f851e00a31b42d15293ce">CAN_TypeDef::FFA1R</a></div><div class="ttdeci">__IO uint32_t FFA1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:251</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae3cf0c13fecf45c47060f2c0f2232ae8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae3cf0c13fecf45c47060f2c0f2232ae8">HRTIM_Common_TypeDef::BMCMPR</a></div><div class="ttdeci">__IO uint32_t BMCMPR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:486</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae446fdae782b6dd059e348fc877681a6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae446fdae782b6dd059e348fc877681a6">ADC_TypeDef::OFR2</a></div><div class="ttdeci">__IO uint32_t OFR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:171</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae6997817a642785a6b7bb6a9224d2663"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae6997817a642785a6b7bb6a9224d2663">HRTIM_Common_TypeDef::ADC1R</a></div><div class="ttdeci">__IO uint32_t ADC1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:491</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:549</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae89cc25b732d7992ed136ee137ddd7d4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae89cc25b732d7992ed136ee137ddd7d4">EXTI_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:352</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaea4d055e3697999b44cdcf2702d79d40"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:302</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaea66ea813830c2f3ff207464794397a4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:624</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaeadf3a69dd5795db4638f71938704ff0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:590</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:579</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaec51337c62111f13e976f73f1f691861"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaec51337c62111f13e976f73f1f691861">SYSCFG_TypeDef::RESERVED5</a></div><div class="ttdeci">__IO uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:529</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:595</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:348</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:193</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:619</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaefe6a26ee25947b7eb5be9d485f4d3b0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">CAN_TypeDef::FM1R</a></div><div class="ttdeci">__IO uint32_t FM1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:247</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaefff89d2cb0047b1fbd254a034404acf"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaefff89d2cb0047b1fbd254a034404acf">RCC_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:600</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf006efa59d4c5abf790bd70a3efcf4c0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf006efa59d4c5abf790bd70a3efcf4c0">HRTIM_Timerx_TypeDef::TIMxDIER</a></div><div class="ttdeci">__IO uint32_t TIMxDIER</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:446</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf076ad5f9041deb329c9c0e92aae6105"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf076ad5f9041deb329c9c0e92aae6105">HRTIM_Timerx_TypeDef::CMP3xR</a></div><div class="ttdeci">__IO uint32_t CMP3xR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:453</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf0c788126b805e9f93be51becea18c12"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf0c788126b805e9f93be51becea18c12">HRTIM_Timerx_TypeDef::PERxR</a></div><div class="ttdeci">__IO uint32_t PERxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:448</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf12d65ad51bd7bd8218b247a89e3c1b8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf12d65ad51bd7bd8218b247a89e3c1b8">ADC_TypeDef::TR2</a></div><div class="ttdeci">__IO uint32_t TR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:158</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:328</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:712</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf2b7924854e56d0ebd3e8699dfd0e369"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf2b7924854e56d0ebd3e8699dfd0e369">USART_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:722</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:679</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:281</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf4b0f200c36cbfd1a449e2a85b372ef9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf4b0f200c36cbfd1a449e2a85b372ef9">RCC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:599</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf66ec58de15ad11e193a131600a8ca79"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf66ec58de15ad11e193a131600a8ca79">HRTIM_Timerx_TypeDef::SETx1R</a></div><div class="ttdeci">__IO uint32_t SETx1R</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:458</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf6f3963811d99c5adbf763eb411f7647"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf6f3963811d99c5adbf763eb411f7647">HRTIM_Timerx_TypeDef::FLTxR</a></div><div class="ttdeci">__IO uint32_t FLTxR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:469</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf730af32307f845895465e8ead57d20c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf730af32307f845895465e8ead57d20c">CAN_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:250</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf740868b36d8ec3898c3567f2cfaac63"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf740868b36d8ec3898c3567f2cfaac63">ADC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:153</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf8a7f56b952ec2aba979eb8301e5800c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf8a7f56b952ec2aba979eb8301e5800c">TSC_TypeDef::IOASCR</a></div><div class="ttdeci">__IO uint32_t IOASCR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:694</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf98b957a4e887751fbd407d3e2cf93b5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf98b957a4e887751fbd407d3e2cf93b5">CAN_TypeDef::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:235</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gafb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gafb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:676</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gafbfd2855cdb81939b4efc58e08aaf3e5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:295</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gafc0d5fc22ce6426498473ec63be8577c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gafc0d5fc22ce6426498473ec63be8577c">HRTIM_Common_TypeDef::ODISR</a></div><div class="ttdeci">__IO uint32_t ODISR</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:482</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gafd93522e257706f438c3ac0b90bbdad9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gafd93522e257706f438c3ac0b90bbdad9">HRTIM_Master_TypeDef::MREP</a></div><div class="ttdeci">__IO uint32_t MREP</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:431</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaffa5cc9fe0cc9eb594d703bdc9d9abd9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:301</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F334x8 devices Interrupt Number Definition, according to the selected device in Library_configur...</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:67</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">HRTIM1_TIMB_IRQn</a></div><div class="ttdeci">@ HRTIM1_TIMB_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></div><div class="ttdeci">@ ADC1_2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">HRTIM1_Master_IRQn</a></div><div class="ttdeci">@ HRTIM1_Master_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:71</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a></div><div class="ttdeci">@ COMP4_6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:113</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a></div><div class="ttdeci">@ COMP2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">HRTIM1_FLT_IRQn</a></div><div class="ttdeci">@ HRTIM1_FLT_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a></div><div class="ttdeci">@ CAN_RX0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM17_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdeci">@ DMA1_Channel7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:77</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a></div><div class="ttdeci">@ CAN_TX_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM15_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">HRTIM1_TIMA_IRQn</a></div><div class="ttdeci">@ HRTIM1_TIMA_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a></div><div class="ttdeci">@ CAN_RX1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:128</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdeci">@ DMA1_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a></div><div class="ttdeci">@ TIM7_DAC2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">HRTIM1_TIMD_IRQn</a></div><div class="ttdeci">@ HRTIM1_TIMD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">HRTIM1_TIMC_IRQn</a></div><div class="ttdeci">@ HRTIM1_TIMC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:124</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM16_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:69</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a></div><div class="ttdeci">@ EXTI2_TSC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">HRTIM1_TIME_IRQn</a></div><div class="ttdeci">@ HRTIM1_TIME_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a></div><div class="ttdeci">@ TIM6_DAC1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a></div><div class="ttdeci">@ CAN_SCE_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdeci">@ USART3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:114</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:116</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:190</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:148</div></div>
<div class="ttc" id="astruct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:213</div></div>
<div class="ttc" id="astruct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:224</div></div>
<div class="ttc" id="astruct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:202</div></div>
<div class="ttc" id="astruct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:233</div></div>
<div class="ttc" id="astruct_c_o_m_p___common___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:267</div></div>
<div class="ttc" id="astruct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Analog Comparators.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:262</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:276</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:292</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:314</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:326</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:334</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:344</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:366</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:397</div></div>
<div class="ttc" id="astruct_h_r_t_i_m___common___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:475</div></div>
<div class="ttc" id="astruct_h_r_t_i_m___master___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a></div><div class="ttdoc">High resolution Timer (HRTIM)</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:424</div></div>
<div class="ttc" id="astruct_h_r_t_i_m___timerx___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:442</div></div>
<div class="ttc" id="astruct_h_r_t_i_m___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___type_def.html">HRTIM_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:508</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:546</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:565</div></div>
<div class="ttc" id="astruct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:383</div></div>
<div class="ttc" id="astruct_o_p_a_m_p___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></div><div class="ttdoc">Operational Amplifier (OPAMP)</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:415</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:578</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:587</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:608</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:642</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:520</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:656</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html"><div class="ttname"><a href="struct_t_s_c___type_def.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC)</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:687</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:709</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f334x8.h:729</div></div>
<div class="ttc" id="asystem__stm32f3xx_8h_html"><div class="ttname"><a href="system__stm32f3xx_8h.html">system_stm32f3xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F3xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
