$date
	Wed Mar 27 15:03:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stack_structural_tb $end
$var wire 4 ! O_DATA [3:0] $end
$var reg 1 " CLK $end
$var reg 2 # COMMAND [1:0] $end
$var reg 3 $ INDEX [2:0] $end
$var reg 4 % I_DATA [3:0] $end
$var reg 1 & RESET $end
$var integer 32 ' TIMES [31:0] $end
$var integer 32 ( fd [31:0] $end
$var integer 32 ) i [31:0] $end
$var integer 32 * k [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 *
bx )
b10000000000000000000000000000011 (
b101 '
1&
bx %
b0 $
b0 #
0"
b0 !
$end
#1
1"
#2
0"
b0 )
0&
#3
1"
#4
b1 )
b1 %
0"
b1 #
#5
1"
#6
b10 )
b10 %
0"
#7
1"
#8
b11 )
b11 %
0"
#9
1"
#10
b100 )
b100 %
0"
#11
1"
#12
b101 )
b101 %
0"
#13
1"
#14
0"
b0 #
#15
1"
#16
0"
b0 )
bz %
#17
1"
#18
0"
b1 )
b11 #
#19
b101 !
1"
#20
b0 !
0"
b10 )
b1 $
#21
b100 !
1"
#22
b0 !
0"
b11 )
b10 $
#23
b11 !
1"
#24
b0 !
0"
b100 )
b11 $
#25
b10 !
1"
#26
b0 !
0"
b101 )
b100 $
#27
b1 !
1"
#28
b0 !
0"
b110 )
b101 $
#29
1"
#30
0"
b111 )
b110 $
#31
1"
#32
0"
b1000 )
b111 $
#33
1"
#34
0"
b0 )
b0 #
#35
1"
#36
0"
b10 #
#37
b101 !
1"
#38
b0 !
0"
b1 )
b0 $
b11 #
#39
b100 !
1"
#40
b0 !
0"
b10 #
#41
b100 !
1"
#42
b0 !
0"
b10 )
b1 $
b11 #
#43
b10 !
1"
#44
b0 !
0"
b10 #
#45
b11 !
1"
#46
b0 !
0"
b11 )
b10 $
b11 #
#47
1"
#48
0"
b10 #
#49
b10 !
1"
#50
b0 !
0"
b100 )
b11 $
b11 #
#51
1"
#52
0"
b10 #
#53
b1 !
1"
#54
b0 !
0"
b101 )
b100 $
b11 #
#55
b100 !
1"
#56
b0 !
0"
1&
b0 #
#57
1"
#58
0"
0&
#59
1"
#60
0"
b0 )
#61
1"
#62
0"
b1 )
b10 #
#63
1"
#64
0"
b10 )
#65
1"
#66
0"
b11 )
#67
1"
#68
0"
b100 )
#69
1"
#70
0"
b101 )
