{"metadata":{"role":"symbol","title":"txCompleteInterruptEnable","externalID":"s:7CoreAVR8UARTPortPAAE25txCompleteInterruptEnableAA4UARTO010TXCompletefG0OvpZ","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"txCompleteInterruptEnable","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART"},{"text":".","kind":"text"},{"text":"TXCompleteInterruptEnable","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO25TXCompleteInterruptEnableO"}],"modules":[{"name":"CoreAVR"}],"symbolKind":"property","extendedModule":"CoreAVR","roleHeading":"Type Property"},"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"languages":["swift"],"tokens":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"txCompleteInterruptEnable","kind":"identifier"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO25TXCompleteInterruptEnableO","kind":"typeIdentifier","text":"TXCompleteInterruptEnable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/TXCompleteInterruptEnable"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"kind":"text","text":" }"}]}]}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txCompleteInterruptEnable","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"paths":["\/documentation\/coreavr\/uartport\/txcompleteinterruptenable"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","abstract":[{"text":"TX Complete Interrupt Enable - Set UCSRB","type":"text"}],"references":{"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UART/TXCompleteInterruptEnable":{"abstract":[{"text":"See ATMega328p Datasheet Section 20.11.3","type":"text"}],"type":"topic","role":"symbol","title":"UART.TXCompleteInterruptEnable","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TXCompleteInterruptEnable"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/TXCompleteInterruptEnable","navigatorTitle":[{"text":"TXCompleteInterruptEnable","kind":"identifier"}],"url":"\/documentation\/coreavr\/uart\/txcompleteinterruptenable","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/txCompleteInterruptEnable":{"abstract":[{"text":"TX Complete Interrupt Enable - Set UCSRB","type":"text"}],"title":"txCompleteInterruptEnable","type":"topic","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"txCompleteInterruptEnable"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"text":".","kind":"text"},{"text":"TXCompleteInterruptEnable","preciseIdentifier":"s:7CoreAVR4UARTO25TXCompleteInterruptEnableO","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txCompleteInterruptEnable","url":"\/documentation\/coreavr\/uartport\/txcompleteinterruptenable"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}