// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0.h"
#include "relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s.h"
#include "relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s.h"
#include "relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s.h"
#include "relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s.h"
#include "dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.h"
#include "relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s.h"
#include "relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s.h"
#include "linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > fc1_input_V_ap_vld;
    sc_in< sc_lv<32> > fc1_input_V;
    sc_out< sc_lv<64> > layer21_out_0_V;
    sc_out< sc_logic > layer21_out_0_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_1_V;
    sc_out< sc_logic > layer21_out_1_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_2_V;
    sc_out< sc_logic > layer21_out_2_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_3_V;
    sc_out< sc_logic > layer21_out_3_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_4_V;
    sc_out< sc_logic > layer21_out_4_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_5_V;
    sc_out< sc_logic > layer21_out_5_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_6_V;
    sc_out< sc_logic > layer21_out_6_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_7_V;
    sc_out< sc_logic > layer21_out_7_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_8_V;
    sc_out< sc_logic > layer21_out_8_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_9_V;
    sc_out< sc_logic > layer21_out_9_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_10_V;
    sc_out< sc_logic > layer21_out_10_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_11_V;
    sc_out< sc_logic > layer21_out_11_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_12_V;
    sc_out< sc_logic > layer21_out_12_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_13_V;
    sc_out< sc_logic > layer21_out_13_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_14_V;
    sc_out< sc_logic > layer21_out_14_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_15_V;
    sc_out< sc_logic > layer21_out_15_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_16_V;
    sc_out< sc_logic > layer21_out_16_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_17_V;
    sc_out< sc_logic > layer21_out_17_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_18_V;
    sc_out< sc_logic > layer21_out_18_V_ap_vld;
    sc_out< sc_lv<64> > layer21_out_19_V;
    sc_out< sc_logic > layer21_out_19_V_ap_vld;
    sc_out< sc_lv<16> > const_size_in_1;
    sc_out< sc_logic > const_size_in_1_ap_vld;
    sc_out< sc_lv<16> > const_size_out_1;
    sc_out< sc_logic > const_size_out_1_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342;
    dense_latency_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354;
    relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s* call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362;
    relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s* call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378;
    relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s* call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394;
    relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s* call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410;
    dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426;
    relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s* call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432;
    relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s* call_ret2_relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s_fu_444;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s* call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s* call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s* call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s* call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s* call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s* call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540;
    linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s* call_ret1_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s_fu_552;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > fc1_input_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > fc1_input_V_preg;
    sc_signal< sc_lv<32> > fc1_input_V_in_sig;
    sc_signal< sc_logic > fc1_input_V_ap_vld_preg;
    sc_signal< sc_logic > fc1_input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<22> > layer4_out_0_V_reg_1544;
    sc_signal< sc_lv<22> > layer4_out_1_V_reg_1549;
    sc_signal< sc_lv<22> > layer4_out_2_V_reg_1554;
    sc_signal< sc_lv<22> > layer4_out_3_V_reg_1559;
    sc_signal< sc_lv<23> > layer5_out_0_V_reg_1564;
    sc_signal< sc_lv<23> > layer5_out_1_V_reg_1569;
    sc_signal< sc_lv<23> > layer5_out_2_V_reg_1574;
    sc_signal< sc_lv<23> > layer5_out_3_V_reg_1579;
    sc_signal< sc_lv<23> > layer5_out_4_V_reg_1584;
    sc_signal< sc_lv<23> > layer5_out_5_V_reg_1589;
    sc_signal< sc_lv<23> > layer5_out_6_V_reg_1594;
    sc_signal< sc_lv<23> > layer5_out_7_V_reg_1599;
    sc_signal< sc_lv<14> > layer7_out_0_V_reg_1604;
    sc_signal< sc_lv<14> > layer7_out_1_V_reg_1609;
    sc_signal< sc_lv<14> > layer7_out_2_V_reg_1614;
    sc_signal< sc_lv<14> > layer7_out_3_V_reg_1619;
    sc_signal< sc_lv<14> > layer7_out_4_V_reg_1624;
    sc_signal< sc_lv<14> > layer7_out_5_V_reg_1629;
    sc_signal< sc_lv<14> > layer7_out_6_V_reg_1634;
    sc_signal< sc_lv<14> > layer7_out_7_V_reg_1639;
    sc_signal< sc_lv<16> > layer8_out_0_V_reg_1644;
    sc_signal< sc_lv<16> > layer8_out_1_V_reg_1649;
    sc_signal< sc_lv<16> > layer8_out_2_V_reg_1654;
    sc_signal< sc_lv<16> > layer8_out_3_V_reg_1659;
    sc_signal< sc_lv<16> > layer8_out_4_V_reg_1664;
    sc_signal< sc_lv<16> > layer8_out_5_V_reg_1669;
    sc_signal< sc_lv<16> > layer8_out_6_V_reg_1674;
    sc_signal< sc_lv<16> > layer8_out_7_V_reg_1679;
    sc_signal< sc_lv<16> > layer8_out_8_V_reg_1684;
    sc_signal< sc_lv<16> > layer8_out_9_V_reg_1689;
    sc_signal< sc_lv<16> > layer8_out_10_V_reg_1694;
    sc_signal< sc_lv<16> > layer8_out_11_V_reg_1699;
    sc_signal< sc_lv<16> > layer10_out_0_V_reg_1704;
    sc_signal< sc_lv<16> > layer10_out_1_V_reg_1709;
    sc_signal< sc_lv<16> > layer10_out_2_V_reg_1714;
    sc_signal< sc_lv<16> > layer10_out_3_V_reg_1719;
    sc_signal< sc_lv<16> > layer10_out_4_V_reg_1724;
    sc_signal< sc_lv<16> > layer10_out_5_V_reg_1729;
    sc_signal< sc_lv<16> > layer10_out_6_V_reg_1734;
    sc_signal< sc_lv<16> > layer10_out_7_V_reg_1739;
    sc_signal< sc_lv<16> > layer10_out_8_V_reg_1744;
    sc_signal< sc_lv<16> > layer10_out_9_V_reg_1749;
    sc_signal< sc_lv<16> > layer10_out_10_V_reg_1754;
    sc_signal< sc_lv<16> > layer10_out_11_V_reg_1759;
    sc_signal< sc_lv<24> > layer11_out_0_V_reg_1764;
    sc_signal< sc_lv<24> > layer11_out_1_V_reg_1769;
    sc_signal< sc_lv<24> > layer11_out_2_V_reg_1774;
    sc_signal< sc_lv<24> > layer11_out_3_V_reg_1779;
    sc_signal< sc_lv<24> > layer11_out_4_V_reg_1784;
    sc_signal< sc_lv<24> > layer11_out_5_V_reg_1789;
    sc_signal< sc_lv<24> > layer11_out_6_V_reg_1794;
    sc_signal< sc_lv<24> > layer11_out_7_V_reg_1799;
    sc_signal< sc_lv<24> > layer11_out_8_V_reg_1804;
    sc_signal< sc_lv<24> > layer11_out_9_V_reg_1809;
    sc_signal< sc_lv<24> > layer11_out_10_V_reg_1814;
    sc_signal< sc_lv<24> > layer11_out_11_V_reg_1819;
    sc_signal< sc_lv<24> > layer13_out_0_V_reg_1824;
    sc_signal< sc_lv<24> > layer13_out_1_V_reg_1829;
    sc_signal< sc_lv<24> > layer13_out_2_V_reg_1834;
    sc_signal< sc_lv<24> > layer13_out_3_V_reg_1839;
    sc_signal< sc_lv<24> > layer13_out_4_V_reg_1844;
    sc_signal< sc_lv<24> > layer13_out_5_V_reg_1849;
    sc_signal< sc_lv<24> > layer13_out_6_V_reg_1854;
    sc_signal< sc_lv<24> > layer13_out_7_V_reg_1859;
    sc_signal< sc_lv<24> > layer13_out_8_V_reg_1864;
    sc_signal< sc_lv<24> > layer13_out_9_V_reg_1869;
    sc_signal< sc_lv<24> > layer13_out_10_V_reg_1874;
    sc_signal< sc_lv<24> > layer13_out_11_V_reg_1879;
    sc_signal< sc_lv<28> > layer14_out_0_V_reg_1884;
    sc_signal< sc_lv<28> > layer14_out_1_V_reg_1889;
    sc_signal< sc_lv<28> > layer14_out_2_V_reg_1894;
    sc_signal< sc_lv<28> > layer14_out_3_V_reg_1899;
    sc_signal< sc_lv<28> > layer14_out_4_V_reg_1904;
    sc_signal< sc_lv<28> > layer14_out_5_V_reg_1909;
    sc_signal< sc_lv<28> > layer14_out_6_V_reg_1914;
    sc_signal< sc_lv<28> > layer14_out_7_V_reg_1919;
    sc_signal< sc_lv<28> > layer14_out_8_V_reg_1924;
    sc_signal< sc_lv<28> > layer14_out_9_V_reg_1929;
    sc_signal< sc_lv<28> > layer14_out_10_V_reg_1934;
    sc_signal< sc_lv<28> > layer14_out_11_V_reg_1939;
    sc_signal< sc_lv<28> > layer16_out_0_V_reg_1944;
    sc_signal< sc_lv<28> > layer16_out_1_V_reg_1949;
    sc_signal< sc_lv<28> > layer16_out_2_V_reg_1954;
    sc_signal< sc_lv<28> > layer16_out_3_V_reg_1959;
    sc_signal< sc_lv<28> > layer16_out_4_V_reg_1964;
    sc_signal< sc_lv<28> > layer16_out_5_V_reg_1969;
    sc_signal< sc_lv<28> > layer16_out_6_V_reg_1974;
    sc_signal< sc_lv<28> > layer16_out_7_V_reg_1979;
    sc_signal< sc_lv<28> > layer16_out_8_V_reg_1984;
    sc_signal< sc_lv<28> > layer16_out_9_V_reg_1989;
    sc_signal< sc_lv<28> > layer16_out_10_V_reg_1994;
    sc_signal< sc_lv<28> > layer16_out_11_V_reg_1999;
    sc_signal< sc_lv<28> > layer17_out_0_V_reg_2004;
    sc_signal< sc_lv<28> > layer17_out_1_V_reg_2009;
    sc_signal< sc_lv<28> > layer17_out_2_V_reg_2014;
    sc_signal< sc_lv<28> > layer17_out_3_V_reg_2019;
    sc_signal< sc_lv<28> > layer17_out_4_V_reg_2024;
    sc_signal< sc_lv<28> > layer17_out_5_V_reg_2029;
    sc_signal< sc_lv<28> > layer17_out_6_V_reg_2034;
    sc_signal< sc_lv<28> > layer17_out_7_V_reg_2039;
    sc_signal< sc_lv<28> > layer17_out_8_V_reg_2044;
    sc_signal< sc_lv<28> > layer17_out_9_V_reg_2049;
    sc_signal< sc_lv<28> > layer17_out_10_V_reg_2054;
    sc_signal< sc_lv<28> > layer17_out_11_V_reg_2059;
    sc_signal< sc_lv<28> > layer19_out_0_V_reg_2064;
    sc_signal< sc_lv<28> > layer19_out_1_V_reg_2069;
    sc_signal< sc_lv<28> > layer19_out_2_V_reg_2074;
    sc_signal< sc_lv<28> > layer19_out_3_V_reg_2079;
    sc_signal< sc_lv<28> > layer19_out_4_V_reg_2084;
    sc_signal< sc_lv<28> > layer19_out_5_V_reg_2089;
    sc_signal< sc_lv<28> > layer19_out_6_V_reg_2094;
    sc_signal< sc_lv<28> > layer19_out_7_V_reg_2099;
    sc_signal< sc_lv<28> > layer19_out_8_V_reg_2104;
    sc_signal< sc_lv<28> > layer19_out_9_V_reg_2109;
    sc_signal< sc_lv<28> > layer19_out_10_V_reg_2114;
    sc_signal< sc_lv<28> > layer19_out_11_V_reg_2119;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_0;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_1;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_2;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_3;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_4;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_5;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_6;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_7;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_8;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_9;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_10;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_11;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_12;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_13;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_14;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_15;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_16;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_17;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_18;
    sc_signal< sc_lv<32> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_return_19;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call228;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call228;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call228;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call228;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call228;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call228;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call228;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call228;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call228;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call228;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call228;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call228;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call228;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call228;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call228;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call228;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call228;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call228;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call228;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call228;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call228;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call228;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call228;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp231;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_0;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_1;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_2;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_3;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_4;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_5;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_6;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_7;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_8;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_9;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_10;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_return_11;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call189;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call189;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call189;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call189;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call189;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call189;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call189;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call189;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call189;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call189;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call189;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call189;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call189;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call189;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call189;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call189;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call189;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call189;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call189;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call189;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call189;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call189;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call189;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp191;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_0;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_1;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_2;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_3;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_4;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_5;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_6;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_7;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_8;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_9;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_10;
    sc_signal< sc_lv<28> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_return_11;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call150;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call150;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call150;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call150;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call150;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call150;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call150;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call150;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call150;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call150;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call150;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call150;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call150;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call150;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call150;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call150;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call150;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call150;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call150;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call150;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call150;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call150;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call150;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp149;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_0;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_1;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_2;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_3;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_4;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_5;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_6;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_7;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_8;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_9;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_10;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_return_11;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call111;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call111;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call111;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call111;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call111;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call111;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call111;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call111;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call111;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call111;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call111;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call111;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call111;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call111;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call111;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call111;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call111;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call111;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call111;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call111;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call111;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call111;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call111;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp109;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_return_11;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call72;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call72;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call72;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call72;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call72;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call72;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call72;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call72;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call72;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call72;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call72;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call72;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call72;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call72;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call72;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call72;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call72;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call72;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call72;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call72;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call72;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call72;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call72;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp69;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_0;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_1;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_2;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_3;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_4;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_5;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_6;
    sc_signal< sc_lv<23> > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_return_7;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call45;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call45;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call45;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call45;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call45;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call45;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call45;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call45;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call45;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call45;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call45;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call45;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call45;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call45;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call45;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call45;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call45;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call45;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call45;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call45;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call45;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call45;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call45;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp41;
    sc_signal< sc_logic > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_ready;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_0;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_1;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_2;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_3;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_4;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_5;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_6;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_7;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_8;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_9;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_10;
    sc_signal< sc_lv<28> > call_ret14_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config16_s_fu_362_ap_return_11;
    sc_signal< sc_logic > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_ready;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_0;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_1;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_2;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_3;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_4;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_5;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_6;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_7;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_8;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_9;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_10;
    sc_signal< sc_lv<28> > call_ret17_relu_ap_fixed_ap_ufixed_28_4_5_3_0_relu_config19_s_fu_378_ap_return_11;
    sc_signal< sc_logic > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_ready;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_0;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_1;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_2;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_3;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_4;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_5;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_6;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_7;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_8;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_9;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_10;
    sc_signal< sc_lv<24> > call_ret11_relu_ap_fixed_ap_ufixed_24_4_5_3_0_relu_config13_s_fu_394_ap_return_11;
    sc_signal< sc_logic > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_ready;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_0;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_1;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_2;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_3;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_4;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_5;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_6;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_7;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_8;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_9;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_10;
    sc_signal< sc_lv<16> > call_ret8_relu_ap_fixed_ap_ufixed_16_4_5_3_0_relu_config10_s_fu_410_ap_return_11;
    sc_signal< sc_lv<23> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426_ap_return_0;
    sc_signal< sc_lv<23> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426_ap_return_1;
    sc_signal< sc_lv<23> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426_ap_return_2;
    sc_signal< sc_lv<23> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426_ap_return_3;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call30;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call30;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call30;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call30;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call30;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call30;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call30;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call30;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call30;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call30;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call30;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call30;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call30;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call30;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call30;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call30;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call30;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call30;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call30;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call30;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call30;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call30;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call30;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp25;
    sc_signal< sc_logic > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_ready;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_0;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_1;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_2;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_3;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_4;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_5;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_6;
    sc_signal< sc_lv<14> > call_ret5_relu_ap_fixed_ap_ufixed_14_4_5_3_0_relu_config7_s_fu_432_ap_return_7;
    sc_signal< sc_logic > call_ret2_relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s_fu_444_ap_ready;
    sc_signal< sc_lv<22> > call_ret2_relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s_fu_444_ap_return_0;
    sc_signal< sc_lv<22> > call_ret2_relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s_fu_444_ap_return_1;
    sc_signal< sc_lv<22> > call_ret2_relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s_fu_444_ap_return_2;
    sc_signal< sc_lv<22> > call_ret2_relu_ap_fixed_ap_ufixed_22_3_5_3_0_relu_config4_s_fu_444_ap_return_3;
    sc_signal< sc_logic > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_ready;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_0;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_1;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_2;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_3;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_4;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_5;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_6;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_7;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_8;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_9;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_10;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_11;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_12;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_13;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_14;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_15;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_16;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_17;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_18;
    sc_signal< sc_lv<64> > call_ret19_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config21_s_fu_452_ap_return_19;
    sc_signal< sc_logic > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_ready;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_0;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_1;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_2;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_3;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_4;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_5;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_6;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_7;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_8;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_9;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_10;
    sc_signal< sc_lv<64> > call_ret7_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config9_s_fu_476_ap_return_11;
    sc_signal< sc_logic > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_ready;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_0;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_1;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_2;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_3;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_4;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_5;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_6;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_7;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_8;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_9;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_10;
    sc_signal< sc_lv<64> > call_ret10_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config12_s_fu_492_ap_return_11;
    sc_signal< sc_logic > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_ready;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_0;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_1;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_2;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_3;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_4;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_5;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_6;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_7;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_8;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_9;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_10;
    sc_signal< sc_lv<64> > call_ret13_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s_fu_508_ap_return_11;
    sc_signal< sc_logic > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_ready;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_0;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_1;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_2;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_3;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_4;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_5;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_6;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_7;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_8;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_9;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_10;
    sc_signal< sc_lv<64> > call_ret16_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config18_s_fu_524_ap_return_11;
    sc_signal< sc_logic > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_ready;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_0;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_1;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_2;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_3;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_4;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_5;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_6;
    sc_signal< sc_lv<64> > call_ret4_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config6_s_fu_540_ap_return_7;
    sc_signal< sc_logic > call_ret1_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s_fu_552_ap_ready;
    sc_signal< sc_lv<64> > call_ret1_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s_fu_552_ap_return_0;
    sc_signal< sc_lv<64> > call_ret1_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s_fu_552_ap_return_1;
    sc_signal< sc_lv<64> > call_ret1_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s_fu_552_ap_return_2;
    sc_signal< sc_lv<64> > call_ret1_linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s_fu_552_ap_return_3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to21;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_14;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp109();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp149();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp191();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp231();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp25();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp41();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp69();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call111();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call150();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call189();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call228();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call30();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call45();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call72();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call111();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call150();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call189();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call228();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call30();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call45();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call72();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call111();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call150();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call189();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call228();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call30();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call45();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call72();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call111();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call150();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call189();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call228();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call30();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call45();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call72();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call111();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call150();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call189();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call228();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call30();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call45();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call72();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call111();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call150();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call189();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call228();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call30();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call45();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call72();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call111();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call150();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call189();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call228();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call30();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call45();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call72();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call111();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call150();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call189();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call228();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call30();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call45();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call72();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call111();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call150();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call189();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call228();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call30();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call45();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call72();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call111();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call150();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call189();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call228();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call30();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call45();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call72();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call111();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call150();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call189();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call228();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call30();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call45();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call72();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call111();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call150();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call189();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call228();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call30();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call45();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call72();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call111();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call150();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call189();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call228();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call30();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call45();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call72();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call111();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call150();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call189();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call228();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call30();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call45();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call72();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call111();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call150();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call189();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call228();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call30();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call45();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call72();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call111();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call150();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call189();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call228();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call30();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call45();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call72();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call111();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call150();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call189();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call228();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call30();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call45();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call72();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call111();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call150();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call189();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call228();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call30();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call45();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call72();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call111();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call150();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call189();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call228();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call30();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call45();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call72();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call111();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call150();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call189();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call228();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call30();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call45();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call72();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call111();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call150();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call189();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call228();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call30();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call45();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call72();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call111();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call150();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call189();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call228();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call30();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call45();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call72();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call111();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call150();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call189();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call228();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call30();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call45();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call72();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to21();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_const_size_in_1();
    void thread_const_size_in_1_ap_vld();
    void thread_const_size_out_1();
    void thread_const_size_out_1_ap_vld();
    void thread_fc1_input_V_ap_vld_in_sig();
    void thread_fc1_input_V_blk_n();
    void thread_fc1_input_V_in_sig();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_310_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_326_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_3_fu_342_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_294_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_354_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_426_ap_ce();
    void thread_layer21_out_0_V();
    void thread_layer21_out_0_V_ap_vld();
    void thread_layer21_out_10_V();
    void thread_layer21_out_10_V_ap_vld();
    void thread_layer21_out_11_V();
    void thread_layer21_out_11_V_ap_vld();
    void thread_layer21_out_12_V();
    void thread_layer21_out_12_V_ap_vld();
    void thread_layer21_out_13_V();
    void thread_layer21_out_13_V_ap_vld();
    void thread_layer21_out_14_V();
    void thread_layer21_out_14_V_ap_vld();
    void thread_layer21_out_15_V();
    void thread_layer21_out_15_V_ap_vld();
    void thread_layer21_out_16_V();
    void thread_layer21_out_16_V_ap_vld();
    void thread_layer21_out_17_V();
    void thread_layer21_out_17_V_ap_vld();
    void thread_layer21_out_18_V();
    void thread_layer21_out_18_V_ap_vld();
    void thread_layer21_out_19_V();
    void thread_layer21_out_19_V_ap_vld();
    void thread_layer21_out_1_V();
    void thread_layer21_out_1_V_ap_vld();
    void thread_layer21_out_2_V();
    void thread_layer21_out_2_V_ap_vld();
    void thread_layer21_out_3_V();
    void thread_layer21_out_3_V_ap_vld();
    void thread_layer21_out_4_V();
    void thread_layer21_out_4_V_ap_vld();
    void thread_layer21_out_5_V();
    void thread_layer21_out_5_V_ap_vld();
    void thread_layer21_out_6_V();
    void thread_layer21_out_6_V_ap_vld();
    void thread_layer21_out_7_V();
    void thread_layer21_out_7_V_ap_vld();
    void thread_layer21_out_8_V();
    void thread_layer21_out_8_V_ap_vld();
    void thread_layer21_out_9_V();
    void thread_layer21_out_9_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
